
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195939                       # Simulator instruction rate (inst/s)
host_op_rate                                   249779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36185                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375704                       # Number of bytes of host memory used
host_seconds                                 34444.78                       # Real time elapsed on the host
sim_insts                                  6749064088                       # Number of instructions simulated
sim_ops                                    8603569861                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        41984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        42496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        41984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               297216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          328                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2322                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             825                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  825                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33684558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     34095345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33684558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               238462023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20025880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84724879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84724879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84724879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33684558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     34095345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33684558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              323186902                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          234363                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       192348                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24868                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        97056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           90247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23524                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2249362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1336708                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             234363                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113771                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               292991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        112874                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140125                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2407493     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           31022      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37239      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19878      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22547      0.83%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13095      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8796      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22632      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137782      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2230111                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       132776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           290430                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37696                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1629082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2234066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89764                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           288777                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1626704                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2264121                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7571269                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7571269                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1908758                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29910                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       155186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1622363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1525498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       215045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       501160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.256578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2057152     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       259554      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       138850      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        96059      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83751      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42627      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10590      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6820      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5081      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            414     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1408     42.31%     54.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1506     45.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1278347     83.80%     83.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23862      1.56%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140089      9.18%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83014      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1525498                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.510381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3328                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5756640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1837863                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1499472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1528826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28748                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27036                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1522                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1622785                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       155186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1502172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131996                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          209659                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.502577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1499557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1499472                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           893150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2335696                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.501674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1120926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1375077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       247733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.335159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2093640     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       260686      9.82%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       109442      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        65387      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45259      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29343      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15554      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12105      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24192      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1120926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1375077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208374                       # Number of memory references committed
system.switch_cpus1.commit.loads               126433                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            196649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1239823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27975                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4254226                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3290536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1120926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1375077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1120926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.666491                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.666491                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.375025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.375025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6776882                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2084595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1520735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203944                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166288                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21426                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82726                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77649                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20280                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          932                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1975249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1205394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203944                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        97929                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          67368                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        135273                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           123178                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2403007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.609642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2155661     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           13123      0.55%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20807      0.87%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           31044      1.29%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13070      0.54%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           15489      0.64%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           15990      0.67%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11145      0.46%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          126678      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2403007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.068233                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.403285                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1948745                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       162539                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           245481                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1471                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44768                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33037                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1460430                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44768                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1953959                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          71609                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        74920                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           241912                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        15836                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1456974                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          747                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2964                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         8211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1141                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1992456                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6791746                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6791746                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1641687                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          350769                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          209                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            45539                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       147778                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        81655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         4268                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16587                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1451976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          365                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1353678                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2078                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       223937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       522013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2403007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.563327                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.248403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1825015     75.95%     75.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       234945      9.78%     85.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       129722      5.40%     91.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85264      3.55%     94.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        77412      3.22%     97.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        23727      0.99%     98.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17058      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6046      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3818      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2403007                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            343     10.28%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1462     43.81%     54.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1532     45.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1114387     82.32%     82.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        24877      1.84%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       134300      9.92%     94.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        79964      5.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1353678                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.452896                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3337                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5115778                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1676355                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1328847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1357015                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         6438                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31244                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         5394                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1039                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44768                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57205                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2045                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1452348                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       147778                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        81655                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          212                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24784                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1334059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       127343                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19619                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              207174                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          181284                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             79831                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.446332                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1328988                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1328847                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           786053                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1993917                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.444588                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394226                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       984342                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1200216                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       253142                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21798                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2358239                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.508946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357433                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1871770     79.37%     79.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       231687      9.82%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96277      4.08%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        49194      2.09%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36790      1.56%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20836      0.88%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12838      0.54%     98.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10751      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28096      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2358239                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       984342                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1200216                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                192795                       # Number of memory references committed
system.switch_cpus2.commit.loads               116534                       # Number of loads committed
system.switch_cpus2.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            166870                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1084866                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23390                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28096                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3783488                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2951498                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 585932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             984342                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1200216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       984342                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.036484                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.036484                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.329328                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.329328                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6054634                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1814840                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1384672                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          267727                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       223010                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        26066                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       104880                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           95606                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           28423                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2324261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1470681                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             267727                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       124029                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               305534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          73400                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        107636                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           145872                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2784524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.649664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.025647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2478990     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           18485      0.66%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           23409      0.84%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37332      1.34%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           15313      0.55%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20009      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           23286      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10907      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          156793      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2784524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089573                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.492041                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2310339                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       123181                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           303942                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         46879                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        40483                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1796670                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         46879                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2313269                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           7695                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       108518                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           301156                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7002                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1784313                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2493263                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      8294192                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      8294192                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      2052266                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          440986                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25785                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       168764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        86345                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1739873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1657109                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2156                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       232292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       492166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2784524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.595114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.317689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2083189     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       319075     11.46%     86.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       130828      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        74109      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        98537      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        31332      1.13%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        30234      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        15921      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2784524                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11546     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1602     10.95%     89.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1486     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1396241     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22449      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       152347      9.19%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        85869      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1657109                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.554414                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              14634                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008831                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      6115532                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1972615                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1612140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1671743                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35489                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         46879                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           5885                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          720                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1740304                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       168764                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        86345                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        14820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        29792                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1627320                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       149523                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        29789                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              235355                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          229475                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             85832                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.544447                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1612179                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1612140                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           966107                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2597224                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539369                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371977                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1193662                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1470567                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       269758                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        26079                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2737645                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537165                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356305                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2114726     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       316044     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       114607      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56875      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        52188      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21934      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21775      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10356      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        29140      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2737645                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1193662                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1470567                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                217892                       # Number of memory references committed
system.switch_cpus3.commit.loads               133275                       # Number of loads committed
system.switch_cpus3.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            213095                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1323978                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        30323                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        29140                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4448817                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3527535                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1193662                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1470567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1193662                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.504008                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.504008                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399360                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399360                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7319406                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2255394                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1659684                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          240967                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       197079                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        25143                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        98049                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           92361                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24438                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2310859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1349683                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             240967                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       116799                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               280283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          69820                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         63530                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           142914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        25000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2699055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2418772     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12972      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20282      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27412      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28738      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24447      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12974      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20525      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          132933      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2699055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.080620                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451559                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2286842                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        88060                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           279589                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44149                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        39554                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1654351                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44149                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2293553                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          18046                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        55091                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273299                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14912                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1652699                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2091                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2307360                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7684240                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7684240                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1967225                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          340135                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            46319                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       155522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          930                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        21821                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1649296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1555584                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       201479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       489195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2699055                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268470                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2039898     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       272243     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137458      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102783      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        80452      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32901      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20985      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10827      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1508      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2699055                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1308648     84.13%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23152      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       141031      9.07%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82560      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1555584                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520447                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5813309                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1851192                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1530293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1558337                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27689                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44149                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          14465                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1543                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1649705                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       155522                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82964                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28388                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1532638                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       132577                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22946                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              215116                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          217186                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82539                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.512770                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1530373                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1530293                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           879425                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2368831                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.511985                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371249                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1146638                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1410891                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       238816                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        25237                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2654906                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531428                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.375836                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2073970     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       289046     10.89%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108103      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        51524      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44777      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25152      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21317      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9839      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31178      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2654906                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1146638                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1410891                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                209189                       # Number of memory references committed
system.switch_cpus4.commit.loads               127833                       # Number of loads committed
system.switch_cpus4.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            203412                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1271209                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        29044                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31178                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4273422                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3343574                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 289884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1146638                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1410891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1146638                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.606698                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.606698                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.383627                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.383627                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6896756                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2133622                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1533021                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          221646                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       199530                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13680                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       100033                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           77551                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12068                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          611                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2342777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1392410                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             221646                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        89619                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               274588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          43404                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        146217                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           136362                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2792962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.907478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2518374     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9658      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19905      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8255      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           44869      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40414      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7919      0.28%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16365      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127203      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2792962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074155                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465854                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2328528                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       160929                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           273414                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          927                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19665                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1632103                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2331517                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         128912                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        23574                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           271451                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8344                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1629864                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3231                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          260                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1920628                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7671634                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7671634                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1662789                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          257820                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22511                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       382299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       192083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1813                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9269                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1624318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1550552                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1225                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       148494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       357365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2792962                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.555164                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349789                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2239177     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167523      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       136241      4.88%     91.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59291      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73783      2.64%     95.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        71305      2.55%     98.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        40414      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3291      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1937      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2792962                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3856     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         30129     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          872      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       975512     62.91%     62.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13471      0.87%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           91      0.01%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       370310     23.88%     87.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       191168     12.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1550552                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.518763                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              34857                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022480                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5930148                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1773084                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1535045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1585409                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2737                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        19165                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2236                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         123966                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2070                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1624527                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           38                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       382299                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       192083                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          111                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         7281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15663                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1538109                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       368868                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12443                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              559971                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          201338                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            191103                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.514600                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1535163                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1535045                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           830466                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1638160                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.513575                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506950                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1235408                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1451652                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       172956                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13749                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2763807                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525236                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345434                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2235790     80.90%     80.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       193593      7.00%     87.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        90747      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        89198      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        23892      0.86%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       103342      3.74%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7812      0.28%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5643      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13790      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2763807                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1235408                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1451652                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                552972                       # Number of memory references committed
system.switch_cpus5.commit.loads               363125                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            191700                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1290786                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14028                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13790                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4374612                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3278401                       # The number of ROB writes
system.switch_cpus5.timesIdled                  52784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 195977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1235408                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1451652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1235408                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.419394                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.419394                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.413327                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.413327                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7597355                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1786840                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1935481                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          222484                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       200337                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        13654                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        87716                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77269                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12118                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          615                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2342508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1396616                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             222484                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        89387                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               275181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          43557                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        149875                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           136307                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        13495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2797145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.586541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.909420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2521964     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9497      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19970      0.71%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            8288      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           44906      1.61%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           40470      1.45%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7736      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           16563      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127751      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2797145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074436                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467261                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2326271                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       166595                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           273979                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          935                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         29356                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        19696                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1637074                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1365                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         29356                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2329688                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         139140                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        18108                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           271650                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9194                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1634742                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3594                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          100                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1927360                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7693246                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7693246                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1665761                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          261596                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          198                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25053                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       382578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       192083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1887                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9319                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1628896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1552432                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1216                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       151177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       369243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2797145                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.555006                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.349819                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2242612     80.18%     80.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       167904      6.00%     86.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       136457      4.88%     91.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59176      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        74054      2.65%     95.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        71048      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        40636      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3250      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2008      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2797145                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3902     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         30052     86.24%     97.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          891      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       977393     62.96%     62.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        13476      0.87%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       370256     23.85%     87.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       191215     12.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1552432                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519392                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              34845                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022445                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5938070                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1780340                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1536952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1587277                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2815                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        19225                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2087                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         29356                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         133768                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2317                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1629102                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           45                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       382578                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       192083                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         7092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        15638                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1539985                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       368844                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        12447                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              560009                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          201510                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            191165                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.515228                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1537074                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1536952                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           831389                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1643259                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.514213                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505939                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1237168                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1453862                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       175404                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        13704                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2767789                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525279                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.345647                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2238757     80.89%     80.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       194241      7.02%     87.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        90778      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        89444      3.23%     94.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        24074      0.87%     95.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       103079      3.72%     99.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7830      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5626      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        13960      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2767789                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1237168                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1453862                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                553347                       # Number of memory references committed
system.switch_cpus6.commit.loads               363351                       # Number of loads committed
system.switch_cpus6.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            192034                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1292766                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        14073                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        13960                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4383082                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3287904                       # The number of ROB writes
system.switch_cpus6.timesIdled                  52630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 191794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1237168                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1453862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1237168                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.415952                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.415952                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.413915                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.413915                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7605236                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1789797                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1939710                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          222568                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       200378                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13652                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89376                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77856                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12216                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2348884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1397280                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             222568                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90072                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               275556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          43259                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        149677                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           136643                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2803395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.585488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.907350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2527839     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9541      0.34%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20177      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8312      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45037      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40289      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8031      0.29%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16607      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127562      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2803395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074464                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467484                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2333384                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       165636                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           274392                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          920                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         29054                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19728                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1637956                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         29054                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2336601                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         134827                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        21909                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           272256                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8739                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1635887                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3402                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1929365                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7700136                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7700136                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1672116                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          257249                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            23660                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       382487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       192245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1854                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9591                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1630317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1556392                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1172                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       147748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       357725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2803395                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.555181                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.349770                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2247460     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       168316      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136539      4.87%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59519      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74475      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        71199      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        40646      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3258      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1983      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2803395                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3892     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30102     86.31%     97.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          883      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       980627     63.01%     63.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13558      0.87%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       370649     23.81%     87.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       191466     12.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1556392                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520717                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              34877                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022409                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5952228                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1778332                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1540859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1591269                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2747                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        18739                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2004                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         29054                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         128850                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2304                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1630523                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       382487                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       192245                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15708                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1543830                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       369205                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12562                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              560619                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          202093                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            191414                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516514                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1540981                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1540859                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           833866                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1649040                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515520                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505668                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1240834                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1458395                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       172295                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13709                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2774341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.345966                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2243679     80.87%     80.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       194783      7.02%     87.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91096      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        89615      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24329      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       103350      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7866      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5671      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13952      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2774341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1240834                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1458395                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                553989                       # Number of memory references committed
system.switch_cpus7.commit.loads               363748                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            192696                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1296848                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14173                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13952                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4391066                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3290448                       # The number of ROB writes
system.switch_cpus7.timesIdled                  52720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 185544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1240834                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1458395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1240834                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.408815                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.408815                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.415142                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.415142                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7623300                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1795531                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1940946                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152445                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925282                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950511                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13293454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89774513                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103067967                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13293454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89774513                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103067967                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13293454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89774513                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103067967                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 577976.260870                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453406.631313                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466370.891403                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 577976.260870                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453406.631313                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466370.891403                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 577976.260870                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453406.631313                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466370.891403                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11641084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75550280                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87191364                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11641084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75550280                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87191364                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11641084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75550280                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87191364                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506134.086957                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381567.070707                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394531.058824                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506134.086957                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381567.070707                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394531.058824                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506134.086957                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381567.070707                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394531.058824                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           174                       # number of replacements
system.l21.tagsinuse                      4095.339330                       # Cycle average of tags in use
system.l21.total_refs                          291216                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.200468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.820391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.818769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.828168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3788.872003                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003374                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021687                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.925018                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          451                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    451                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l21.Writeback_hits::total                  245                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          451                       # number of demand (read+write) hits
system.l21.demand_hits::total                     451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          451                       # number of overall hits
system.l21.overall_hits::total                    451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          160                       # number of demand (read+write) misses
system.l21.demand_misses::total                   174                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          160                       # number of overall misses
system.l21.overall_misses::total                  174                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8192586                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     74396324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82588910                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       392944                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       392944                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8192586                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     74789268                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82981854                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8192586                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     74789268                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82981854                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          610                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                624                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 625                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                625                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260656                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.277244                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261866                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278400                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261866                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278400                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467901.408805                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 477392.543353                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       392944                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       392944                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 115                       # number of writebacks
system.l21.writebacks::total                      115                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     62913837                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     70094525                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       320394                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       320394                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     63234231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     70414919                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     63234231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     70414919                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260656                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.277244                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278400                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278400                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395684.509434                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 405170.664740                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       320394                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       320394                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           623                       # number of replacements
system.l22.tagsinuse                      4089.493174                       # Cycle average of tags in use
system.l22.total_refs                          351864                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4717                       # Sample count of references to valid blocks.
system.l22.avg_refs                         74.594870                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          302.628596                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    22.910430                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   260.113659                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3503.840488                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.073884                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005593                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.063504                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.855430                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998411                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          593                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    594                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             596                       # number of Writeback hits
system.l22.Writeback_hits::total                  596                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          595                       # number of demand (read+write) hits
system.l22.demand_hits::total                     596                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          595                       # number of overall hits
system.l22.overall_hits::total                    596                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          523                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  547                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           75                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          598                       # number of demand (read+write) misses
system.l22.demand_misses::total                   622                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          598                       # number of overall misses
system.l22.overall_misses::total                  622                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     21195771                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    294558257                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      315754028                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     33770491                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     33770491                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     21195771                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    328328748                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       349524519                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     21195771                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    328328748                       # number of overall miss cycles
system.l22.overall_miss_latency::total      349524519                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         1116                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               1141                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          596                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              596                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           77                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         1193                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                1218                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         1193                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               1218                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.468638                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.479404                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.974026                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.501257                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.510673                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.501257                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.510673                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 883157.125000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 563208.904398                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 577246.851920                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 450273.213333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 450273.213333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 883157.125000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 549044.729097                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 561936.525723                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 883157.125000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 549044.729097                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 561936.525723                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 323                       # number of writebacks
system.l22.writebacks::total                      323                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          523                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             547                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           75                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          598                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              622                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          598                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             622                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19472571                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    257006857                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    276479428                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     28385491                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     28385491                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19472571                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    285392348                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    304864919                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19472571                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    285392348                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    304864919                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.468638                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.479404                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.501257                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.510673                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.501257                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.510673                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 811357.125000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 491408.904398                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 505446.851920                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 378473.213333                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 378473.213333                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 811357.125000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 477244.729097                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 490136.525723                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 811357.125000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 477244.729097                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 490136.525723                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            99                       # number of replacements
system.l23.tagsinuse                      4095.128446                       # Cycle average of tags in use
system.l23.total_refs                          208177                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          132.128446                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.840556                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    40.067820                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3904.091624                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004600                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009782                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.953147                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          383                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l23.Writeback_hits::total                  116                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          386                       # number of demand (read+write) hits
system.l23.demand_hits::total                     388                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          386                       # number of overall hits
system.l23.overall_hits::total                    388                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           72                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           72                       # number of demand (read+write) misses
system.l23.demand_misses::total                    99                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           72                       # number of overall misses
system.l23.overall_misses::total                   99                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     43844433                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     40928668                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       84773101                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     43844433                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     40928668                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        84773101                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     43844433                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     40928668                       # number of overall miss cycles
system.l23.overall_miss_latency::total       84773101                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          455                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          458                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          458                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.158242                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.157205                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.157205                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 568453.722222                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 856293.949495                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 568453.722222                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 856293.949495                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 568453.722222                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 856293.949495                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  63                       # number of writebacks
system.l23.writebacks::total                       63                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           72                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           72                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           72                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     35751913                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     77657496                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     35751913                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     77657496                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     35751913                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     77657496                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.157205                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.157205                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 496554.347222                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 784419.151515                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 496554.347222                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 784419.151515                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 496554.347222                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 784419.151515                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           137                       # number of replacements
system.l24.tagsinuse                      4095.437758                       # Cycle average of tags in use
system.l24.total_refs                          219600                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l24.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.437758                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    15.949620                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    56.771289                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3940.279091                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003894                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013860                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961982                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          389                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l24.Writeback_hits::total                  129                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          392                       # number of demand (read+write) hits
system.l24.demand_hits::total                     393                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          392                       # number of overall hits
system.l24.overall_hits::total                    393                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          111                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          111                       # number of demand (read+write) misses
system.l24.demand_misses::total                   137                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          111                       # number of overall misses
system.l24.overall_misses::total                  137                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24651183                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     55333642                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       79984825                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24651183                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     55333642                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        79984825                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24651183                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     55333642                       # number of overall miss cycles
system.l24.overall_miss_latency::total       79984825                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          500                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          503                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          503                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.222000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.220676                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.220676                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 498501.279279                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 583830.839416                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 498501.279279                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 583830.839416                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 498501.279279                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 583830.839416                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  85                       # number of writebacks
system.l24.writebacks::total                       85                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          111                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          111                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          111                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     47359946                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     70143901                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     47359946                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     70143901                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     47359946                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     70143901                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426666.180180                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 511999.277372                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426666.180180                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 511999.277372                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426666.180180                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 511999.277372                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           355                       # number of replacements
system.l25.tagsinuse                      4095.592955                       # Cycle average of tags in use
system.l25.total_refs                          260503                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4451                       # Sample count of references to valid blocks.
system.l25.avg_refs                         58.526848                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.592955                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.798113                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   169.308239                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3889.893648                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002586                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006298                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.041335                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.949681                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999901                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          596                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    597                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l25.Writeback_hits::total                  243                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            4                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    4                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          600                       # number of demand (read+write) hits
system.l25.demand_hits::total                     601                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          600                       # number of overall hits
system.l25.overall_hits::total                    601                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          328                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          328                       # number of demand (read+write) misses
system.l25.demand_misses::total                   355                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          328                       # number of overall misses
system.l25.overall_misses::total                  355                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     22215260                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    167614666                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      189829926                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     22215260                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    167614666                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       189829926                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     22215260                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    167614666                       # number of overall miss cycles
system.l25.overall_miss_latency::total      189829926                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          924                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                952                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          928                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 956                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          928                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                956                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.354978                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.372899                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.353448                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.371339                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.353448                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.371339                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511020.323171                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 534732.185915                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511020.323171                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 534732.185915                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511020.323171                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 534732.185915                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  70                       # number of writebacks
system.l25.writebacks::total                       70                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          328                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          328                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          328                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    144061187                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    164337847                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    144061187                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    164337847                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    144061187                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    164337847                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.354978                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.372899                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.353448                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.371339                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.353448                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.371339                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 439210.935976                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 462923.512676                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 439210.935976                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 462923.512676                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 439210.935976                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 462923.512676                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           359                       # number of replacements
system.l26.tagsinuse                      4095.663118                       # Cycle average of tags in use
system.l26.total_refs                          260506                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4455                       # Sample count of references to valid blocks.
system.l26.avg_refs                         58.474972                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.663118                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.846700                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   171.238494                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3887.914806                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002603                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006310                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.041806                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.949198                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999918                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          598                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    599                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l26.Writeback_hits::total                  244                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          601                       # number of demand (read+write) hits
system.l26.demand_hits::total                     602                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          601                       # number of overall hits
system.l26.overall_hits::total                    602                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          332                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  359                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          332                       # number of demand (read+write) misses
system.l26.demand_misses::total                   359                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          332                       # number of overall misses
system.l26.overall_misses::total                  359                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     18493638                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    167935172                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      186428810                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     18493638                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    167935172                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       186428810                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     18493638                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    167935172                       # number of overall miss cycles
system.l26.overall_miss_latency::total      186428810                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          930                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                958                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          933                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 961                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          933                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                961                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.356989                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.374739                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.355841                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.373569                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.355841                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.373569                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 684949.555556                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505828.831325                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 519300.306407                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 684949.555556                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505828.831325                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 519300.306407                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 684949.555556                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505828.831325                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 519300.306407                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  68                       # number of writebacks
system.l26.writebacks::total                       68                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          332                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             359                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          332                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              359                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          332                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             359                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     16553770                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    144076499                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    160630269                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     16553770                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    144076499                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    160630269                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     16553770                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    144076499                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    160630269                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.356989                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.374739                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.355841                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.373569                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.355841                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.373569                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 613102.592593                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433965.358434                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 447438.075209                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 613102.592593                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433965.358434                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 447438.075209                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 613102.592593                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433965.358434                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 447438.075209                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           355                       # number of replacements
system.l27.tagsinuse                      4095.644309                       # Cycle average of tags in use
system.l27.total_refs                          260503                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4451                       # Sample count of references to valid blocks.
system.l27.avg_refs                         58.526848                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.644309                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.853167                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   171.582532                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3887.564301                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002599                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006312                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.041890                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.949112                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          597                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    598                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             242                       # number of Writeback hits
system.l27.Writeback_hits::total                  242                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          600                       # number of demand (read+write) hits
system.l27.demand_hits::total                     601                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          600                       # number of overall hits
system.l27.overall_hits::total                    601                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          328                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          328                       # number of demand (read+write) misses
system.l27.demand_misses::total                   355                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          328                       # number of overall misses
system.l27.overall_misses::total                  355                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     23987147                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    165028089                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      189015236                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     23987147                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    165028089                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       189015236                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     23987147                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    165028089                       # number of overall miss cycles
system.l27.overall_miss_latency::total      189015236                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          925                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                953                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          242                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              242                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          928                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 956                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          928                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                956                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.354595                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.372508                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353448                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.371339                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353448                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.371339                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 888412.851852                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 503134.417683                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532437.284507                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 888412.851852                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 503134.417683                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 532437.284507                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 888412.851852                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 503134.417683                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 532437.284507                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  69                       # number of writebacks
system.l27.writebacks::total                       69                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          328                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          328                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          328                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22047559                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    141465218                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    163512777                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22047559                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    141465218                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    163512777                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22047559                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    141465218                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    163512777                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.354595                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.372508                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.371339                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.371339                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 816576.259259                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 431296.396341                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 460599.371831                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 816576.259259                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 431296.396341                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 460599.371831                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 816576.259259                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 431296.396341                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 460599.371831                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151669                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417335                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16781924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16781924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16781924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16781924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16781924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16781924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479483.542857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479483.542857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479483.542857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479483.542857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479483.542857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479483.542857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13567937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13567937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13567937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13567937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13567937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13567937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565330.708333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565330.708333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565330.708333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565330.708333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565330.708333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565330.708333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531298548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531298548                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532238663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532238663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532238663                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532238663                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242049.452392                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242049.452392                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241268.659565                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241268.659565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241268.659565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241268.659565                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120356353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120356353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120548653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120548653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120548653                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120548653                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188351.100156                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188351.100156                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187770.487539                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187770.487539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187770.487539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187770.487539                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845325135                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704284.546371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817957                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140107                       # number of overall hits
system.cpu1.icache.overall_hits::total         140107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10023337                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10023337                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132976420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              153375.340254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.751460                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.248540                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.690435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.309565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96389                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        81408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177797                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177797                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2228                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2228                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    532871723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    532871723                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       498414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       166138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu1.dcache.writebacks::total              245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.879000                       # Cycle average of tags in use
system.cpu2.icache.total_refs               849083590                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   1648706                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.879000                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.038268                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.823524                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       123142                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         123142                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       123142                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          123142                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       123142                       # number of overall hits
system.cpu2.icache.overall_hits::total         123142                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     31965418                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     31965418                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     31965418                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     31965418                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     31965418                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     31965418                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       123178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       123178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       123178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       123178                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       123178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       123178                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000292                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 887928.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 887928.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 887928.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 887928.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 887928.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 887928.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     21460425                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21460425                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     21460425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21460425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     21460425                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21460425                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       858417                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       858417                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       858417                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       858417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       858417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       858417                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1193                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               141308506                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1449                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              97521.398206                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   199.233195                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    56.766805                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.778255                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.221745                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        93360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          93360                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75231                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75231                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          191                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          153                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       168591                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          168591                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       168591                       # number of overall hits
system.cpu2.dcache.overall_hits::total         168591                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2732                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2732                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          622                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          622                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         3354                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3354                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         3354                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3354                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    910463286                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    910463286                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    282549366                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    282549366                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1193012652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1193012652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1193012652                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1193012652                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        96092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        96092                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75853                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75853                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171945                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171945                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171945                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171945                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.028431                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028431                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008200                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008200                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019506                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019506                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019506                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019506                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 333258.889458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 333258.889458                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 454259.430868                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 454259.430868                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 355698.465116                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 355698.465116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 355698.465116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 355698.465116                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          596                       # number of writebacks
system.cpu2.dcache.writebacks::total              596                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1616                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          545                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          545                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2161                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2161                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2161                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1116                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1116                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           77                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1193                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1193                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1193                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1193                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    338807726                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    338807726                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     34521191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     34521191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    373328917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    373328917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    373328917                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    373328917                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011614                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006938                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006938                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006938                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006938                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 303591.152330                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 303591.152330                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 448327.155844                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 448327.155844                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 312932.872590                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 312932.872590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 312932.872590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 312932.872590                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               474.850702                       # Cycle average of tags in use
system.cpu3.icache.total_refs               847786405                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1751624.803719                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    19.850702                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.031812                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.760979                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       145830                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         145830                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       145830                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          145830                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       145830                       # number of overall hits
system.cpu3.icache.overall_hits::total         145830                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     75542332                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     75542332                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     75542332                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     75542332                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     75542332                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     75542332                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       145872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       145872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       145872                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       145872                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       145872                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       145872                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1798626.952381                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1798626.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1798626.952381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44226754                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44226754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44226754                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1525060.482759                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   458                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               123775305                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              173354.768908                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.938234                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.061766                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.593509                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.406491                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       114588                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         114588                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        84191                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         84191                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          210                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       198779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          198779                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       198779                       # number of overall hits
system.cpu3.dcache.overall_hits::total         198779                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1170                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1178                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1178                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    165660936                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    165660936                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       750607                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       750607                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    166411543                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    166411543                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    166411543                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    166411543                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       115758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       115758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        84199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        84199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       199957                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       199957                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       199957                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       199957                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010107                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010107                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000095                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005891                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 141590.543590                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141590.543590                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 93825.875000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93825.875000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 141266.165535                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141266.165535                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 141266.165535                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141266.165535                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu3.dcache.writebacks::total              116                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          715                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          455                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          458                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     66528596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     66528596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     66736963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     66736963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     66736963                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     66736963                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002290                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002290                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146216.694505                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146216.694505                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69455.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69455.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 145713.893013                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145713.893013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 145713.893013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 145713.893013                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.135445                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844473651                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1682218.428287                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.135445                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.025858                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787076                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       142879                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         142879                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       142879                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          142879                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       142879                       # number of overall hits
system.cpu4.icache.overall_hits::total         142879                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     28268491                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     28268491                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       142914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       142914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       142914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       142914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   503                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127664156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              168200.469038                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   155.375754                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   100.624246                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.606937                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.393063                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        97089                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          97089                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80959                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80959                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          197                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       178048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          178048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       178048                       # number of overall hits
system.cpu4.dcache.overall_hits::total         178048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1592                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1606                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1606                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    326856604                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    326856604                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    328019293                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    328019293                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    328019293                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    328019293                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 205311.937186                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 205311.937186                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 204246.135118                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 204246.135118                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 204246.135118                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 204246.135118                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu4.dcache.writebacks::total              129                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1103                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          503                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     81641033                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     81641033                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     81833333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     81833333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     81833333                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     81833333                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 163282.066000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 163282.066000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 162690.522863                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 162690.522863                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 162690.522863                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 162690.522863                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               568.795447                       # Cycle average of tags in use
system.cpu5.icache.total_refs               868084278                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1520287.702277                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.748261                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.047187                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042866                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868665                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.911531                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136320                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136320                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136320                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136320                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136320                       # number of overall hits
system.cpu5.icache.overall_hits::total         136320                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     30929380                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     30929380                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     30929380                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     30929380                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     30929380                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     30929380                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       136362                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       136362                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       136362                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       136362                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       136362                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       136362                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000308                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000308                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000308                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 736413.809524                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 736413.809524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 736413.809524                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     22512058                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     22512058                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     22512058                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 804002.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   928                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               332273914                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1184                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              280636.751689                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   106.184312                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   149.815688                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.414782                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.585218                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       348233                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         348233                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       189639                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        189639                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           96                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       537872                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          537872                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       537872                       # number of overall hits
system.cpu5.dcache.overall_hits::total         537872                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3244                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3244                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           13                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3257                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3257                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3257                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3257                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    803828800                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    803828800                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1188759                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1188759                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    805017559                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    805017559                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    805017559                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    805017559                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       351477                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       351477                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       189652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       189652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       541129                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       541129                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       541129                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       541129                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000069                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000069                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006019                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006019                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006019                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006019                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247789.395808                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247789.395808                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        91443                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        91443                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247165.354314                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247165.354314                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247165.354314                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247165.354314                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu5.dcache.writebacks::total              243                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2320                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2320                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2329                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2329                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2329                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2329                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          924                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          928                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          928                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    210962530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    210962530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       282605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       282605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    211245135                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    211245135                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    211245135                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    211245135                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001715                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001715                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228314.426407                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228314.426407                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70651.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70651.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 227634.843750                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 227634.843750                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 227634.843750                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 227634.843750                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               568.844581                       # Cycle average of tags in use
system.cpu6.icache.total_refs               868084221                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1520287.602452                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.799050                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   542.045532                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042947                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868663                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.911610                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       136263                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         136263                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       136263                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          136263                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       136263                       # number of overall hits
system.cpu6.icache.overall_hits::total         136263                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           44                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           44                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           44                       # number of overall misses
system.cpu6.icache.overall_misses::total           44                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     26952689                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     26952689                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     26952689                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     26952689                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     26952689                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     26952689                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       136307                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       136307                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       136307                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       136307                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       136307                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       136307                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000323                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000323                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 612561.113636                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 612561.113636                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 612561.113636                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 612561.113636                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 612561.113636                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 612561.113636                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     18790822                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     18790822                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     18790822                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     18790822                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     18790822                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     18790822                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 671100.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 671100.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 671100.785714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 671100.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 671100.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 671100.785714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   933                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               332273842                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1189                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              279456.553406                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   106.372021                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   149.627979                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.415516                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.584484                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       348011                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         348011                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       189790                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        189790                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           95                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           94                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       537801                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          537801                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       537801                       # number of overall hits
system.cpu6.dcache.overall_hits::total         537801                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         3312                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3312                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           10                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3322                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3322                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3322                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3322                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    828121255                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    828121255                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       719145                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       719145                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    828840400                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    828840400                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    828840400                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    828840400                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       351323                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       351323                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       189800                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       189800                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       541123                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       541123                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       541123                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       541123                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009427                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009427                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000053                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006139                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006139                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006139                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006139                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 250036.610809                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 250036.610809                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 71914.500000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 71914.500000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 249500.421433                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 249500.421433                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 249500.421433                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 249500.421433                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu6.dcache.writebacks::total              244                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2382                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2382                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            7                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2389                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2389                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2389                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2389                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          930                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          930                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          933                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          933                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    211398791                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    211398791                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       202526                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       202526                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    211601317                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    211601317                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    211601317                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    211601317                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002647                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001724                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001724                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001724                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001724                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 227310.527957                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 227310.527957                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67508.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67508.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 226796.695606                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 226796.695606                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 226796.695606                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 226796.695606                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               568.850873                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868084556                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1520288.189142                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    26.805925                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.044949                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.042958                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868662                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.911620                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       136598                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         136598                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       136598                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          136598                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       136598                       # number of overall hits
system.cpu7.icache.overall_hits::total         136598                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     36671633                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     36671633                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     36671633                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     36671633                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     36671633                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     36671633                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       136643                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       136643                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       136643                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       136643                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 814925.177778                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 814925.177778                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 814925.177778                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 814925.177778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 814925.177778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 814925.177778                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24282241                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24282241                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24282241                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24282241                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24282241                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24282241                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 867222.892857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 867222.892857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 867222.892857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 867222.892857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 867222.892857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 867222.892857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   928                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332274433                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1184                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              280637.190034                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.399868                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.600132                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.415624                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.584376                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       348356                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         348356                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       190035                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        190035                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           96                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       538391                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          538391                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       538391                       # number of overall hits
system.cpu7.dcache.overall_hits::total         538391                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3295                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3295                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3305                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3305                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3305                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3305                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    803364623                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    803364623                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       750862                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       750862                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    804115485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    804115485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    804115485                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    804115485                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 243813.239150                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 243813.239150                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75086.200000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75086.200000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 243302.718608                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 243302.718608                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 243302.718608                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 243302.718608                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu7.dcache.writebacks::total              242                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2377                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2377                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          928                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    208486951                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    208486951                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197414                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197414                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    208684365                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    208684365                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    208684365                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    208684365                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 225391.298378                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 225391.298378                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65804.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65804.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 224875.393319                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 224875.393319                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 224875.393319                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 224875.393319                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
