

================================================================
== Vivado HLS Report for 'dc_blocker'
================================================================
* Date:           Tue Jul  4 00:08:26 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        dc_blocker
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      4.10|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1937|  1937|  1938|  1938|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-----------------+------+------+------+------+---------+
        |                             |                 |   Latency   |   Interval  | Pipeline|
        |           Instance          |      Module     |  min |  max |  min |  max |   Type  |
        +-----------------------------+-----------------+------+------+------+------+---------+
        |grp_dc_blocker_work_fu_3289  |dc_blocker_work  |  1679|  1679|  1679|  1679|   none  |
        +-----------------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|   28502|   24762|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    2220|
|Register         |        -|      -|     389|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|     16|   28891|   26982|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|       5|      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------+---------+-------+-------+-------+
    |           Instance          |      Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------------+-----------------+---------+-------+-------+-------+
    |grp_dc_blocker_work_fu_3289  |dc_blocker_work  |        0|     16|  28502|  24762|
    +-----------------------------+-----------------+---------+-------+-------+-------+
    |Total                        |                 |        0|     16|  28502|  24762|
    +-----------------------------+-----------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |dcr_in_U   |dc_blocker_dcr_in   |        1|  0|   0|   128|   32|     1|         4096|
    |dcr_out_U  |dc_blocker_dcr_out  |        1|  0|   0|   128|   32|     1|         4096|
    |last_U     |dc_blocker_last     |        1|  0|   0|   128|    1|     1|          128|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                    |        3|  0|   0|   384|   65|     3|         8320|
    +-----------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  765|        260|    1|        260|
    |ap_sig_ioackin_out_TREADY  |    1|          2|    1|          2|
    |dcr_in_address0            |  294|        130|    7|        910|
    |dcr_in_ce0                 |    1|          3|    1|          3|
    |dcr_out_address0           |  294|        130|    7|        910|
    |dcr_out_ce0                |    1|          3|    1|          3|
    |dcr_out_we0                |    1|          2|    1|          2|
    |last_address0              |  294|        129|    7|        903|
    |last_address1              |  294|        129|    7|        903|
    |last_d0                    |    1|          3|    1|          3|
    |last_d1                    |  273|        127|    1|        127|
    |out_TLAST                  |    1|          3|    1|          3|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 2220|        921|   36|       4029|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                          |  259|   0|  259|          0|
    |ap_reg_ioackin_out_TREADY                          |    1|   0|    1|          0|
    |grp_dc_blocker_work_fu_3289_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |in_last_V_val100_reg_4321                          |    1|   0|    1|          0|
    |in_last_V_val101_reg_4326                          |    1|   0|    1|          0|
    |in_last_V_val102_reg_4331                          |    1|   0|    1|          0|
    |in_last_V_val103_reg_4336                          |    1|   0|    1|          0|
    |in_last_V_val104_reg_4341                          |    1|   0|    1|          0|
    |in_last_V_val105_reg_4346                          |    1|   0|    1|          0|
    |in_last_V_val106_reg_4351                          |    1|   0|    1|          0|
    |in_last_V_val107_reg_4356                          |    1|   0|    1|          0|
    |in_last_V_val108_reg_4361                          |    1|   0|    1|          0|
    |in_last_V_val109_reg_4366                          |    1|   0|    1|          0|
    |in_last_V_val10_reg_3871                           |    1|   0|    1|          0|
    |in_last_V_val110_reg_4371                          |    1|   0|    1|          0|
    |in_last_V_val111_reg_4376                          |    1|   0|    1|          0|
    |in_last_V_val112_reg_4381                          |    1|   0|    1|          0|
    |in_last_V_val113_reg_4386                          |    1|   0|    1|          0|
    |in_last_V_val114_reg_4391                          |    1|   0|    1|          0|
    |in_last_V_val115_reg_4396                          |    1|   0|    1|          0|
    |in_last_V_val116_reg_4401                          |    1|   0|    1|          0|
    |in_last_V_val117_reg_4406                          |    1|   0|    1|          0|
    |in_last_V_val118_reg_4411                          |    1|   0|    1|          0|
    |in_last_V_val119_reg_4416                          |    1|   0|    1|          0|
    |in_last_V_val11_reg_3876                           |    1|   0|    1|          0|
    |in_last_V_val120_reg_4421                          |    1|   0|    1|          0|
    |in_last_V_val121_reg_4426                          |    1|   0|    1|          0|
    |in_last_V_val122_reg_4431                          |    1|   0|    1|          0|
    |in_last_V_val123_reg_4436                          |    1|   0|    1|          0|
    |in_last_V_val124_reg_4441                          |    1|   0|    1|          0|
    |in_last_V_val125_reg_4446                          |    1|   0|    1|          0|
    |in_last_V_val126_reg_4451                          |    1|   0|    1|          0|
    |in_last_V_val127_reg_4456                          |    1|   0|    1|          0|
    |in_last_V_val12_reg_3881                           |    1|   0|    1|          0|
    |in_last_V_val13_reg_3886                           |    1|   0|    1|          0|
    |in_last_V_val14_reg_3891                           |    1|   0|    1|          0|
    |in_last_V_val15_reg_3896                           |    1|   0|    1|          0|
    |in_last_V_val16_reg_3901                           |    1|   0|    1|          0|
    |in_last_V_val17_reg_3906                           |    1|   0|    1|          0|
    |in_last_V_val18_reg_3911                           |    1|   0|    1|          0|
    |in_last_V_val19_reg_3916                           |    1|   0|    1|          0|
    |in_last_V_val1_reg_3826                            |    1|   0|    1|          0|
    |in_last_V_val20_reg_3921                           |    1|   0|    1|          0|
    |in_last_V_val21_reg_3926                           |    1|   0|    1|          0|
    |in_last_V_val22_reg_3931                           |    1|   0|    1|          0|
    |in_last_V_val23_reg_3936                           |    1|   0|    1|          0|
    |in_last_V_val24_reg_3941                           |    1|   0|    1|          0|
    |in_last_V_val25_reg_3946                           |    1|   0|    1|          0|
    |in_last_V_val26_reg_3951                           |    1|   0|    1|          0|
    |in_last_V_val27_reg_3956                           |    1|   0|    1|          0|
    |in_last_V_val28_reg_3961                           |    1|   0|    1|          0|
    |in_last_V_val29_reg_3966                           |    1|   0|    1|          0|
    |in_last_V_val2_reg_3831                            |    1|   0|    1|          0|
    |in_last_V_val30_reg_3971                           |    1|   0|    1|          0|
    |in_last_V_val31_reg_3976                           |    1|   0|    1|          0|
    |in_last_V_val32_reg_3981                           |    1|   0|    1|          0|
    |in_last_V_val33_reg_3986                           |    1|   0|    1|          0|
    |in_last_V_val34_reg_3991                           |    1|   0|    1|          0|
    |in_last_V_val35_reg_3996                           |    1|   0|    1|          0|
    |in_last_V_val36_reg_4001                           |    1|   0|    1|          0|
    |in_last_V_val37_reg_4006                           |    1|   0|    1|          0|
    |in_last_V_val38_reg_4011                           |    1|   0|    1|          0|
    |in_last_V_val39_reg_4016                           |    1|   0|    1|          0|
    |in_last_V_val3_reg_3836                            |    1|   0|    1|          0|
    |in_last_V_val40_reg_4021                           |    1|   0|    1|          0|
    |in_last_V_val41_reg_4026                           |    1|   0|    1|          0|
    |in_last_V_val42_reg_4031                           |    1|   0|    1|          0|
    |in_last_V_val43_reg_4036                           |    1|   0|    1|          0|
    |in_last_V_val44_reg_4041                           |    1|   0|    1|          0|
    |in_last_V_val45_reg_4046                           |    1|   0|    1|          0|
    |in_last_V_val46_reg_4051                           |    1|   0|    1|          0|
    |in_last_V_val47_reg_4056                           |    1|   0|    1|          0|
    |in_last_V_val48_reg_4061                           |    1|   0|    1|          0|
    |in_last_V_val49_reg_4066                           |    1|   0|    1|          0|
    |in_last_V_val4_reg_3841                            |    1|   0|    1|          0|
    |in_last_V_val50_reg_4071                           |    1|   0|    1|          0|
    |in_last_V_val51_reg_4076                           |    1|   0|    1|          0|
    |in_last_V_val52_reg_4081                           |    1|   0|    1|          0|
    |in_last_V_val53_reg_4086                           |    1|   0|    1|          0|
    |in_last_V_val54_reg_4091                           |    1|   0|    1|          0|
    |in_last_V_val55_reg_4096                           |    1|   0|    1|          0|
    |in_last_V_val56_reg_4101                           |    1|   0|    1|          0|
    |in_last_V_val57_reg_4106                           |    1|   0|    1|          0|
    |in_last_V_val58_reg_4111                           |    1|   0|    1|          0|
    |in_last_V_val59_reg_4116                           |    1|   0|    1|          0|
    |in_last_V_val5_reg_3846                            |    1|   0|    1|          0|
    |in_last_V_val60_reg_4121                           |    1|   0|    1|          0|
    |in_last_V_val61_reg_4126                           |    1|   0|    1|          0|
    |in_last_V_val62_reg_4131                           |    1|   0|    1|          0|
    |in_last_V_val63_reg_4136                           |    1|   0|    1|          0|
    |in_last_V_val64_reg_4141                           |    1|   0|    1|          0|
    |in_last_V_val65_reg_4146                           |    1|   0|    1|          0|
    |in_last_V_val66_reg_4151                           |    1|   0|    1|          0|
    |in_last_V_val67_reg_4156                           |    1|   0|    1|          0|
    |in_last_V_val68_reg_4161                           |    1|   0|    1|          0|
    |in_last_V_val69_reg_4166                           |    1|   0|    1|          0|
    |in_last_V_val6_reg_3851                            |    1|   0|    1|          0|
    |in_last_V_val70_reg_4171                           |    1|   0|    1|          0|
    |in_last_V_val71_reg_4176                           |    1|   0|    1|          0|
    |in_last_V_val72_reg_4181                           |    1|   0|    1|          0|
    |in_last_V_val73_reg_4186                           |    1|   0|    1|          0|
    |in_last_V_val74_reg_4191                           |    1|   0|    1|          0|
    |in_last_V_val75_reg_4196                           |    1|   0|    1|          0|
    |in_last_V_val76_reg_4201                           |    1|   0|    1|          0|
    |in_last_V_val77_reg_4206                           |    1|   0|    1|          0|
    |in_last_V_val78_reg_4211                           |    1|   0|    1|          0|
    |in_last_V_val79_reg_4216                           |    1|   0|    1|          0|
    |in_last_V_val7_reg_3856                            |    1|   0|    1|          0|
    |in_last_V_val80_reg_4221                           |    1|   0|    1|          0|
    |in_last_V_val81_reg_4226                           |    1|   0|    1|          0|
    |in_last_V_val82_reg_4231                           |    1|   0|    1|          0|
    |in_last_V_val83_reg_4236                           |    1|   0|    1|          0|
    |in_last_V_val84_reg_4241                           |    1|   0|    1|          0|
    |in_last_V_val85_reg_4246                           |    1|   0|    1|          0|
    |in_last_V_val86_reg_4251                           |    1|   0|    1|          0|
    |in_last_V_val87_reg_4256                           |    1|   0|    1|          0|
    |in_last_V_val88_reg_4261                           |    1|   0|    1|          0|
    |in_last_V_val89_reg_4266                           |    1|   0|    1|          0|
    |in_last_V_val8_reg_3861                            |    1|   0|    1|          0|
    |in_last_V_val90_reg_4271                           |    1|   0|    1|          0|
    |in_last_V_val91_reg_4276                           |    1|   0|    1|          0|
    |in_last_V_val92_reg_4281                           |    1|   0|    1|          0|
    |in_last_V_val93_reg_4286                           |    1|   0|    1|          0|
    |in_last_V_val94_reg_4291                           |    1|   0|    1|          0|
    |in_last_V_val95_reg_4296                           |    1|   0|    1|          0|
    |in_last_V_val96_reg_4301                           |    1|   0|    1|          0|
    |in_last_V_val97_reg_4306                           |    1|   0|    1|          0|
    |in_last_V_val98_reg_4311                           |    1|   0|    1|          0|
    |in_last_V_val99_reg_4316                           |    1|   0|    1|          0|
    |in_last_V_val9_reg_3866                            |    1|   0|    1|          0|
    |in_last_V_val_reg_3821                             |    1|   0|    1|          0|
    |last_addr_100_reg_4961                             |    0|   0|    7|          7|
    |last_addr_101_reg_4966                             |    0|   0|    7|          7|
    |last_addr_102_reg_4971                             |    0|   0|    7|          7|
    |last_addr_103_reg_4976                             |    0|   0|    7|          7|
    |last_addr_104_reg_4981                             |    0|   0|    7|          7|
    |last_addr_105_reg_4986                             |    0|   0|    7|          7|
    |last_addr_106_reg_4991                             |    0|   0|    7|          7|
    |last_addr_107_reg_4996                             |    0|   0|    7|          7|
    |last_addr_108_reg_5001                             |    0|   0|    7|          7|
    |last_addr_109_reg_5006                             |    0|   0|    7|          7|
    |last_addr_10_reg_4511                              |    0|   0|    7|          7|
    |last_addr_110_reg_5011                             |    0|   0|    7|          7|
    |last_addr_111_reg_5016                             |    0|   0|    7|          7|
    |last_addr_112_reg_5021                             |    0|   0|    7|          7|
    |last_addr_113_reg_5026                             |    0|   0|    7|          7|
    |last_addr_114_reg_5031                             |    0|   0|    7|          7|
    |last_addr_115_reg_5036                             |    0|   0|    7|          7|
    |last_addr_116_reg_5041                             |    0|   0|    7|          7|
    |last_addr_117_reg_5046                             |    0|   0|    7|          7|
    |last_addr_118_reg_5051                             |    0|   0|    7|          7|
    |last_addr_119_reg_5056                             |    0|   0|    7|          7|
    |last_addr_11_reg_4516                              |    0|   0|    7|          7|
    |last_addr_120_reg_5061                             |    0|   0|    7|          7|
    |last_addr_121_reg_5066                             |    0|   0|    7|          7|
    |last_addr_122_reg_5071                             |    0|   0|    7|          7|
    |last_addr_123_reg_5076                             |    0|   0|    7|          7|
    |last_addr_124_reg_5081                             |    0|   0|    7|          7|
    |last_addr_125_reg_5086                             |    0|   0|    7|          7|
    |last_addr_126_reg_5091                             |    0|   0|    7|          7|
    |last_addr_127_reg_5096                             |    0|   0|    7|          7|
    |last_addr_12_reg_4521                              |    0|   0|    7|          7|
    |last_addr_13_reg_4526                              |    0|   0|    7|          7|
    |last_addr_14_reg_4531                              |    0|   0|    7|          7|
    |last_addr_15_reg_4536                              |    0|   0|    7|          7|
    |last_addr_16_reg_4541                              |    0|   0|    7|          7|
    |last_addr_17_reg_4546                              |    0|   0|    7|          7|
    |last_addr_18_reg_4551                              |    0|   0|    7|          7|
    |last_addr_19_reg_4556                              |    0|   0|    7|          7|
    |last_addr_1_reg_4466                               |    0|   0|    7|          7|
    |last_addr_20_reg_4561                              |    0|   0|    7|          7|
    |last_addr_21_reg_4566                              |    0|   0|    7|          7|
    |last_addr_22_reg_4571                              |    0|   0|    7|          7|
    |last_addr_23_reg_4576                              |    0|   0|    7|          7|
    |last_addr_24_reg_4581                              |    0|   0|    7|          7|
    |last_addr_25_reg_4586                              |    0|   0|    7|          7|
    |last_addr_26_reg_4591                              |    0|   0|    7|          7|
    |last_addr_27_reg_4596                              |    0|   0|    7|          7|
    |last_addr_28_reg_4601                              |    0|   0|    7|          7|
    |last_addr_29_reg_4606                              |    0|   0|    7|          7|
    |last_addr_2_reg_4471                               |    0|   0|    7|          7|
    |last_addr_30_reg_4611                              |    0|   0|    7|          7|
    |last_addr_31_reg_4616                              |    0|   0|    7|          7|
    |last_addr_32_reg_4621                              |    0|   0|    7|          7|
    |last_addr_33_reg_4626                              |    0|   0|    7|          7|
    |last_addr_34_reg_4631                              |    0|   0|    7|          7|
    |last_addr_35_reg_4636                              |    0|   0|    7|          7|
    |last_addr_36_reg_4641                              |    0|   0|    7|          7|
    |last_addr_37_reg_4646                              |    0|   0|    7|          7|
    |last_addr_38_reg_4651                              |    0|   0|    7|          7|
    |last_addr_39_reg_4656                              |    0|   0|    7|          7|
    |last_addr_3_reg_4476                               |    0|   0|    7|          7|
    |last_addr_40_reg_4661                              |    0|   0|    7|          7|
    |last_addr_41_reg_4666                              |    0|   0|    7|          7|
    |last_addr_42_reg_4671                              |    0|   0|    7|          7|
    |last_addr_43_reg_4676                              |    0|   0|    7|          7|
    |last_addr_44_reg_4681                              |    0|   0|    7|          7|
    |last_addr_45_reg_4686                              |    0|   0|    7|          7|
    |last_addr_46_reg_4691                              |    0|   0|    7|          7|
    |last_addr_47_reg_4696                              |    0|   0|    7|          7|
    |last_addr_48_reg_4701                              |    0|   0|    7|          7|
    |last_addr_49_reg_4706                              |    0|   0|    7|          7|
    |last_addr_4_reg_4481                               |    0|   0|    7|          7|
    |last_addr_50_reg_4711                              |    0|   0|    7|          7|
    |last_addr_51_reg_4716                              |    0|   0|    7|          7|
    |last_addr_52_reg_4721                              |    0|   0|    7|          7|
    |last_addr_53_reg_4726                              |    0|   0|    7|          7|
    |last_addr_54_reg_4731                              |    0|   0|    7|          7|
    |last_addr_55_reg_4736                              |    0|   0|    7|          7|
    |last_addr_56_reg_4741                              |    0|   0|    7|          7|
    |last_addr_57_reg_4746                              |    0|   0|    7|          7|
    |last_addr_58_reg_4751                              |    0|   0|    7|          7|
    |last_addr_59_reg_4756                              |    0|   0|    7|          7|
    |last_addr_5_reg_4486                               |    0|   0|    7|          7|
    |last_addr_60_reg_4761                              |    0|   0|    7|          7|
    |last_addr_61_reg_4766                              |    0|   0|    7|          7|
    |last_addr_62_reg_4771                              |    0|   0|    7|          7|
    |last_addr_63_reg_4776                              |    0|   0|    7|          7|
    |last_addr_64_reg_4781                              |    0|   0|    7|          7|
    |last_addr_65_reg_4786                              |    0|   0|    7|          7|
    |last_addr_66_reg_4791                              |    0|   0|    7|          7|
    |last_addr_67_reg_4796                              |    0|   0|    7|          7|
    |last_addr_68_reg_4801                              |    0|   0|    7|          7|
    |last_addr_69_reg_4806                              |    0|   0|    7|          7|
    |last_addr_6_reg_4491                               |    0|   0|    7|          7|
    |last_addr_70_reg_4811                              |    0|   0|    7|          7|
    |last_addr_71_reg_4816                              |    0|   0|    7|          7|
    |last_addr_72_reg_4821                              |    0|   0|    7|          7|
    |last_addr_73_reg_4826                              |    0|   0|    7|          7|
    |last_addr_74_reg_4831                              |    0|   0|    7|          7|
    |last_addr_75_reg_4836                              |    0|   0|    7|          7|
    |last_addr_76_reg_4841                              |    0|   0|    7|          7|
    |last_addr_77_reg_4846                              |    0|   0|    7|          7|
    |last_addr_78_reg_4851                              |    0|   0|    7|          7|
    |last_addr_79_reg_4856                              |    0|   0|    7|          7|
    |last_addr_7_reg_4496                               |    0|   0|    7|          7|
    |last_addr_80_reg_4861                              |    0|   0|    7|          7|
    |last_addr_81_reg_4866                              |    0|   0|    7|          7|
    |last_addr_82_reg_4871                              |    0|   0|    7|          7|
    |last_addr_83_reg_4876                              |    0|   0|    7|          7|
    |last_addr_84_reg_4881                              |    0|   0|    7|          7|
    |last_addr_85_reg_4886                              |    0|   0|    7|          7|
    |last_addr_86_reg_4891                              |    0|   0|    7|          7|
    |last_addr_87_reg_4896                              |    0|   0|    7|          7|
    |last_addr_88_reg_4901                              |    0|   0|    7|          7|
    |last_addr_89_reg_4906                              |    0|   0|    7|          7|
    |last_addr_8_reg_4501                               |    0|   0|    7|          7|
    |last_addr_90_reg_4911                              |    0|   0|    7|          7|
    |last_addr_91_reg_4916                              |    0|   0|    7|          7|
    |last_addr_92_reg_4921                              |    0|   0|    7|          7|
    |last_addr_93_reg_4926                              |    0|   0|    7|          7|
    |last_addr_94_reg_4931                              |    0|   0|    7|          7|
    |last_addr_95_reg_4936                              |    0|   0|    7|          7|
    |last_addr_96_reg_4941                              |    0|   0|    7|          7|
    |last_addr_97_reg_4946                              |    0|   0|    7|          7|
    |last_addr_98_reg_4951                              |    0|   0|    7|          7|
    |last_addr_99_reg_4956                              |    0|   0|    7|          7|
    |last_addr_9_reg_4506                               |    0|   0|    7|          7|
    |last_addr_reg_4461                                 |    0|   0|    7|          7|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              |  389|   0| 1285|        896|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |  dc_blocker  | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |  dc_blocker  | return value |
|in_TDATA    |  in |   32|     axis     |    in_data   |    pointer   |
|in_TVALID   |  in |    1|     axis     |    in_data   |    pointer   |
|in_TREADY   | out |    1|     axis     |   in_last_V  |    pointer   |
|in_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|out_TDATA   | out |   32|     axis     |   out_data   |    pointer   |
|out_TVALID  | out |    1|     axis     |  out_last_V  |    pointer   |
|out_TREADY  |  in |    1|     axis     |  out_last_V  |    pointer   |
|out_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

