#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 20:08:30 2018
# Process ID: 9796
# Current directory: F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/design_1_wrapper.vds
# Journal file: F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA/project/Vivado/PCIE_Rotate/xilinx.com_user_Riffa_Axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA/project/Vivado/PCIE_Rotate/xilinx_com_hls_ImageRotate_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/FPGA/project/Vivado/PCIE_Rotate/xilinx.com_user_inverter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA/project/Vivado/PCIE_Rotate/xilinx.com_user_Ap_Controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA/project/Vivado/PCIE_Rotate/xilinx.com_user_riffa_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7vx690tffg1761-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 455.543 ; gain = 103.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:432]
INFO: [Synth 8-6157] synthesizing module 'design_1_Ap_Controller_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_Ap_Controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Ap_Controller_0_0' (1#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_Ap_Controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ImageRotate_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_ImageRotate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ImageRotate_0_0' (2#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_ImageRotate_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ImageRotate' of module 'design_1_ImageRotate_0_0' requires 28 connections, but only 26 given [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:497]
INFO: [Synth 8-6157] synthesizing module 'RIFFA_AXIS_imp_BJ2WZ7' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (3#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_BRAM0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_BRAM0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BRAM0_0' (4#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_BRAM0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pcie3_7x_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_pcie3_7x_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pcie3_7x_0_0' (5#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_pcie3_7x_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'PCIE' of module 'design_1_pcie3_7x_0_0' requires 90 connections, but only 57 given [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:240]
INFO: [Synth 8-6157] synthesizing module 'design_1_Riffa_Axis_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_Riffa_Axis_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Riffa_Axis_0_0' (6#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_Riffa_Axis_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (7#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_riffa_controller_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_riffa_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_riffa_controller_0_0' (8#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_riffa_controller_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'riffa_controller' of module 'design_1_riffa_controller_0_0' requires 70 connections, but only 69 given [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:359]
INFO: [Synth 8-6155] done synthesizing module 'RIFFA_AXIS_imp_BJ2WZ7' (9#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (10#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_util_ds_buf_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'SYS_CLK' of module 'design_1_util_ds_buf_0_0' requires 4 connections, but only 3 given [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:556]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (11#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/.Xil/Vivado-9796-DESKTOP-7JLTO9Q/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (12#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/synth/design_1.v:432]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (13#1) [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.172 ; gain = 159.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.172 ; gain = 159.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 511.172 ; gain = 159.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_Ap_Controller_0_0/design_1_Ap_Controller_0_0/design_1_Ap_Controller_0_0_in_context.xdc] for cell 'design_1_i/AP_CTRL'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_Ap_Controller_0_0/design_1_Ap_Controller_0_0/design_1_Ap_Controller_0_0_in_context.xdc] for cell 'design_1_i/AP_CTRL'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/SYS_CLK'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/SYS_CLK'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_pcie3_7x_0_0/design_1_pcie3_7x_0_0/design_1_pcie3_7x_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/PCIE'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_pcie3_7x_0_0/design_1_pcie3_7x_0_0/design_1_pcie3_7x_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/PCIE'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_riffa_controller_0_0/design_1_riffa_controller_0_0/design_1_riffa_controller_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/riffa_controller'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_riffa_controller_0_0/design_1_riffa_controller_0_0/design_1_riffa_controller_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/riffa_controller'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_Riffa_Axis_0_0/design_1_Riffa_Axis_0_0/design_1_Riffa_Axis_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/Riffa_Axis'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_Riffa_Axis_0_0/design_1_Riffa_Axis_0_0/design_1_Riffa_Axis_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/Riffa_Axis'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/BRAM0'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/BRAM0'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_BRAM0_0/design_1_BRAM0_0/design_1_BRAM0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/BRAM1'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_BRAM0_0/design_1_BRAM0_0/design_1_BRAM0_0_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/BRAM1'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/clk_wiz_0'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/RIFFA_AXIS/clk_wiz_0'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/design_1_ImageRotate_0_0/design_1_ImageRotate_0_0_in_context.xdc] for cell 'design_1_i/ImageRotate'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_ImageRotate_0_0/design_1_ImageRotate_0_0/design_1_ImageRotate_0_0_in_context.xdc] for cell 'design_1_i/ImageRotate'
Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/inv'
Finished Parsing XDC File [f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/inv'
Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/PCIE/inst/store_ltssm'. [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/constrs_1/new/xdc.xdc:62]
Finished Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/constrs_1/new/xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/constrs_1/new/xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1013.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/RIFFA_AXIS/BRAM0' at clock pin 'clka' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/RIFFA_AXIS/BRAM1' at clock pin 'clka' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.066 ; gain = 660.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.066 ; gain = 660.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n[0]. (constraint file  f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n[0]. (constraint file  f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p[0]. (constraint file  f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p[0]. (constraint file  f:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AP_CTRL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SYS_CLK. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/PCIE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/riffa_controller. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/Riffa_Axis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/BRAM0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/BRAM1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RIFFA_AXIS/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ImageRotate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/inv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.066 ; gain = 660.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.066 ; gain = 660.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1013.066 ; gain = 660.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/SYS_CLK/IBUF_DS_ODIV2[0]' to pin '{design_1_i/SYS_CLK/bbstub_IBUF_DS_ODIV2[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/SYS_CLK/IBUF_OUT[0]' to pin '{design_1_i/SYS_CLK/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/RIFFA_AXIS/PCIE/user_clk' to pin 'design_1_i/RIFFA_AXIS/PCIE/bbstub_user_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/RIFFA_AXIS/clk_wiz_0/clk_out1' to pin 'design_1_i/RIFFA_AXIS/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/RIFFA_AXIS/clk_wiz_0/clk_in1' to 'design_1_i/RIFFA_AXIS/PCIE/bbstub_user_clk/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1031.008 ; gain = 678.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1031.223 ; gain = 679.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1032.543 ; gain = 680.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_Ap_Controller_0_0     |         1|
|2     |design_1_ImageRotate_0_0       |         1|
|3     |design_1_util_ds_buf_0_0       |         1|
|4     |design_1_util_vector_logic_0_0 |         1|
|5     |design_1_blk_mem_gen_0_0       |         1|
|6     |design_1_BRAM0_0               |         1|
|7     |design_1_pcie3_7x_0_0          |         1|
|8     |design_1_Riffa_Axis_0_0        |         1|
|9     |design_1_clk_wiz_0_1           |         1|
|10    |design_1_riffa_controller_0_0  |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_Ap_Controller_0_0     |     1|
|2     |design_1_BRAM0_0               |     1|
|3     |design_1_ImageRotate_0_0       |     1|
|4     |design_1_Riffa_Axis_0_0        |     1|
|5     |design_1_blk_mem_gen_0_0       |     1|
|6     |design_1_clk_wiz_0_1           |     1|
|7     |design_1_pcie3_7x_0_0          |     1|
|8     |design_1_riffa_controller_0_0  |     1|
|9     |design_1_util_ds_buf_0_0       |     1|
|10    |design_1_util_vector_logic_0_0 |     1|
|11    |IBUF                           |    17|
|12    |OBUF                           |    16|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |  2118|
|2     |  design_1_i   |design_1              |  2085|
|3     |    RIFFA_AXIS |RIFFA_AXIS_imp_BJ2WZ7 |  1998|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.922 ; gain = 178.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.922 ; gain = 680.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1071.094 ; gain = 731.344
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/PCIE_Rotate/PCIE_Imageproc.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1071.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 20:09:15 2018...
