* Log file for the circuit /home/frathoso/Dropbox/ASpring_2014/Capstone/atpg/benchmarks/s1423.bench.
* Number of faults detected by each test pattern:

test    1: 0101010100100001010111010010111000001001101100000010101001110000011101010000101011000011001 0111011000000000000000000000000000000000000000000000001011010001001100000111000  205 faults detected
test    2: 1011101110000100111100110010101110010000011000001101100111100001010000001111100000010111011 0100111000000000000000000000000000000000000000000000001100000011100000000111000   63 faults detected
test    3: 0000000101000111101011000010100100010011100001101100111001001001101101000001110000001001011 0110000100110010101000010000000000000100111101101011101100000001110001001000110  272 faults detected
test    4: 1101001010101011010110101110000101001111101011100010011101101101101101110110110101000010001 0110011010100110001001110111101011010110000101101111101100001110111100000111000  182 faults detected
test    5: 0111000001000110011000010010110101001110010110101101100011110100011100100111010110010100101 1100111000011110111001110110010011000000100000110100011100100111010111010000000  126 faults detected
test    6: 1110010100111000110010100111101010011010011111011110111010001111100111000100010101110010110 1001110000000000000000000000000000000000000000000000001110100101001110000111000   38 faults detected
test    7: 1011001010010111110100000111000000011100011100001110011011101010100111111011110011010110001 0100011100001000101000101100011100000001000000101001100111111011110011101110110   94 faults detected
test    8: 0000101100011110111110110010100100110011100001001101010011001000010001011010110001101000111 1101111010111110101000010000001000000000001000001100000001011010110001010000000   65 faults detected
test    9: 1001111011101110110110001001110010000001000100001111101011111110001110111110101111101101001 0100110010001001111101000001001010000111101000111110001111111110101111101110100   51 faults detected
test   10: 0110100011100011111110010000001100101000101110011111111010000001000011010110100011001001010 0010011010010000000000101000100111000111111001100011000010000010100010001111110   19 faults detected
test   11: 1001110001110011001000110110000010000011100101010000000101001100000010010010100010100110011 0100000000111001001010111011100101010100000101001100000010010010100010010111010   35 faults detected
test   12: 0100110100101111101111111000111010000100101001111101100110101000100110110110111101101010010 0010000011110000110010111000001100111000010110101010100111110110111101101101010   42 faults detected
test   13: 1011010011111010001111001110100011011010100010011111010111101110010101111011110110000100111 1100101011000110101100101010101001000000001000101110010101111011110110000111110    8 faults detected
test   14: 0110010010011001100101111011101111110111010000101101011101111110001101000010100100100010101 1111000000000000000000000111010000000000000000000000000010100000101010000111000    9 faults detected
test   15: 0110101011110010010011110011001010011101101100000001111001101011010110001000011000101101100 1000110011110011000101011101100110100001111001101011010110001000010000110111000   12 faults detected
test   16: 0000010010100110100101101111010110000010001011001000010000011011001111111011110110101111001 0100100001101111011110000010001011001000010000011011001111111011110111101000000    9 faults detected
test   17: 1000101000110110001110101001111010111101010110010010111000111011100011000010001100000101010 0000101110101001110101111101010011110010111000111011100011000010000101000000010    2 faults detected
test   18: 0101010100100011011010111001011110010011011100010001000100100101110101010111011111000101100 1000011010111001010010010011010110110001000100100101110101010111011110000111000    7 faults detected
test   19: 0111000000100111111101001101001011001000000011100011101000111001011101111011110010100101100 1000011001001101000100001000000001010011101000111001011101111011110011100000100    2 faults detected
test   20: 1001100011011011001101111111100111110111011111001100001101000000011100010110001001101010011 0110000101110111101111010000111111001010101101000010011100000010000000010111000   19 faults detected
test   21: 0000100001100010101010000101001000110101101000000101101010000110111100000100100101011001000 0010101101000101000110110101100100100101101010100101111100000000100100011111100   10 faults detected
test   22: 0001000100010111111000100010111101011100001110001111101100011111010011100000001100001101010 0000011000100010110001011100000111000111101010111111010011100000001101000000000   14 faults detected
test   23: 1011011110100010011011010111101100110011000111000001000100101100100000100011100101000011010 0010111100101000010100010000000111000101100100101110100000100011100100000111110   12 faults detected
test   24: 1110000100111001111101111110010110011010100000101010001111001110010010100000110111100001000 0011011000000000000000000000000000000000000000000000001110100001000110000111000    6 faults detected
test   25: 0010000101111110110101010001111111010111101111100101111011011111001110011111110100110101111 1100110101010001110011010000011111010101111011111111001110011111110101011000010    5 faults detected
test   26: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0011100000000000000000000000000000000000000000000000000001000000001000000111000    8 faults detected
test   27: 0001000000110111110111100000011001011101110010001010011111101011101111110000011101101001001 0101011111100000010111011101110001000010011000111100001111110000011101110100000   12 faults detected
test   28: 0011010110100000111011001100111110001011000010110000011000001001100000100011001011010001011 0111111000000000000000000000000000000000000000000000000010100001101100000111000    5 faults detected
test   29: 0110111010000110100101000011000000110111111111010110111111011110010011101001010111010001100 1010110101000011001110110000000111110110111111111101010011101001010111010001000    3 faults detected
test   30: 0010011000010010101011101110001101100111100101110010101011100000111101010010110110000010010 0010101100000110000101000111100101110110011011100010111100110010111110000111110    6 faults detected
test   31: 0000000101100110100110111101011001101111101001011000000011110001111001110100000011110000011 0110100010110101010111001000000100000100100000110011111000000000000011110100110    4 faults detected
test   32: 1010111100011011101101000010110100111101000011001000011101011011100010011000111001000111111 1100000101000010111100111101000011001000011101011011100010011000110000000111010    5 faults detected
test   33: 1111000111110100000100011100111100011010110101001110110100010100011001010001100100011000011 0111100000000000000000000000000000000000000000000000001110000001110110000111000    3 faults detected
test   34: 0100101101001110111110101011110001000011001100110101010101010010000000110011101111010110110 1000111010100011111001111011001110110000010101110010000000110011101111010110011    9 faults detected
test   35: 1001111001110111011100010000111110111100001111101101010101111000100001000000111111111111011 0100011000010000110110111100001111101101010101111000100001000000111111011111100    5 faults detected
test   36: 1010100000100011100110001001100011011010111011100000001110000101001000011000110101110100010 0000000110000001101100101010110101010100101110100101001000011000110100110111010    4 faults detected
test   37: 1011011010010011111011011001011001011110001011001110010101100010111111100101011001010010010 0010011100100001010001101110001011001001001101100001111110010101011000001111110    4 faults detected
test   38: 0000010000011011111011101000111111110011111000100100100111110111000111111011110110011010000 0010011100000000110111010011111000100010010111110100100111111011110110101111000    8 faults detected
test   39: 1010010110011010010011010111110101110110000001110010110010000111001010100110000010011001110 1010110100101000001001110000001000001010110010000100101011100110001010001111100    8 faults detected
test   40: 0011100001010010010110000000100000010101000100111111011000101101110001101111011110011001011 0110110110000000101110010101000010000111011100101111110000000011010110001111001    7 faults detected
test   41: 0111010111010110101001010111010011001000001100010110010101110100110011110010110001011101100 1000101111010111011100001000000110110110001101110100110011110010110001101101000   10 faults detected
test   42: 1110110000011011010010111101010100001001001111010111010010100001000101110111110111110110000 0000011101110101011000110000001111010000010010111000000110000000000010111111110    6 faults detected
test   43: 1011110000110110001010111110110001111010110001101110001000101000011000010100100000000000111 1110101010110110111111011010110000000001101100101010011001010100101001000000010    3 faults detected
test   44: 1110110010000000010101000000011110111011010110001010101101110001111111111010111001111001111 1111110000000000000000000011010000000000000000000000000111111000101000000111000    3 faults detected
test   45: 0101100100001110110010010111010000001101111111000111111100110001001010001011111101011111110 1000110010010111011000001011111111000111111100110001001010001011111101011111010    3 faults detected
test   46: 1000100111110010111001001101100010001111100101000010101001100011101111111001110111101011110 1011111001001101101010001000000101000010101001111000001110000001110110010111000    3 faults detected
test   47: 0000111001001100011011011110011101010010001001101101001110011010011000110111011100010001001 0101111000000000000000000010000000000000000000000000000000000010010000000111000    1 faults detected
test   48: 1100100111101110110110111011001001010000111010011100000001011010110001101011010011101100101 1100110110110011000111100000111101000010100101111010110001101011010011101110000    1 faults detected
test   49: 0111001111100110001000100101110010101110110110010000000110101001001100001011011000100100001 0100101000101011111101001110110011110100000110101001001101001011011001100000000    6 faults detected
test   50: 0110110110010001111100000101110100111100111100000101111100010001110001000011000011101010011 0111011000000000000000000000000000000000000000000000000110100001101010000111000    2 faults detected
test   51: 0101001111001110111100001100101110100101001110010001101001011110100000111000101010101000001 0110111000000100100010000000001111110101011001111101100000000000100011101000100    3 faults detected
test   52: 0101111010111011000100111010001000100011101001111011111010011001111101111011110000110111010 0000000100111010000000100011101001111011111010011001111101111011110000011111010    1 faults detected
test   53: 0000010100001010000010101000001001111110010010001001011110110100000000100001110011110010001 0110100101100000000001011000000010000101000001110110000001100001111010110111000    2 faults detected
test   54: 1100000010011111101101011001100001011001010010001011011011100111101010111100011010110011010 0010000001011001101001011001010010001011011011100100011010111100011011011000110    8 faults detected
test   55: 1011100110110111110000101101100111110110110011011100110010100011110001001001110101010001100 1010011000101101101011110000000001000100110001100000000001001001110101101100010    1 faults detected
test   56: 0110111010100100101100001000101011001011111010000110110000100010111101111011011111110010000 0001101000000000000000000011110000000000000000000000000110000110101100000111000    8 faults detected
test   57: 0101101111000111001101101100111011010110111111111000011100101111000001000100001101011101101 1100000101101100110100010001110111000000000010101100100001000100001101011101001    7 faults detected
test   58: 1100001100010000110101001011011100001100010001011111010001100110111001010001011101110000110 1001110000000000000000000000000000000000000000000000000000110011001010000111000    1 faults detected
test   59: 0011000101000111001010111010100011100010001110110001011110101010001110010100100000001110101 1100000010110010101011000010001110110101011110101010001110010100100001001000000    2 faults detected
test   60: 1011110011101010100011111011110001010010001111111100010100110100000011000011000000010100101 1100110011110011111111100110001111000010010010110100000011000011000000010111000    3 faults detected
test   61: 0111111111000010111100011101111010111010111110011111110111111110001001001111011100110001111 1111111100011101110101111000000111000111110000111100001000000011010100110111110    1 faults detected
test   62: 0000000110110010101010010011011111101111111101111001100100000100100001001111100111100000001 0110101101011111010011001000000110000101010010100110100000101111101110110111010    4 faults detected
test   63: 0111100010101110101110111010000001001101011100001000101111011111100111001110000111100110001 0100101010110010001111110101011100001100101111111111100111001110000111100111000    6 faults detected
test   64: 1011111101111010110111101100000100001001000000010010100011010111101010110101100110101001101 1110100111101100001000001000001000110010100011110100011010000001100110110111000    2 faults detected
test   65: 1101100001111011111000111000111100101000001100110111100011111000101000100010111101110010100 1010011110110000110100001000001110110000010011111010101000000010110100111111110    2 faults detected
test   66: 1011101111011011011010100111101010100011000100010100011000000100111101111110011100101100000 0000011101101000010101000011001010110010011000000100111100000010011100110111100    1 faults detected
test   67: 1110011001001111010011111011100100000111000101000000011100001100001110000100001010111100101 1100011011110011101000111111001010100100011100001100001110000100000011111000000    2 faults detected
test   68: 1101010000000110000001101000111101011011011000011100010100001000101101110011101011101010010 0010100001100000110101101011011000011010001100101010101101110011101011101010011    4 faults detected
test   69: 1000110010001100100000011111110110010101000111110001110110001000110001001010001000000010111 1111100000000000000000000101000000000000000000000000001000101000101000000111000    3 faults detected
test   70: 1001010011111111111011011011000001101100010001010011000100000010101001000110100111001101001 0100011100100011001111101100011000110011000100100010101001000110100111100110000    2 faults detected
test   71: 0100011111011110111010111111010011101110101000010001100101100011111011111011110010110111101 1100111010111111011011101110101000010001100101100011111011111011110011111000110    1 faults detected
test   72: 1000011001101110101110010100000100011010111111100001101011111000101100100001000101111101001 0100111110010100001000011010111111010001101011111000101100100001000101111110100    1 faults detected

End of test pattern generation.

	*******************************************************
	*                                                     *
	*          Welcome to atalanta (version 2.0)          *
	*                                                     *
	*               Dong S. Ha (ha@vt.edu)                *
	*            Web: http://www.ee.vt.edu/ha             *
	*  Virginia Polytechnic Institute & State University  *
	*                                                     *
	*******************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : 17_inputs
   Number of primary inputs                  : 91
   Number of primary outputs                 : 79
   Number of gates                           : 657
   Level of the circuit                      : 59

2. ATPG parameters
   Test pattern generation mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1399730425
   Test pattern compaction mode              : REVERSE + SHUFFLE 
   Limit of suffling compaction              : 2
   Number of shuffles                        : 10

3. Test pattern generation results
   Number of test patterns before compaction : 123
   Number of test patterns after compaction  : 72
   Fault coverage                            : 99.076 %
   Number of collapsed faults                : 1515
   Number of identified redundant faults     : 14
   Number of aborted faults                  : 0
   Total number of backtrackings             : 0

4. Memory used                               : 1024 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 0.000 secs
   Total                                     : 0.000 secs

* List of identified redundant faults:
G700->G298 /1
G298 /1
G296 /1
G696->G684 /0
G593->G594 /0
G425 /0
G406 /0
G393 /0
G374 /0
G343 /0
G101->G275 /0
G42->G275 /0
G332->G330 /1
G658->G660 /0
