# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../treshold_YCbCr.gen/sources_1/bd/hdmi_vga/ipshared/c2c6" \
"../../../../test.gen/sources_1/ip/LUT_1/sim/LUT.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/rgb2ycbcr.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/sim/rgb2ycbcr_0.v" \
"../../../../test.srcs/sources_1/imports/new/delay_line.v" \
"../../../../test.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../test.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../test.srcs/sources_1/imports/new/register.v" \
"../../../../test.srcs/sources_1/new/tresholding.v" \
"../../../../test.srcs/sources_1/new/vp.v" \
"../../../../test.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
