<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
defines: 
time_elapsed: 0.061s
ram usage: 10120 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p622.sv</a>
module sync_array (
	a1,
	a2,
	a3,
	a4,
	a5,
	a6,
	a7,
	b1,
	b2,
	b3,
	clk
);
	input a1;
	input a2;
	input a3;
	input a4;
	input a5;
	input a6;
	input a7;
	input clk;
	output b1;
	output b2;
	output b3;
	wire [1:7] mem [1:3];
	initial begin
		$readmemb(&#34;array.dat&#34;, mem);
		forever @(posedge clk)
			$async$and$array(mem, {a1, a2, a3, a4, a5, a6, a7}, {b1, b2, b3});
	end
endmodule
module pla;
	reg signed [31:0] rows = 4;
	reg signed [31:0] cols = 3;
	reg [1:cols] a;
	reg [1:cols] mem [1:rows];
	wire [1:rows] b;
	initial begin
		$async$and$plane(mem, a[1:3], b[1:4]);
		mem[1] = 3&#39;b10z;
		mem[2] = 3&#39;bzz1;
		mem[3] = 3&#39;b0z0;
		mem[4] = 3&#39;bzzz;
		#(10) a = 3&#39;b111;
		#(10)
			$displayb(a, &#34; -&gt; &#34;, b);
		#(10) a = 3&#39;b000;
		#(10)
			$displayb(a, &#34; -&gt; &#34;, b);
		#(10) a = 3&#39;bxxx;
		#(10)
			$displayb(a, &#34; -&gt; &#34;, b);
		#(10) a = 3&#39;b101;
		#(10)
			$displayb(a, &#34; -&gt; &#34;, b);
	end
endmodule

</pre>
</body>