m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/simulation/modelsim
Eoverview
Z1 w1509030238
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd
Z6 F//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd
l0
L4
V>[6E@7Q9NoECWfBmOGZ5V0
!s100 ih:m6Z=ehz3<ngmfB;9YF3
Z7 OV;C;10.5b;63
31
Z8 !s110 1509030391
!i10b 1
Z9 !s108 1509030391.000000
Z10 !s90 -reportprogress|300|-93|-work|work|//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd|
Z11 !s107 //Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
DEx4 work 8 overview 0 22 >[6E@7Q9NoECWfBmOGZ5V0
l43
L17
VkAke1UjAI=kUYLBiWGEeD0
!s100 FeQ^WbbUMRj0@XiN?JLUI3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eram
Z14 w1508844777
Z15 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5<ojH^WgP]^Vezi9c1
R3
R4
R0
Z16 8//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd
Z17 F//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd
l0
L43
Va2I?GFei0FfjHdCHiK1cB2
!s100 >;`iHIcoU=oGd3KMlQ5n72
R7
31
Z18 !s110 1509030392
!i10b 1
R9
Z19 !s90 -reportprogress|300|-93|-work|work|//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd|
Z20 !s107 //Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd|
!i113 1
R12
R13
Asyn
R15
R3
R4
DEx4 work 3 ram 0 22 a2I?GFei0FfjHdCHiK1cB2
l59
L55
VB_0Ooafh;:^MbcQ=7=@7?1
!s100 :43[3XCFR`b[Cz@>N:`FF3
R7
31
R18
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Etb_eca1_assignment1
Z21 w1509025569
Z22 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z23 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z24 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R4
R3
R2
R0
Z25 8/Documents/GitHub/Embedded_Computer_Architecture_Ex2/tb_ECA1_Assignment1.vhd
Z26 F/Documents/GitHub/Embedded_Computer_Architecture_Ex2/tb_ECA1_Assignment1.vhd
l0
L9
V1E@kDUW9H?S5O]DIc5[`d1
!s100 o6cTIo]P:EDehham7APnh1
R7
31
R18
!i10b 1
Z27 !s108 1509030392.000000
Z28 !s90 -reportprogress|300|-93|-work|work|/Documents/GitHub/Embedded_Computer_Architecture_Ex2/tb_ECA1_Assignment1.vhd|
Z29 !s107 /Documents/GitHub/Embedded_Computer_Architecture_Ex2/tb_ECA1_Assignment1.vhd|
!i113 1
R12
R13
Atb_eca1_assignment1_arch
R22
R23
R24
R4
R3
R2
DEx4 work 19 tb_eca1_assignment1 0 22 1E@kDUW9H?S5O]DIc5[`d1
l35
L12
VFcjO>KN1@UNhRTUEAQ28`2
!s100 eeRVif4ln<hOeKK=Wg]6a3
R7
31
R18
!i10b 1
R27
R28
R29
!i113 1
R12
R13
