INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:49:18 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.112 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.223 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.339 sec.
Command         ap_source done; 0.339 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.448 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.885 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.018 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 105.124 sec.
Command ap_source done; error code: 1; 108.183 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:55:41 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.052 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.217 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.33 sec.
Command         ap_source done; 0.331 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.434 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.77 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.83 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 36.869 sec.
Command ap_source done; error code: 1; 39.719 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:56:55 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.745 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.214 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.328 sec.
Command         ap_source done; 0.328 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.448 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.503 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.751 sec.
Command ap_source done; error code: 1; 11.267 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:57:25 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.778 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.215 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.326 sec.
Command         ap_source done; 0.327 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.428 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.508 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.574 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.215 sec.
Command ap_source done; error code: 1; 12.801 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:58:06 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.748 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.211 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.325 sec.
Command         ap_source done; 0.325 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.428 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.478 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.533 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.086 sec.
Command ap_source done; error code: 1; 11.632 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:59:05 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.803 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.216 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.329 sec.
Command         ap_source done; 0.329 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.429 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.529 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.583 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.067 sec.
Command ap_source done; error code: 1; 11.661 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 16:59:35 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.99 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.212 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.325 sec.
Command         ap_source done; 0.326 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.428 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.721 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.773 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.072 sec.
Command ap_source done; error code: 1; 12.858 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:02:03 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.814 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.213 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.326 sec.
Command         ap_source done; 0.326 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.52 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.578 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 24.702 sec.
Command ap_source done; error code: 1; 27.295 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:05:19 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.799 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.212 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.333 sec.
Command         ap_source done; 0.335 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.447 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.547 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.601 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/tb/cnn_tb.c 
Execute     is_xip E:/code/hls/3/tb/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.972 sec.
Command ap_source done; error code: 1; 12.584 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:07:33 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.835 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.214 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.335 sec.
Command         ap_source done; 0.335 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.441 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.576 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.64 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.919 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.996 sec.
Command ap_source done; 35.668 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:09:15 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.743 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.211 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.322 sec.
Command         ap_source done; 0.323 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.423 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.436 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.492 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.101 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.261 sec.
Command ap_source done; error code: 1; 16.767 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:10:26 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.186 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.211 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.341 sec.
Command         ap_source done; 0.341 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.443 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.9 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.978 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.132 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.514 sec.
Command ap_source done; error code: 1; 17.504 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:11:09 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.213 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.21 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.33 sec.
Command         ap_source done; 0.33 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.459 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.948 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.001 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.101 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.563 sec.
Command ap_source done; error code: 1; 16.576 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:11:47 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.75 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.212 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.323 sec.
Command         ap_source done; 0.324 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.427 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.449 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.503 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.103 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.947 sec.
Command ap_source done; error code: 1; 16.461 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:12:43 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.801 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.211 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.324 sec.
Command         ap_source done; 0.325 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.427 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.496 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.555 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Command     ap_part_info done; 0.111 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 0.915 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.879 sec.
Command ap_source done; 18.448 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:13:33 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.228 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.213 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.325 sec.
Command         ap_source done; 0.325 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.432 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.951 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.045 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.886 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.939 sec.
Command ap_source done; 19.997 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:14:09 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.751 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.219 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.339 sec.
Command         ap_source done; 0.339 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.442 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.478 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.534 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.177 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.005 sec.
Command ap_source done; 3.551 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:14:54 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.747 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.212 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.322 sec.
Command         ap_source done; 0.322 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.423 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.43 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.485 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.249 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.845 sec.
Command ap_source done; 16.343 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:15:31 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.737 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.214 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.325 sec.
Command         ap_source done; 0.326 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.426 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.432 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.488 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.114 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.559 sec.
Command ap_source done; error code: 1; 16.058 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:16:07 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.761 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.218 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.335 sec.
Command         ap_source done; 0.336 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.436 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.478 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.533 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.04 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.191 sec.
Command ap_source done; 17.737 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:17:49 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 1.845 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.219 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.336 sec.
Command         ap_source done; 0.336 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 2.699 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.756 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.443 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.496 sec.
Command ap_source done; 28.266 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:18:38 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.112 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.269 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.386 sec.
Command         ap_source done; 0.386 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.517 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 3.068 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.123 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.101 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.471 sec.
Command ap_source done; error code: 1; 17.606 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/3/cnn/solution1 opened at Thu Apr 06 17:19:53 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado/2019.1/common/technology/xilinx/qzynq/qzynq.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/qzynq/qzynq'.
Execute     set_part xq7z100rf900-2IL 
Execute       ap_part_info -name xq7z100rf900-2IL -data single -quiet 
Command       ap_part_info done; 2.559 sec.
Execute       ap_part_info -name xq7z100rf900-2IL -data info 
Execute       add_library xilinx/zynq/zynq:xq7z100:-rf900:-2IL 
Execute         get_default_platform 
Execute         license_isbetapart xq7z100 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.219 sec.
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.334 sec.
Command         ap_source done; 0.335 sec.
Execute         ap_part_info -data single -name xq7z100-rf900-2IL 
Execute         ap_part_info -name xq7z100-rf900-2IL -data resources 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute         ap_part_info -name xq7z100-rf900-2IL -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.437 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xq7z100-rf900-2IL'
Execute       ap_part_info -name xq7z100-rf900-2IL -data info 
Execute       get_default_platform 
Command     set_part done; 3.263 sec.
Execute     ap_part_info -data single -name xq7z100rf900-2IL 
Execute     ap_part_info -name xq7z100rf900-2IL -data resources 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -resource {SLICE 69350} {LUT 277400} {FF 554800} {DSP48E 2020} {BRAM 1510} {URAM 0} 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.332 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/3/cnn_tb.c 
Execute     is_xip E:/code/hls/3/cnn_tb.c 
Execute     is_encrypted E:/code/hls/3/tb/in.dat 
Execute     is_xip E:/code/hls/3/tb/in.dat 
Execute     is_encrypted E:/code/hls/3/tb/out.dat 
Execute     is_xip E:/code/hls/3/tb/out.dat 
Execute     is_encrypted E:/code/hls/3/lib/activ_fun.c 
Execute     is_xip E:/code/hls/3/lib/activ_fun.c 
Execute     is_encrypted E:/code/hls/3/cnn.c 
Execute     is_xip E:/code/hls/3/cnn.c 
Execute     is_encrypted E:/code/hls/3/lib/conv.c 
Execute     is_xip E:/code/hls/3/lib/conv.c 
Execute     is_encrypted E:/code/hls/3/lib/dense.c 
Execute     is_xip E:/code/hls/3/lib/dense.c 
Execute     is_encrypted E:/code/hls/3/lib/flat.c 
Execute     is_xip E:/code/hls/3/lib/flat.c 
Execute     is_encrypted E:/code/hls/3/lib/pool.c 
Execute     is_xip E:/code/hls/3/lib/pool.c 
Execute     is_encrypted E:/code/hls/3/lib/utils.c 
Execute     is_xip E:/code/hls/3/lib/utils.c 
Execute     ap_part_info -name xq7z100rf900-2IL -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 46.547 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 60.692 sec.
Command ap_source done; 64.036 sec.
Execute cleanup_all 
