module ltl2dba_alpha (
  input p,
  input q,
  output reg acc
);
  reg l0;
  reg l1;
  reg l2;
  initial begin
    l0 = 0;
    l1 = 0;
    l2 = 0;
  end
  assign acc = ((!l1) & (l2)) & (!((!((q) & (p))) & (!l0)));
  always @(posedge $global_clock) begin
    l0 <= !((!(((!l1) & (l2)) & (!((!((q) & (p))) & (!l0))))) & (!((!l2) & (((q) & (p)) & (!l0)))));
    l1 <= !((!(((!l1) & (!l2)) & (((q) & (p)) & (l0)))) & (!(((l1) & (!l2)) & (((q) & (p)) & (!l0)))));
    l2 <= !((!(((!l1) & (l2)) & (!((!((q) & (p))) & (!l0))))) & (!(((l1) & (!l2)) & (((q) & (p)) & (l0)))));
  end
endmodule