

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_s'
================================================================
* Date:           Thu Jul 11 13:34:27 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %layer15_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer10_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_5, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 4 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.40ns)   --->   "%layer10_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer10_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'read' 'layer10_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i48 %layer10_out_read" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 6 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln85, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 7 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.82ns)   --->   "%add_ln42 = add i23 %y, i23 88064" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 8 'add' 'add_ln42' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i23 @_ssdm_op_PartSelect.i23.i48.i32.i32, i48 %layer10_out_read, i32 8, i32 30" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 10 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.82ns)   --->   "%add_ln42_47 = add i23 %trunc_ln5, i23 8160256" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 11 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_47, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 12 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = partselect i23 @_ssdm_op_PartSelect.i23.i48.i32.i32, i48 %layer10_out_read, i32 24, i32 46" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 13 'partselect' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%add_ln42_48 = add i23 %trunc_ln85_1, i23 8179200" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 14 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln41_42 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln42_48, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 15 'partselect' 'trunc_ln41_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i15.i15.i15, i15 %trunc_ln41_42, i15 %trunc_ln41_s, i15 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 16 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.40ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i45P0A, i45 %layer15_out, i45 %p_0" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 17 'write' 'write_ln46' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 18 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specresourcelimit_ln22 (specresourcelimit) [ 00]
layer10_out_read       (read             ) [ 00]
trunc_ln85             (trunc            ) [ 00]
y                      (bitconcatenate   ) [ 00]
add_ln42               (add              ) [ 00]
trunc_ln               (partselect       ) [ 00]
trunc_ln5              (partselect       ) [ 00]
add_ln42_47            (add              ) [ 00]
trunc_ln41_s           (partselect       ) [ 00]
trunc_ln85_1           (partselect       ) [ 00]
add_ln42_48            (add              ) [ 00]
trunc_ln41_42          (partselect       ) [ 00]
p_0                    (bitconcatenate   ) [ 00]
write_ln46             (write            ) [ 00]
ret_ln48               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer10_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer15_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i15.i15.i15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i45P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="layer10_out_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="48" slack="0"/>
<pin id="52" dir="0" index="1" bw="48" slack="0"/>
<pin id="53" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer10_out_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln46_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="45" slack="0"/>
<pin id="59" dir="0" index="2" bw="45" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="trunc_ln85_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="48" slack="0"/>
<pin id="65" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="y_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="23" slack="0"/>
<pin id="69" dir="0" index="1" bw="15" slack="0"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln42_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="23" slack="0"/>
<pin id="77" dir="0" index="1" bw="18" slack="0"/>
<pin id="78" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="trunc_ln_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="23" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="0" index="3" bw="6" slack="0"/>
<pin id="86" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln5_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="23" slack="0"/>
<pin id="93" dir="0" index="1" bw="48" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="0" index="3" bw="6" slack="0"/>
<pin id="96" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln42_47_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="23" slack="0"/>
<pin id="103" dir="0" index="1" bw="19" slack="0"/>
<pin id="104" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_47/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln41_s_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="23" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_s/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln85_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="23" slack="0"/>
<pin id="119" dir="0" index="1" bw="48" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln85_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln42_48_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="23" slack="0"/>
<pin id="129" dir="0" index="1" bw="19" slack="0"/>
<pin id="130" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_48/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln41_42_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="0"/>
<pin id="135" dir="0" index="1" bw="23" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_42/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_0_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="45" slack="0"/>
<pin id="145" dir="0" index="1" bw="15" slack="0"/>
<pin id="146" dir="0" index="2" bw="15" slack="0"/>
<pin id="147" dir="0" index="3" bw="15" slack="0"/>
<pin id="148" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="50" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="75" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="50" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="105"><net_src comp="91" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="50" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="133" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="81" pin="4"/><net_sink comp="143" pin=3"/></net>

<net id="153"><net_src comp="143" pin="4"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer15_out | {1 }
 - Input state : 
	Port: normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15> : layer10_out | {1 }
  - Chain level:
	State 1
		y : 1
		add_ln42 : 2
		trunc_ln : 3
		add_ln42_47 : 1
		trunc_ln41_s : 2
		add_ln42_48 : 1
		trunc_ln41_42 : 2
		p_0 : 4
		write_ln46 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        add_ln42_fu_75       |    0    |    30   |
|    add   |      add_ln42_47_fu_101     |    0    |    30   |
|          |      add_ln42_48_fu_127     |    0    |    30   |
|----------|-----------------------------|---------|---------|
|   read   | layer10_out_read_read_fu_50 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln46_write_fu_56   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       trunc_ln85_fu_63      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|           y_fu_67           |    0    |    0    |
|          |          p_0_fu_143         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        trunc_ln_fu_81       |    0    |    0    |
|          |       trunc_ln5_fu_91       |    0    |    0    |
|partselect|     trunc_ln41_s_fu_107     |    0    |    0    |
|          |     trunc_ln85_1_fu_117     |    0    |    0    |
|          |     trunc_ln41_42_fu_133    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    90   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   90   |
+-----------+--------+--------+
