#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x648acf27e570 .scope module, "tb_processor" "tb_processor" 2 3;
 .timescale -9 -12;
v0x648acf2e66c0_0 .var "clock", 0 0;
v0x648acf2e6780_0 .net "error_flag", 0 0, v0x648acf2e10c0_0;  1 drivers
v0x648acf2e6840_0 .var "reset", 0 0;
v0x648acf2e68e0_0 .net "zero_flag", 0 0, v0x648acf2e12b0_0;  1 drivers
S_0x648acf27e700 .scope module, "uut" "processor" 2 12, 3 5 0, S_0x648acf27e570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zero_flag";
    .port_info 3 /OUTPUT 1 "error_flag";
v0x648acf2e6000_0 .net "clock", 0 0, v0x648acf2e66c0_0;  1 drivers
v0x648acf2e60c0_0 .net "error_flag", 0 0, v0x648acf2e10c0_0;  alias, 1 drivers
v0x648acf2e61d0_0 .net "mem_signal_write", 0 0, v0x648acf293c70_0;  1 drivers
v0x648acf2e62c0_0 .net "opcode", 3 0, L_0x648acf2e6c50;  1 drivers
v0x648acf2e63b0_0 .net "reg_signal_write", 0 0, v0x648acf2b4660_0;  1 drivers
v0x648acf2e64f0_0 .net "reset", 0 0, v0x648acf2e6840_0;  1 drivers
v0x648acf2e6590_0 .net "zero_flag", 0 0, v0x648acf2e12b0_0;  alias, 1 drivers
S_0x648acf27e890 .scope module, "CONTROL" "controller" 3 25, 4 3 0, S_0x648acf27e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "mem_signal_write";
    .port_info 2 /OUTPUT 1 "reg_signal_write";
P_0x648acf244c40 .param/l "addsub_inst" 0 4 14, C4<101>;
P_0x648acf244c80 .param/l "andor_inst" 0 4 11, C4<010>;
P_0x648acf244cc0 .param/l "div_inst" 0 4 15, C4<110>;
P_0x648acf244d00 .param/l "mem_data_inst" 0 4 9, C4<000>;
P_0x648acf244d40 .param/l "notxor_inst" 0 4 12, C4<011>;
P_0x648acf244d80 .param/l "reg_data_inst" 0 4 10, C4<001>;
P_0x648acf244dc0 .param/l "shift_inst" 0 4 13, C4<100>;
v0x648acf293c70_0 .var "mem_signal_write", 0 0;
v0x648acf2b4240_0 .net "opcode", 3 0, L_0x648acf2e6c50;  alias, 1 drivers
v0x648acf2b4660_0 .var "reg_signal_write", 0 0;
E_0x648acf266af0 .event edge, v0x648acf2b4240_0;
S_0x648acf2df6d0 .scope module, "DATA" "datapath" 3 15, 5 6 0, S_0x648acf27e700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_signal_write";
    .port_info 3 /INPUT 1 "reg_signal_write";
    .port_info 4 /OUTPUT 4 "opcode";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "error_flag";
P_0x648acf2df8b0 .param/l "addsub_inst" 0 5 21, C4<101>;
P_0x648acf2df8f0 .param/l "andor_inst" 0 5 18, C4<010>;
P_0x648acf2df930 .param/l "arith_add" 0 5 32, C4<1000>;
P_0x648acf2df970 .param/l "arith_div" 0 5 34, C4<1010>;
P_0x648acf2df9b0 .param/l "arith_sub" 0 5 33, C4<1001>;
P_0x648acf2df9f0 .param/l "bit_and" 0 5 24, C4<0000>;
P_0x648acf2dfa30 .param/l "bit_not" 0 5 27, C4<0011>;
P_0x648acf2dfa70 .param/l "bit_or" 0 5 25, C4<0001>;
P_0x648acf2dfab0 .param/l "bit_xor" 0 5 26, C4<0010>;
P_0x648acf2dfaf0 .param/l "div_inst" 0 5 22, C4<110>;
P_0x648acf2dfb30 .param/l "mem_data_inst" 0 5 16, C4<000>;
P_0x648acf2dfb70 .param/l "notxor_inst" 0 5 19, C4<011>;
P_0x648acf2dfbb0 .param/l "reg_data_inst" 0 5 17, C4<001>;
P_0x648acf2dfbf0 .param/l "shift_ari_left" 0 5 29, C4<0101>;
P_0x648acf2dfc30 .param/l "shift_ari_right" 0 5 31, C4<0111>;
P_0x648acf2dfc70 .param/l "shift_inst" 0 5 20, C4<100>;
P_0x648acf2dfcb0 .param/l "shift_log_left" 0 5 28, C4<0100>;
P_0x648acf2dfcf0 .param/l "shift_log_right" 0 5 30, C4<0110>;
v0x648acf2e3b10_0 .var "EX_MEM_alu_res", 15 0;
v0x648acf2e3c10_0 .var "EX_MEM_mem_data_write", 15 0;
v0x648acf2e3d00_0 .var "EX_MEM_mem_signal_write", 0 0;
v0x648acf2e3e00_0 .var "EX_MEM_reg_addr_write", 3 0;
v0x648acf2e3ea0_0 .var "EX_MEM_reg_data_write", 15 0;
v0x648acf2e3f60_0 .var "ID_EX_alu_op1", 15 0;
v0x648acf2e4020_0 .var "ID_EX_alu_op2", 15 0;
v0x648acf2e40f0_0 .var "ID_EX_operation", 3 0;
v0x648acf2e41c0_0 .var "ID_EX_reg_addr_read1", 3 0;
v0x648acf2e4310_0 .var "ID_EX_reg_addr_read2", 3 0;
v0x648acf2e43f0_0 .var "ID_EX_reg_addr_write", 3 0;
v0x648acf2e44d0_0 .var "ID_EX_reg_data_read1", 15 0;
v0x648acf2e45b0_0 .var "ID_EX_reg_data_read2", 15 0;
v0x648acf2e4690_0 .var "ID_EX_reg_data_write", 15 0;
v0x648acf2e4770_0 .var "IF_ID_instruction", 15 0;
v0x648acf2e4850_0 .var "IF_ID_program_counter", 7 0;
v0x648acf2e4930_0 .var "MEM_WB_reg_addr_write", 3 0;
v0x648acf2e4a20_0 .var "MEM_WB_reg_data_write", 15 0;
v0x648acf2e4af0_0 .var "MEM_WB_reg_signal_write", 0 0;
v0x648acf2e4bc0_0 .var "alu_op1", 15 0;
v0x648acf2e4c60_0 .var "alu_op2", 15 0;
v0x648acf2e4d40_0 .net "alu_res", 15 0, v0x648acf2b3b50_0;  1 drivers
v0x648acf2e4e30_0 .net "clock", 0 0, v0x648acf2e66c0_0;  alias, 1 drivers
v0x648acf2e4ed0_0 .net "error_flag", 0 0, v0x648acf2e10c0_0;  alias, 1 drivers
v0x648acf2e4f70_0 .net "instruction", 15 0, L_0x648acf2b4540;  1 drivers
v0x648acf2e5040_0 .var "mem_addr_rw", 7 0;
v0x648acf2e5110_0 .net "mem_data_read", 15 0, L_0x648acf2f6fe0;  1 drivers
v0x648acf2e51e0_0 .var "mem_data_write", 15 0;
v0x648acf2e5280_0 .net "mem_signal_write", 0 0, v0x648acf293c70_0;  alias, 1 drivers
v0x648acf2e5350_0 .net "opcode", 3 0, L_0x648acf2e6c50;  alias, 1 drivers
v0x648acf2e5420_0 .var "operation", 3 0;
v0x648acf2e54e0_0 .var "program_counter", 7 0;
v0x648acf2e55d0_0 .var "reg_addr_read1", 3 0;
v0x648acf2e58b0_0 .var "reg_addr_read2", 3 0;
v0x648acf2e5980_0 .var "reg_addr_write", 3 0;
v0x648acf2e5a40_0 .net "reg_data_read1", 15 0, L_0x648acf2bfb20;  1 drivers
v0x648acf2e5b30_0 .net "reg_data_read2", 15 0, L_0x648acf2c0730;  1 drivers
v0x648acf2e5c00_0 .var "reg_data_write", 15 0;
v0x648acf2e5cc0_0 .net "reg_signal_write", 0 0, v0x648acf2b4660_0;  alias, 1 drivers
v0x648acf2e5d90_0 .net "reset", 0 0, v0x648acf2e6840_0;  alias, 1 drivers
v0x648acf2e5e30_0 .net "zero_flag", 0 0, v0x648acf2e12b0_0;  alias, 1 drivers
E_0x648acf2c3cf0/0 .event edge, v0x648acf2b4240_0, v0x648acf2e2650_0, v0x648acf2e1ec0_0, v0x648acf2e35f0_0;
E_0x648acf2c3cf0/1 .event edge, v0x648acf2e36d0_0, v0x648acf2b3b50_0;
E_0x648acf2c3cf0 .event/or E_0x648acf2c3cf0/0, E_0x648acf2c3cf0/1;
L_0x648acf2e6c50 .part L_0x648acf2b4540, 12, 4;
S_0x648acf2e0610 .scope module, "ALU" "arithmetic_logical_unit" 5 219, 6 3 0, S_0x648acf2df6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 16 "alu_op1";
    .port_info 2 /INPUT 16 "alu_op2";
    .port_info 3 /OUTPUT 16 "alu_res";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "error_flag";
P_0x648acf2e0810 .param/l "arith_add" 0 6 20, C4<1000>;
P_0x648acf2e0850 .param/l "arith_div" 0 6 22, C4<1010>;
P_0x648acf2e0890 .param/l "arith_sub" 0 6 21, C4<1001>;
P_0x648acf2e08d0 .param/l "bit_and" 0 6 12, C4<0000>;
P_0x648acf2e0910 .param/l "bit_not" 0 6 15, C4<0011>;
P_0x648acf2e0950 .param/l "bit_or" 0 6 13, C4<0001>;
P_0x648acf2e0990 .param/l "bit_xor" 0 6 14, C4<0010>;
P_0x648acf2e09d0 .param/l "shift_ari_left" 0 6 17, C4<0101>;
P_0x648acf2e0a10 .param/l "shift_ari_right" 0 6 19, C4<0111>;
P_0x648acf2e0a50 .param/l "shift_log_left" 0 6 16, C4<0100>;
P_0x648acf2e0a90 .param/l "shift_log_right" 0 6 18, C4<0110>;
v0x648acf2bfc40_0 .net "alu_op1", 15 0, v0x648acf2e3f60_0;  1 drivers
v0x648acf2c0850_0 .net "alu_op2", 15 0, v0x648acf2e4020_0;  1 drivers
v0x648acf2b3b50_0 .var "alu_res", 15 0;
v0x648acf2e10c0_0 .var "error_flag", 0 0;
v0x648acf2e1180_0 .net "operation", 3 0, v0x648acf2e40f0_0;  1 drivers
v0x648acf2e12b0_0 .var "zero_flag", 0 0;
E_0x648acf2c3d30 .event edge, v0x648acf2e1180_0, v0x648acf2bfc40_0, v0x648acf2c0850_0, v0x648acf2b3b50_0;
S_0x648acf2e1430 .scope module, "DM" "data_memory" 5 238, 7 15 0, S_0x648acf2df6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "mem_signal_write";
    .port_info 2 /INPUT 8 "mem_addr_rw";
    .port_info 3 /INPUT 16 "mem_data_write";
    .port_info 4 /OUTPUT 16 "mem_data_read";
L_0x648acf2bf400 .functor NOT 1, v0x648acf2e3d00_0, C4<0>, C4<0>, C4<0>;
v0x648acf2e16d0_0 .net *"_ivl_0", 0 0, L_0x648acf2bf400;  1 drivers
v0x648acf2e17d0_0 .net *"_ivl_2", 15 0, L_0x648acf2e6d80;  1 drivers
v0x648acf2e18b0_0 .net *"_ivl_4", 9 0, L_0x648acf2e6e40;  1 drivers
L_0x77c7c2956060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648acf2e1970_0 .net *"_ivl_7", 1 0, L_0x77c7c2956060;  1 drivers
L_0x77c7c29560a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x648acf2e1a50_0 .net *"_ivl_8", 15 0, L_0x77c7c29560a8;  1 drivers
v0x648acf2e1b80_0 .net "clock", 0 0, v0x648acf2e66c0_0;  alias, 1 drivers
v0x648acf2e1c40 .array "data_memory", 255 0, 15 0;
v0x648acf2e1d00_0 .var/i "i", 31 0;
v0x648acf2e1de0_0 .net "mem_addr_rw", 7 0, v0x648acf2e5040_0;  1 drivers
v0x648acf2e1ec0_0 .net "mem_data_read", 15 0, L_0x648acf2f6fe0;  alias, 1 drivers
v0x648acf2e1fa0_0 .net "mem_data_write", 15 0, v0x648acf2e3c10_0;  1 drivers
v0x648acf2e2080_0 .net "mem_signal_write", 0 0, v0x648acf2e3d00_0;  1 drivers
E_0x648acf2c3cb0 .event posedge, v0x648acf2e1b80_0;
L_0x648acf2e6d80 .array/port v0x648acf2e1c40, L_0x648acf2e6e40;
L_0x648acf2e6e40 .concat [ 8 2 0 0], v0x648acf2e5040_0, L_0x77c7c2956060;
L_0x648acf2f6fe0 .functor MUXZ 16, L_0x77c7c29560a8, L_0x648acf2e6d80, L_0x648acf2bf400, C4<>;
S_0x648acf2e21e0 .scope module, "IM" "instr_memory" 5 92, 7 3 0, S_0x648acf2df6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "program_counter";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x648acf2b4540 .functor BUFZ 16, L_0x648acf2e6980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x648acf2e23b0_0 .net *"_ivl_0", 15 0, L_0x648acf2e6980;  1 drivers
v0x648acf2e24b0_0 .net *"_ivl_2", 9 0, L_0x648acf2e6a20;  1 drivers
L_0x77c7c2956018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648acf2e2590_0 .net *"_ivl_5", 1 0, L_0x77c7c2956018;  1 drivers
v0x648acf2e2650_0 .net "instruction", 15 0, L_0x648acf2b4540;  alias, 1 drivers
v0x648acf2e2730 .array "instruction_memory", 255 0, 15 0;
v0x648acf2e2840_0 .net "program_counter", 7 0, v0x648acf2e54e0_0;  1 drivers
L_0x648acf2e6980 .array/port v0x648acf2e2730, L_0x648acf2e6a20;
L_0x648acf2e6a20 .concat [ 8 2 0 0], v0x648acf2e54e0_0, L_0x77c7c2956018;
S_0x648acf2e2980 .scope module, "RF" "register_file" 5 259, 7 37 0, S_0x648acf2df6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reg_signal_write";
    .port_info 2 /INPUT 4 "reg_addr_write";
    .port_info 3 /INPUT 4 "reg_addr_read1";
    .port_info 4 /INPUT 4 "reg_addr_read2";
    .port_info 5 /INPUT 16 "reg_data_write";
    .port_info 6 /OUTPUT 16 "reg_data_read1";
    .port_info 7 /OUTPUT 16 "reg_data_read2";
L_0x648acf2bfb20 .functor BUFZ 16, L_0x648acf2f71c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x648acf2c0730 .functor BUFZ 16, L_0x648acf2f7490, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x648acf2e2c80_0 .net *"_ivl_0", 15 0, L_0x648acf2f71c0;  1 drivers
v0x648acf2e2d60_0 .net *"_ivl_10", 5 0, L_0x648acf2f7530;  1 drivers
L_0x77c7c2956138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648acf2e2e40_0 .net *"_ivl_13", 1 0, L_0x77c7c2956138;  1 drivers
v0x648acf2e2f00_0 .net *"_ivl_2", 5 0, L_0x648acf2f7260;  1 drivers
L_0x77c7c29560f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648acf2e2fe0_0 .net *"_ivl_5", 1 0, L_0x77c7c29560f0;  1 drivers
v0x648acf2e3110_0 .net *"_ivl_8", 15 0, L_0x648acf2f7490;  1 drivers
v0x648acf2e31f0_0 .net "clock", 0 0, v0x648acf2e66c0_0;  alias, 1 drivers
v0x648acf2e3290_0 .var/i "i", 31 0;
v0x648acf2e3350_0 .net "reg_addr_read1", 3 0, v0x648acf2e55d0_0;  1 drivers
v0x648acf2e3430_0 .net "reg_addr_read2", 3 0, v0x648acf2e58b0_0;  1 drivers
v0x648acf2e3510_0 .net "reg_addr_write", 3 0, v0x648acf2e4930_0;  1 drivers
v0x648acf2e35f0_0 .net "reg_data_read1", 15 0, L_0x648acf2bfb20;  alias, 1 drivers
v0x648acf2e36d0_0 .net "reg_data_read2", 15 0, L_0x648acf2c0730;  alias, 1 drivers
v0x648acf2e37b0_0 .net "reg_data_write", 15 0, v0x648acf2e4a20_0;  1 drivers
v0x648acf2e3890_0 .net "reg_signal_write", 0 0, v0x648acf2e4af0_0;  1 drivers
v0x648acf2e3950 .array "register_file", 15 0, 15 0;
L_0x648acf2f71c0 .array/port v0x648acf2e3950, L_0x648acf2f7260;
L_0x648acf2f7260 .concat [ 4 2 0 0], v0x648acf2e55d0_0, L_0x77c7c29560f0;
L_0x648acf2f7490 .array/port v0x648acf2e3950, L_0x648acf2f7530;
L_0x648acf2f7530 .concat [ 4 2 0 0], v0x648acf2e58b0_0, L_0x77c7c2956138;
    .scope S_0x648acf2e0610;
T_0 ;
    %wait E_0x648acf2c3d30;
    %load/vec4 v0x648acf2e1180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %and;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %sub;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %div;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x648acf2bfc40_0;
    %inv;
    %load/vec4 v0x648acf2c0850_0;
    %add;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x648acf2bfc40_0;
    %ix/getv 4, v0x648acf2c0850_0;
    %shiftl 4;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x648acf2bfc40_0;
    %ix/getv 4, v0x648acf2c0850_0;
    %shiftl 4;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x648acf2bfc40_0;
    %ix/getv 4, v0x648acf2c0850_0;
    %shiftr 4;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x648acf2bfc40_0;
    %ix/getv 4, v0x648acf2c0850_0;
    %shiftr 4;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %add;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %sub;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x648acf2c0850_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 65535, 65535, 16;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x648acf2bfc40_0;
    %load/vec4 v0x648acf2c0850_0;
    %div;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x648acf2b3b50_0, 0, 16;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v0x648acf2b3b50_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x648acf2e12b0_0, 0, 1;
    %load/vec4 v0x648acf2b3b50_0;
    %cmpi/e 65535, 65535, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0x648acf2e10c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x648acf2e1430;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x648acf2e1d00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x648acf2e1d00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x648acf2e1d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x648acf2e1c40, 0, 4;
    %load/vec4 v0x648acf2e1d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x648acf2e1d00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x648acf2e1430;
T_2 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e2080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x648acf2e1fa0_0;
    %load/vec4 v0x648acf2e1de0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x648acf2e1c40, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x648acf2e2980;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x648acf2e3290_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x648acf2e3290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x648acf2e3290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x648acf2e3950, 0, 4;
    %load/vec4 v0x648acf2e3290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x648acf2e3290_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x648acf2e2980;
T_4 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x648acf2e37b0_0;
    %load/vec4 v0x648acf2e3510_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x648acf2e3950, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x648acf2df6d0;
T_5 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x648acf2e54e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x648acf2e54e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x648acf2e54e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x648acf2df6d0;
T_6 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e4f70_0;
    %assign/vec4 v0x648acf2e4770_0, 0;
    %load/vec4 v0x648acf2e54e0_0;
    %assign/vec4 v0x648acf2e4850_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x648acf2df6d0;
T_7 ;
    %wait E_0x648acf2c3cf0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x648acf2e5040_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x648acf2e58b0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e51e0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x648acf2e5040_0, 0, 8;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e5110_0;
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e51e0_0, 0, 16;
T_7.9 ;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
T_7.11 ;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x648acf2e58b0_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %load/vec4 v0x648acf2e5b30_0;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e4d40_0;
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.16 ;
T_7.13 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x648acf2e58b0_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %load/vec4 v0x648acf2e5b30_0;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e4d40_0;
    %store/vec4 v0x648acf2e5c00_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.24 ;
T_7.21 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x648acf2e58b0_0, 0, 4;
    %load/vec4 v0x648acf2e5b30_0;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.30, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.32 ;
T_7.31 ;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.36, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.38, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
T_7.38 ;
T_7.37 ;
T_7.34 ;
T_7.29 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x648acf2e58b0_0, 0, 4;
    %load/vec4 v0x648acf2e5b30_0;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.42, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.44 ;
T_7.43 ;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.48, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %jmp T_7.49;
T_7.48 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.50, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
T_7.50 ;
T_7.49 ;
T_7.46 ;
T_7.41 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x648acf2e5980_0, 0, 4;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x648acf2e55d0_0, 0, 4;
    %load/vec4 v0x648acf2e5a40_0;
    %store/vec4 v0x648acf2e4bc0_0, 0, 16;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x648acf2e4c60_0, 0, 16;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.52, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.55;
T_7.54 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.55 ;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v0x648acf2e4f70_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.56, 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.58, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
    %jmp T_7.59;
T_7.58 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x648acf2e5420_0, 0, 4;
T_7.59 ;
T_7.56 ;
T_7.53 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x648acf2df6d0;
T_8 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e5980_0;
    %assign/vec4 v0x648acf2e43f0_0, 0;
    %load/vec4 v0x648acf2e55d0_0;
    %assign/vec4 v0x648acf2e41c0_0, 0;
    %load/vec4 v0x648acf2e58b0_0;
    %assign/vec4 v0x648acf2e4310_0, 0;
    %load/vec4 v0x648acf2e5420_0;
    %assign/vec4 v0x648acf2e40f0_0, 0;
    %load/vec4 v0x648acf2e5c00_0;
    %assign/vec4 v0x648acf2e4690_0, 0;
    %load/vec4 v0x648acf2e5a40_0;
    %assign/vec4 v0x648acf2e44d0_0, 0;
    %load/vec4 v0x648acf2e5b30_0;
    %assign/vec4 v0x648acf2e45b0_0, 0;
    %load/vec4 v0x648acf2e4bc0_0;
    %assign/vec4 v0x648acf2e3f60_0, 0;
    %load/vec4 v0x648acf2e4c60_0;
    %assign/vec4 v0x648acf2e4020_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x648acf2df6d0;
T_9 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e5280_0;
    %assign/vec4 v0x648acf2e3d00_0, 0;
    %load/vec4 v0x648acf2e51e0_0;
    %assign/vec4 v0x648acf2e3c10_0, 0;
    %load/vec4 v0x648acf2e43f0_0;
    %assign/vec4 v0x648acf2e3e00_0, 0;
    %load/vec4 v0x648acf2e4690_0;
    %assign/vec4 v0x648acf2e3ea0_0, 0;
    %load/vec4 v0x648acf2e4d40_0;
    %assign/vec4 v0x648acf2e3b10_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x648acf2df6d0;
T_10 ;
    %wait E_0x648acf2c3cb0;
    %load/vec4 v0x648acf2e3e00_0;
    %assign/vec4 v0x648acf2e4930_0, 0;
    %load/vec4 v0x648acf2e5cc0_0;
    %assign/vec4 v0x648acf2e4af0_0, 0;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x648acf2e5350_0;
    %parti/s 3, 1, 2;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x648acf2e3ea0_0;
    %assign/vec4 v0x648acf2e4a20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x648acf2e3b10_0;
    %assign/vec4 v0x648acf2e4a20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x648acf27e890;
T_11 ;
    %wait E_0x648acf266af0;
    %load/vec4 v0x648acf2b4240_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x648acf2b4240_0;
    %parti/s 1, 0, 2;
    %inv;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %load/vec4 v0x648acf2b4240_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x648acf2b4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648acf293c70_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x648acf27e570;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x648acf2e66c0_0;
    %inv;
    %store/vec4 v0x648acf2e66c0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x648acf27e570;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648acf2e66c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648acf2e6840_0, 0, 1;
    %vpi_call 2 29 "$dumpfile", "xyz.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %vpi_call 2 32 "$display", "Starting the simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648acf2e6840_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648acf2e6840_0, 0, 1;
    %vpi_call 2 40 "$readmemb", "output.bin", v0x648acf2e2730 {0 0 0};
    %vpi_call 2 49 "$display", "Simulation Finished." {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x648acf27e570;
T_14 ;
    %vpi_call 2 55 "$monitor", "Time = %0t, Zero Flag = %b, Error Flag = %b", $time, v0x648acf2e68e0_0, v0x648acf2e6780_0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_processor.v";
    "processor.v";
    "./controller.v";
    "./datapath.v";
    "./alu.v";
    "./memories.v";
