///Register `VCTR55` reader
pub type R = crate::R<VCTR55rs>;
///Register `VCTR55` writer
pub type W = crate::W<VCTR55rs>;
///Field `B1760` reader - B1760
pub type B1760_R = crate::BitReader;
///Field `B1760` writer - B1760
pub type B1760_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1761` reader - B1761
pub type B1761_R = crate::BitReader;
///Field `B1761` writer - B1761
pub type B1761_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1762` reader - B1762
pub type B1762_R = crate::BitReader;
///Field `B1762` writer - B1762
pub type B1762_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1763` reader - B1763
pub type B1763_R = crate::BitReader;
///Field `B1763` writer - B1763
pub type B1763_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1764` reader - B1764
pub type B1764_R = crate::BitReader;
///Field `B1764` writer - B1764
pub type B1764_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1765` reader - B1765
pub type B1765_R = crate::BitReader;
///Field `B1765` writer - B1765
pub type B1765_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1766` reader - B1766
pub type B1766_R = crate::BitReader;
///Field `B1766` writer - B1766
pub type B1766_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1767` reader - B1767
pub type B1767_R = crate::BitReader;
///Field `B1767` writer - B1767
pub type B1767_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1768` reader - B1768
pub type B1768_R = crate::BitReader;
///Field `B1768` writer - B1768
pub type B1768_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1769` reader - B1769
pub type B1769_R = crate::BitReader;
///Field `B1769` writer - B1769
pub type B1769_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1770` reader - B1770
pub type B1770_R = crate::BitReader;
///Field `B1770` writer - B1770
pub type B1770_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1771` reader - B1771
pub type B1771_R = crate::BitReader;
///Field `B1771` writer - B1771
pub type B1771_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1772` reader - B1772
pub type B1772_R = crate::BitReader;
///Field `B1772` writer - B1772
pub type B1772_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1773` reader - B1773
pub type B1773_R = crate::BitReader;
///Field `B1773` writer - B1773
pub type B1773_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1774` reader - B1774
pub type B1774_R = crate::BitReader;
///Field `B1774` writer - B1774
pub type B1774_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1775` reader - B1775
pub type B1775_R = crate::BitReader;
///Field `B1775` writer - B1775
pub type B1775_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1776` reader - B1776
pub type B1776_R = crate::BitReader;
///Field `B1776` writer - B1776
pub type B1776_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1777` reader - B1777
pub type B1777_R = crate::BitReader;
///Field `B1777` writer - B1777
pub type B1777_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1778` reader - B1778
pub type B1778_R = crate::BitReader;
///Field `B1778` writer - B1778
pub type B1778_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1779` reader - B1779
pub type B1779_R = crate::BitReader;
///Field `B1779` writer - B1779
pub type B1779_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1780` reader - B1780
pub type B1780_R = crate::BitReader;
///Field `B1780` writer - B1780
pub type B1780_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1781` reader - B1781
pub type B1781_R = crate::BitReader;
///Field `B1781` writer - B1781
pub type B1781_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1782` reader - B1782
pub type B1782_R = crate::BitReader;
///Field `B1782` writer - B1782
pub type B1782_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1783` reader - B1783
pub type B1783_R = crate::BitReader;
///Field `B1783` writer - B1783
pub type B1783_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1784` reader - B1784
pub type B1784_R = crate::BitReader;
///Field `B1784` writer - B1784
pub type B1784_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1785` reader - B1785
pub type B1785_R = crate::BitReader;
///Field `B1785` writer - B1785
pub type B1785_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1786` reader - B1786
pub type B1786_R = crate::BitReader;
///Field `B1786` writer - B1786
pub type B1786_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1787` reader - B1787
pub type B1787_R = crate::BitReader;
///Field `B1787` writer - B1787
pub type B1787_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1788` reader - B1788
pub type B1788_R = crate::BitReader;
///Field `B1788` writer - B1788
pub type B1788_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1789` reader - B1789
pub type B1789_R = crate::BitReader;
///Field `B1789` writer - B1789
pub type B1789_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1790` reader - B1790
pub type B1790_R = crate::BitReader;
///Field `B1790` writer - B1790
pub type B1790_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1791` reader - B1791
pub type B1791_R = crate::BitReader;
///Field `B1791` writer - B1791
pub type B1791_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1760
    #[inline(always)]
    pub fn b1760(&self) -> B1760_R {
        B1760_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1761
    #[inline(always)]
    pub fn b1761(&self) -> B1761_R {
        B1761_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1762
    #[inline(always)]
    pub fn b1762(&self) -> B1762_R {
        B1762_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1763
    #[inline(always)]
    pub fn b1763(&self) -> B1763_R {
        B1763_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1764
    #[inline(always)]
    pub fn b1764(&self) -> B1764_R {
        B1764_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1765
    #[inline(always)]
    pub fn b1765(&self) -> B1765_R {
        B1765_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1766
    #[inline(always)]
    pub fn b1766(&self) -> B1766_R {
        B1766_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1767
    #[inline(always)]
    pub fn b1767(&self) -> B1767_R {
        B1767_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1768
    #[inline(always)]
    pub fn b1768(&self) -> B1768_R {
        B1768_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1769
    #[inline(always)]
    pub fn b1769(&self) -> B1769_R {
        B1769_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1770
    #[inline(always)]
    pub fn b1770(&self) -> B1770_R {
        B1770_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1771
    #[inline(always)]
    pub fn b1771(&self) -> B1771_R {
        B1771_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1772
    #[inline(always)]
    pub fn b1772(&self) -> B1772_R {
        B1772_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1773
    #[inline(always)]
    pub fn b1773(&self) -> B1773_R {
        B1773_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1774
    #[inline(always)]
    pub fn b1774(&self) -> B1774_R {
        B1774_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1775
    #[inline(always)]
    pub fn b1775(&self) -> B1775_R {
        B1775_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1776
    #[inline(always)]
    pub fn b1776(&self) -> B1776_R {
        B1776_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1777
    #[inline(always)]
    pub fn b1777(&self) -> B1777_R {
        B1777_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1778
    #[inline(always)]
    pub fn b1778(&self) -> B1778_R {
        B1778_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1779
    #[inline(always)]
    pub fn b1779(&self) -> B1779_R {
        B1779_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1780
    #[inline(always)]
    pub fn b1780(&self) -> B1780_R {
        B1780_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1781
    #[inline(always)]
    pub fn b1781(&self) -> B1781_R {
        B1781_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1782
    #[inline(always)]
    pub fn b1782(&self) -> B1782_R {
        B1782_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1783
    #[inline(always)]
    pub fn b1783(&self) -> B1783_R {
        B1783_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1784
    #[inline(always)]
    pub fn b1784(&self) -> B1784_R {
        B1784_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1785
    #[inline(always)]
    pub fn b1785(&self) -> B1785_R {
        B1785_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1786
    #[inline(always)]
    pub fn b1786(&self) -> B1786_R {
        B1786_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1787
    #[inline(always)]
    pub fn b1787(&self) -> B1787_R {
        B1787_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1788
    #[inline(always)]
    pub fn b1788(&self) -> B1788_R {
        B1788_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1789
    #[inline(always)]
    pub fn b1789(&self) -> B1789_R {
        B1789_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1790
    #[inline(always)]
    pub fn b1790(&self) -> B1790_R {
        B1790_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1791
    #[inline(always)]
    pub fn b1791(&self) -> B1791_R {
        B1791_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR55")
            .field("b1760", &self.b1760())
            .field("b1761", &self.b1761())
            .field("b1762", &self.b1762())
            .field("b1763", &self.b1763())
            .field("b1764", &self.b1764())
            .field("b1765", &self.b1765())
            .field("b1766", &self.b1766())
            .field("b1767", &self.b1767())
            .field("b1768", &self.b1768())
            .field("b1769", &self.b1769())
            .field("b1770", &self.b1770())
            .field("b1771", &self.b1771())
            .field("b1772", &self.b1772())
            .field("b1773", &self.b1773())
            .field("b1774", &self.b1774())
            .field("b1775", &self.b1775())
            .field("b1776", &self.b1776())
            .field("b1777", &self.b1777())
            .field("b1778", &self.b1778())
            .field("b1779", &self.b1779())
            .field("b1780", &self.b1780())
            .field("b1781", &self.b1781())
            .field("b1782", &self.b1782())
            .field("b1783", &self.b1783())
            .field("b1784", &self.b1784())
            .field("b1785", &self.b1785())
            .field("b1786", &self.b1786())
            .field("b1787", &self.b1787())
            .field("b1788", &self.b1788())
            .field("b1789", &self.b1789())
            .field("b1790", &self.b1790())
            .field("b1791", &self.b1791())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1760
    #[inline(always)]
    pub fn b1760(&mut self) -> B1760_W<'_, VCTR55rs> {
        B1760_W::new(self, 0)
    }
    ///Bit 1 - B1761
    #[inline(always)]
    pub fn b1761(&mut self) -> B1761_W<'_, VCTR55rs> {
        B1761_W::new(self, 1)
    }
    ///Bit 2 - B1762
    #[inline(always)]
    pub fn b1762(&mut self) -> B1762_W<'_, VCTR55rs> {
        B1762_W::new(self, 2)
    }
    ///Bit 3 - B1763
    #[inline(always)]
    pub fn b1763(&mut self) -> B1763_W<'_, VCTR55rs> {
        B1763_W::new(self, 3)
    }
    ///Bit 4 - B1764
    #[inline(always)]
    pub fn b1764(&mut self) -> B1764_W<'_, VCTR55rs> {
        B1764_W::new(self, 4)
    }
    ///Bit 5 - B1765
    #[inline(always)]
    pub fn b1765(&mut self) -> B1765_W<'_, VCTR55rs> {
        B1765_W::new(self, 5)
    }
    ///Bit 6 - B1766
    #[inline(always)]
    pub fn b1766(&mut self) -> B1766_W<'_, VCTR55rs> {
        B1766_W::new(self, 6)
    }
    ///Bit 7 - B1767
    #[inline(always)]
    pub fn b1767(&mut self) -> B1767_W<'_, VCTR55rs> {
        B1767_W::new(self, 7)
    }
    ///Bit 8 - B1768
    #[inline(always)]
    pub fn b1768(&mut self) -> B1768_W<'_, VCTR55rs> {
        B1768_W::new(self, 8)
    }
    ///Bit 9 - B1769
    #[inline(always)]
    pub fn b1769(&mut self) -> B1769_W<'_, VCTR55rs> {
        B1769_W::new(self, 9)
    }
    ///Bit 10 - B1770
    #[inline(always)]
    pub fn b1770(&mut self) -> B1770_W<'_, VCTR55rs> {
        B1770_W::new(self, 10)
    }
    ///Bit 11 - B1771
    #[inline(always)]
    pub fn b1771(&mut self) -> B1771_W<'_, VCTR55rs> {
        B1771_W::new(self, 11)
    }
    ///Bit 12 - B1772
    #[inline(always)]
    pub fn b1772(&mut self) -> B1772_W<'_, VCTR55rs> {
        B1772_W::new(self, 12)
    }
    ///Bit 13 - B1773
    #[inline(always)]
    pub fn b1773(&mut self) -> B1773_W<'_, VCTR55rs> {
        B1773_W::new(self, 13)
    }
    ///Bit 14 - B1774
    #[inline(always)]
    pub fn b1774(&mut self) -> B1774_W<'_, VCTR55rs> {
        B1774_W::new(self, 14)
    }
    ///Bit 15 - B1775
    #[inline(always)]
    pub fn b1775(&mut self) -> B1775_W<'_, VCTR55rs> {
        B1775_W::new(self, 15)
    }
    ///Bit 16 - B1776
    #[inline(always)]
    pub fn b1776(&mut self) -> B1776_W<'_, VCTR55rs> {
        B1776_W::new(self, 16)
    }
    ///Bit 17 - B1777
    #[inline(always)]
    pub fn b1777(&mut self) -> B1777_W<'_, VCTR55rs> {
        B1777_W::new(self, 17)
    }
    ///Bit 18 - B1778
    #[inline(always)]
    pub fn b1778(&mut self) -> B1778_W<'_, VCTR55rs> {
        B1778_W::new(self, 18)
    }
    ///Bit 19 - B1779
    #[inline(always)]
    pub fn b1779(&mut self) -> B1779_W<'_, VCTR55rs> {
        B1779_W::new(self, 19)
    }
    ///Bit 20 - B1780
    #[inline(always)]
    pub fn b1780(&mut self) -> B1780_W<'_, VCTR55rs> {
        B1780_W::new(self, 20)
    }
    ///Bit 21 - B1781
    #[inline(always)]
    pub fn b1781(&mut self) -> B1781_W<'_, VCTR55rs> {
        B1781_W::new(self, 21)
    }
    ///Bit 22 - B1782
    #[inline(always)]
    pub fn b1782(&mut self) -> B1782_W<'_, VCTR55rs> {
        B1782_W::new(self, 22)
    }
    ///Bit 23 - B1783
    #[inline(always)]
    pub fn b1783(&mut self) -> B1783_W<'_, VCTR55rs> {
        B1783_W::new(self, 23)
    }
    ///Bit 24 - B1784
    #[inline(always)]
    pub fn b1784(&mut self) -> B1784_W<'_, VCTR55rs> {
        B1784_W::new(self, 24)
    }
    ///Bit 25 - B1785
    #[inline(always)]
    pub fn b1785(&mut self) -> B1785_W<'_, VCTR55rs> {
        B1785_W::new(self, 25)
    }
    ///Bit 26 - B1786
    #[inline(always)]
    pub fn b1786(&mut self) -> B1786_W<'_, VCTR55rs> {
        B1786_W::new(self, 26)
    }
    ///Bit 27 - B1787
    #[inline(always)]
    pub fn b1787(&mut self) -> B1787_W<'_, VCTR55rs> {
        B1787_W::new(self, 27)
    }
    ///Bit 28 - B1788
    #[inline(always)]
    pub fn b1788(&mut self) -> B1788_W<'_, VCTR55rs> {
        B1788_W::new(self, 28)
    }
    ///Bit 29 - B1789
    #[inline(always)]
    pub fn b1789(&mut self) -> B1789_W<'_, VCTR55rs> {
        B1789_W::new(self, 29)
    }
    ///Bit 30 - B1790
    #[inline(always)]
    pub fn b1790(&mut self) -> B1790_W<'_, VCTR55rs> {
        B1790_W::new(self, 30)
    }
    ///Bit 31 - B1791
    #[inline(always)]
    pub fn b1791(&mut self) -> B1791_W<'_, VCTR55rs> {
        B1791_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr55::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr55::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB2:VCTR55)*/
pub struct VCTR55rs;
impl crate::RegisterSpec for VCTR55rs {
    type Ux = u32;
}
///`read()` method returns [`vctr55::R`](R) reader structure
impl crate::Readable for VCTR55rs {}
///`write(|w| ..)` method takes [`vctr55::W`](W) writer structure
impl crate::Writable for VCTR55rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR55 to value 0xffff_ffff
impl crate::Resettable for VCTR55rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
