set SynModuleInfo {
  {SRCNAME histogram_Pipeline_loop_0 MODELNAME histogram_Pipeline_loop_0 RTLNAME histogram_histogram_Pipeline_loop_0
    SUBMODULES {
      {MODELNAME histogram_flow_control_loop_pipe_sequential_init RTLNAME histogram_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME histogram_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME histogram_Pipeline_loop_1 MODELNAME histogram_Pipeline_loop_1 RTLNAME histogram_histogram_Pipeline_loop_1}
  {SRCNAME histogram_Pipeline_loop_2 MODELNAME histogram_Pipeline_loop_2 RTLNAME histogram_histogram_Pipeline_loop_2}
  {SRCNAME histogram_Pipeline_loop_3 MODELNAME histogram_Pipeline_loop_3 RTLNAME histogram_histogram_Pipeline_loop_3}
  {SRCNAME histogram_Pipeline_loop_4 MODELNAME histogram_Pipeline_loop_4 RTLNAME histogram_histogram_Pipeline_loop_4}
  {SRCNAME histogram_Pipeline_loop_5 MODELNAME histogram_Pipeline_loop_5 RTLNAME histogram_histogram_Pipeline_loop_5}
  {SRCNAME histogram_Pipeline_loop_6 MODELNAME histogram_Pipeline_loop_6 RTLNAME histogram_histogram_Pipeline_loop_6}
  {SRCNAME histogram_Pipeline_loop_7 MODELNAME histogram_Pipeline_loop_7 RTLNAME histogram_histogram_Pipeline_loop_7}
  {SRCNAME histogram_Pipeline_loop_8 MODELNAME histogram_Pipeline_loop_8 RTLNAME histogram_histogram_Pipeline_loop_8}
  {SRCNAME histogram MODELNAME histogram RTLNAME histogram IS_TOP 1}
}
