TimeQuest Timing Analyzer report for lr3
Fri Dec 04 19:30:35 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_50'
 12. Slow Model Setup: 'key[1]'
 13. Slow Model Setup: 'key[2]'
 14. Slow Model Hold: 'clock_50'
 15. Slow Model Hold: 'key[1]'
 16. Slow Model Hold: 'key[2]'
 17. Slow Model Minimum Pulse Width: 'clock_50'
 18. Slow Model Minimum Pulse Width: 'key[1]'
 19. Slow Model Minimum Pulse Width: 'key[2]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock_50'
 30. Fast Model Setup: 'key[1]'
 31. Fast Model Setup: 'key[2]'
 32. Fast Model Hold: 'clock_50'
 33. Fast Model Hold: 'key[1]'
 34. Fast Model Hold: 'key[2]'
 35. Fast Model Minimum Pulse Width: 'clock_50'
 36. Fast Model Minimum Pulse Width: 'key[1]'
 37. Fast Model Minimum Pulse Width: 'key[2]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lr3                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clock_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50 } ;
; key[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { key[1] }   ;
; key[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { key[2] }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 260.76 MHz ; 260.01 MHz      ; clock_50   ; limit due to high minimum pulse width violation (tch) ;
; 408.16 MHz ; 408.16 MHz      ; key[1]     ;                                                       ;
; 421.59 MHz ; 421.59 MHz      ; key[2]     ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock_50 ; -2.835 ; -108.290      ;
; key[1]   ; -1.450 ; -5.866        ;
; key[2]   ; -1.372 ; -5.722        ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock_50 ; 0.611 ; 0.000         ;
; key[1]   ; 0.815 ; 0.000         ;
; key[2]   ; 0.816 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clock_50 ; -1.423 ; -194.450           ;
; key[1]   ; -1.222 ; -8.222             ;
; key[2]   ; -1.222 ; -8.222             ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_50'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.835 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.857      ;
; -2.832 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.854      ;
; -2.831 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.853      ;
; -2.831 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.853      ;
; -2.763 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|overflow                                                       ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.785      ;
; -2.762 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[6]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.784      ;
; -2.666 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[5]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.664 ; add_sub_clock:add_sub1|add_sub_reg                                                                             ; add_sub_clock:add_sub1|result[4]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.700      ;
; -2.394 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.416      ;
; -2.394 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.416      ;
; -2.391 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.413      ;
; -2.391 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.413      ;
; -2.390 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.412      ;
; -2.390 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.412      ;
; -2.390 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.412      ;
; -2.390 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.412      ;
; -2.371 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.393      ;
; -2.368 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.390      ;
; -2.367 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.389      ;
; -2.367 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.389      ;
; -2.322 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|overflow                                                       ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.344      ;
; -2.322 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|overflow                                                       ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.344      ;
; -2.321 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[6]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.343      ;
; -2.321 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[6]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.343      ;
; -2.299 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|overflow                                                       ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.321      ;
; -2.298 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[6]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.320      ;
; -2.245 ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.267      ;
; -2.242 ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.264      ;
; -2.241 ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.263      ;
; -2.241 ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.263      ;
; -2.225 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[5]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.261      ;
; -2.225 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[5]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.261      ;
; -2.223 ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; add_sub_clock:add_sub1|result[4]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.259      ;
; -2.223 ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; add_sub_clock:add_sub1|result[4]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.259      ;
; -2.214 ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; add_sub_clock:add_sub1|result[2]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.236      ;
; -2.211 ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; add_sub_clock:add_sub1|result[3]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.233      ;
; -2.210 ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; add_sub_clock:add_sub1|result[1]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.232      ;
; -2.210 ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; add_sub_clock:add_sub1|result[0]                                                      ; clock_50     ; clock_50    ; 1.000        ; -0.014     ; 3.232      ;
; -2.202 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[5]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.238      ;
; -2.200 ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; add_sub_clock:add_sub1|result[4]                                                      ; clock_50     ; clock_50    ; 1.000        ; 0.000      ; 3.236      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.026     ; 3.103      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'key[1]'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.450 ; count:count2|int_data[0] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.486      ;
; -1.354 ; count:count2|int_data[1] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.390      ;
; -1.238 ; count:count2|int_data[0] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.274      ;
; -1.172 ; count:count2|int_data[2] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.208      ;
; -1.165 ; count:count2|int_data[0] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.201      ;
; -1.142 ; count:count2|int_data[1] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.178      ;
; -1.110 ; count:count2|int_data[3] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.146      ;
; -1.077 ; count:count2|int_data[4] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.113      ;
; -1.069 ; count:count2|int_data[1] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.105      ;
; -0.985 ; count:count2|int_data[5] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 2.021      ;
; -0.960 ; count:count2|int_data[2] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.996      ;
; -0.902 ; count:count2|int_data[6] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.938      ;
; -0.899 ; count:count2|int_data[2] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.935      ;
; -0.898 ; count:count2|int_data[3] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.934      ;
; -0.865 ; count:count2|int_data[4] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.901      ;
; -0.768 ; count:count2|int_data[0] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.804      ;
; -0.697 ; count:count2|int_data[0] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.733      ;
; -0.672 ; count:count2|int_data[1] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.708      ;
; -0.660 ; count:count2|int_data[6] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.696      ;
; -0.657 ; count:count2|int_data[6] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.693      ;
; -0.625 ; count:count2|int_data[5] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.661      ;
; -0.601 ; count:count2|int_data[1] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.637      ;
; -0.492 ; count:count2|int_data[3] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.528      ;
; -0.490 ; count:count2|int_data[2] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.526      ;
; -0.467 ; count:count2|int_data[0] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.503      ;
; -0.428 ; count:count2|int_data[3] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.464      ;
; -0.419 ; count:count2|int_data[2] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.455      ;
; -0.383 ; count:count2|int_data[5] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.419      ;
; -0.319 ; count:count2|int_data[4] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.355      ;
; -0.081 ; count:count2|int_data[0] ; count:count2|int_data[0] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.117      ;
; -0.080 ; count:count2|int_data[4] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.116      ;
; -0.055 ; count:count2|int_data[1] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.091      ;
; -0.045 ; count:count2|int_data[3] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.081      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'key[2]'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.372 ; count:count1|int_data[0] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.408      ;
; -1.301 ; count:count1|int_data[0] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.337      ;
; -1.296 ; count:count1|int_data[1] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.332      ;
; -1.225 ; count:count1|int_data[1] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.261      ;
; -1.213 ; count:count1|int_data[2] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.249      ;
; -1.142 ; count:count1|int_data[2] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.178      ;
; -1.081 ; count:count1|int_data[3] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.117      ;
; -1.056 ; count:count1|int_data[0] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.092      ;
; -1.010 ; count:count1|int_data[3] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.046      ;
; -0.980 ; count:count1|int_data[1] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.016      ;
; -0.967 ; count:count1|int_data[4] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 2.003      ;
; -0.915 ; count:count1|int_data[2] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.951      ;
; -0.896 ; count:count1|int_data[4] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.932      ;
; -0.832 ; count:count1|int_data[5] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.868      ;
; -0.763 ; count:count1|int_data[0] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.799      ;
; -0.740 ; count:count1|int_data[6] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.776      ;
; -0.692 ; count:count1|int_data[0] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.728      ;
; -0.687 ; count:count1|int_data[1] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.723      ;
; -0.616 ; count:count1|int_data[1] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.652      ;
; -0.604 ; count:count1|int_data[2] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.640      ;
; -0.598 ; count:count1|int_data[3] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.634      ;
; -0.591 ; count:count1|int_data[5] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.627      ;
; -0.533 ; count:count1|int_data[2] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.569      ;
; -0.497 ; count:count1|int_data[6] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.533      ;
; -0.497 ; count:count1|int_data[6] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.533      ;
; -0.472 ; count:count1|int_data[3] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.508      ;
; -0.468 ; count:count1|int_data[5] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.504      ;
; -0.462 ; count:count1|int_data[0] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.498      ;
; -0.191 ; count:count1|int_data[4] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.227      ;
; -0.086 ; count:count1|int_data[3] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.122      ;
; -0.076 ; count:count1|int_data[0] ; count:count1|int_data[0] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.112      ;
; -0.071 ; count:count1|int_data[1] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.107      ;
; -0.046 ; count:count1|int_data[4] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.082      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_50'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.611 ; count:count2|int_data[5]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.975      ;
; 0.612 ; count:count2|int_data[1]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.976      ;
; 0.613 ; count:count2|int_data[6]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.977      ;
; 0.613 ; count:count2|int_data[4]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.977      ;
; 0.617 ; count:count2|int_data[4]                                                              ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 0.956      ;
; 0.618 ; count:count2|int_data[1]                                                              ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 0.957      ;
; 0.620 ; count:count2|int_data[5]                                                              ; add_sub_clock:add_sub1|datab_reg[5]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.620 ; count:count2|int_data[6]                                                              ; add_sub_clock:add_sub1|datab_reg[6]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.622 ; count:count2|int_data[3]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.986      ;
; 0.623 ; count:count2|int_data[2]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 0.987      ;
; 0.637 ; count:count1|int_data[6]                                                              ; add_sub_clock:add_sub1|dataa_reg[6]                                                                            ; key[2]       ; clock_50    ; 0.000        ; 0.082      ; 0.985      ;
; 0.751 ; count:count2|int_data[2]                                                              ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 1.090      ;
; 0.766 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 0.998      ;
; 0.767 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 0.999      ;
; 0.768 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.000      ;
; 0.768 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.000      ;
; 0.768 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.000      ;
; 0.769 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.001      ;
; 0.769 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.001      ;
; 0.804 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.036      ;
; 0.807 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder2_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.039      ;
; 0.808 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.040      ;
; 0.808 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.040      ;
; 0.810 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.042      ;
; 0.811 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.038      ;
; 0.811 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder3_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.038      ;
; 0.811 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.043      ;
; 0.812 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder1_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.044      ;
; 0.815 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.047      ;
; 0.817 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.049      ;
; 0.818 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.050      ;
; 0.818 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder1_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.050      ;
; 0.818 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.050      ;
; 0.819 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.046      ;
; 0.819 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.051      ;
; 0.819 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.051      ;
; 0.823 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.050      ;
; 0.823 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.050      ;
; 0.824 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.051      ;
; 0.824 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.051      ;
; 0.867 ; count:count2|int_data[0]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; key[1]       ; clock_50    ; 0.000        ; 0.130      ; 1.231      ;
; 0.870 ; count:count1|int_data[3]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.243      ;
; 0.875 ; count:count1|int_data[6]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.248      ;
; 0.880 ; count:count1|int_data[4]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.253      ;
; 0.884 ; count:count1|int_data[0]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.257      ;
; 0.887 ; count:count1|int_data[5]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.260      ;
; 0.890 ; count:count1|int_data[1]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.263      ;
; 0.899 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.131      ;
; 0.899 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.131      ;
; 0.899 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.131      ;
; 0.899 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.131      ;
; 0.900 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.132      ;
; 0.901 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.133      ;
; 0.901 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.133      ;
; 0.902 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.134      ;
; 0.904 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.136      ;
; 0.904 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.136      ;
; 0.904 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.136      ;
; 0.904 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.136      ;
; 0.905 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.137      ;
; 0.905 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.137      ;
; 0.905 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.137      ;
; 0.906 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.133      ;
; 0.906 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.133      ;
; 0.906 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.133      ;
; 0.907 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.139      ;
; 0.907 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.139      ;
; 0.907 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.134      ;
; 0.907 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.134      ;
; 0.908 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.140      ;
; 0.909 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.141      ;
; 0.909 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.141      ;
; 0.909 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.136      ;
; 0.910 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.142      ;
; 0.914 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.039     ; 1.141      ;
; 0.957 ; count:count1|int_data[2]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; key[2]       ; clock_50    ; 0.000        ; 0.139      ; 1.330      ;
; 0.991 ; add_sub_clock:add_sub1|add_sub_reg                                                    ; add_sub_clock:add_sub1|result[4]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.993 ; add_sub_clock:add_sub1|add_sub_reg                                                    ; add_sub_clock:add_sub1|result[5]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.000      ; 1.259      ;
; 0.997 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.229      ;
; 0.999 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.231      ;
; 0.999 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.231      ;
; 1.001 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.233      ;
; 1.002 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.234      ;
; 1.002 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.234      ;
; 1.003 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.034     ; 1.235      ;
; 1.016 ; count:count2|int_data[0]                                                              ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 1.355      ;
; 1.017 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; decoder:decoder3_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.030     ; 1.253      ;
; 1.019 ; count:count2|int_data[3]                                                              ; add_sub_clock:add_sub1|datab_reg[3]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.073      ; 1.358      ;
; 1.020 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder1_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.255      ;
; 1.021 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder1_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.256      ;
; 1.026 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.261      ;
; 1.027 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder3_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.030     ; 1.263      ;
; 1.027 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.262      ;
; 1.028 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.263      ;
; 1.029 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.264      ;
; 1.031 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.031     ; 1.266      ;
; 1.035 ; count:count1|int_data[3]                                                              ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; key[2]       ; clock_50    ; 0.000        ; 0.078      ; 1.379      ;
; 1.036 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder3_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.030     ; 1.272      ;
; 1.037 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder3_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.030     ; 1.273      ;
; 1.038 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder3_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.030     ; 1.274      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'key[1]'                                                                                                         ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.815 ; count:count2|int_data[3] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.081      ;
; 0.825 ; count:count2|int_data[1] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.091      ;
; 0.850 ; count:count2|int_data[4] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; count:count2|int_data[0] ; count:count2|int_data[0] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.117      ;
; 1.086 ; count:count2|int_data[4] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.352      ;
; 1.089 ; count:count2|int_data[4] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.355      ;
; 1.150 ; count:count2|int_data[5] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.416      ;
; 1.153 ; count:count2|int_data[5] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.419      ;
; 1.189 ; count:count2|int_data[2] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.198 ; count:count2|int_data[3] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.464      ;
; 1.231 ; count:count2|int_data[5] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.497      ;
; 1.236 ; count:count2|int_data[3] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.502      ;
; 1.237 ; count:count2|int_data[0] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.503      ;
; 1.259 ; count:count2|int_data[3] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; count:count2|int_data[2] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.262 ; count:count2|int_data[3] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.528      ;
; 1.295 ; count:count2|int_data[6] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.561      ;
; 1.331 ; count:count2|int_data[4] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.597      ;
; 1.345 ; count:count2|int_data[2] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.611      ;
; 1.358 ; count:count2|int_data[0] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.624      ;
; 1.361 ; count:count2|int_data[0] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.627      ;
; 1.371 ; count:count2|int_data[1] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.637      ;
; 1.374 ; count:count2|int_data[1] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.640      ;
; 1.397 ; count:count2|int_data[1] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.663      ;
; 1.400 ; count:count2|int_data[1] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.666      ;
; 1.430 ; count:count2|int_data[6] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.696      ;
; 1.442 ; count:count2|int_data[1] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.708      ;
; 1.467 ; count:count2|int_data[0] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.733      ;
; 1.538 ; count:count2|int_data[0] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.804      ;
; 1.603 ; count:count2|int_data[0] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.869      ;
; 1.643 ; count:count2|int_data[2] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.909      ;
; 1.666 ; count:count2|int_data[2] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.932      ;
; 1.672 ; count:count2|int_data[6] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 1.938      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'key[2]'                                                                                                         ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.816 ; count:count1|int_data[4] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.082      ;
; 0.841 ; count:count1|int_data[1] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.107      ;
; 0.846 ; count:count1|int_data[0] ; count:count1|int_data[0] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.112      ;
; 0.856 ; count:count1|int_data[3] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.122      ;
; 0.961 ; count:count1|int_data[4] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.227      ;
; 0.961 ; count:count1|int_data[4] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.227      ;
; 1.204 ; count:count1|int_data[4] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.470      ;
; 1.216 ; count:count1|int_data[1] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.482      ;
; 1.216 ; count:count1|int_data[1] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.482      ;
; 1.232 ; count:count1|int_data[0] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.498      ;
; 1.238 ; count:count1|int_data[5] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.504      ;
; 1.238 ; count:count1|int_data[5] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.504      ;
; 1.242 ; count:count1|int_data[3] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.508      ;
; 1.245 ; count:count1|int_data[6] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.511      ;
; 1.267 ; count:count1|int_data[6] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.533      ;
; 1.267 ; count:count1|int_data[6] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.533      ;
; 1.267 ; count:count1|int_data[1] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.533      ;
; 1.277 ; count:count1|int_data[0] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.543      ;
; 1.277 ; count:count1|int_data[0] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.543      ;
; 1.303 ; count:count1|int_data[2] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.569      ;
; 1.351 ; count:count1|int_data[2] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.617      ;
; 1.368 ; count:count1|int_data[3] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.634      ;
; 1.368 ; count:count1|int_data[3] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.634      ;
; 1.374 ; count:count1|int_data[2] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.640      ;
; 1.386 ; count:count1|int_data[1] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.652      ;
; 1.419 ; count:count1|int_data[3] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.685      ;
; 1.457 ; count:count1|int_data[1] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.723      ;
; 1.462 ; count:count1|int_data[0] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.728      ;
; 1.481 ; count:count1|int_data[5] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.747      ;
; 1.520 ; count:count1|int_data[0] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.786      ;
; 1.533 ; count:count1|int_data[0] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.799      ;
; 1.685 ; count:count1|int_data[2] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 1.951      ;
; 1.736 ; count:count1|int_data[2] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 2.002      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|add_sub_reg                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|add_sub_reg                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'key[1]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; key[1] ; Rise       ; key[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[6]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clkctrl|outclk        ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'key[2]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; key[2] ; Rise       ; key[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[6]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clkctrl|outclk        ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sw[*]     ; clock_50   ; 0.798 ; 0.798 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; 0.798 ; 0.798 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sw[*]     ; clock_50   ; -0.568 ; -0.568 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; -0.568 ; -0.568 ; Rise       ; clock_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 7.244 ; 7.244 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 7.237 ; 7.237 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 7.244 ; 7.244 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 6.942 ; 6.942 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 7.243 ; 7.243 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 6.968 ; 6.968 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 6.986 ; 6.986 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 6.906 ; 6.906 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 7.026 ; 7.026 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 6.682 ; 6.682 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 6.993 ; 6.993 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 6.701 ; 6.701 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 7.026 ; 7.026 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 7.022 ; 7.022 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 6.959 ; 6.959 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 6.985 ; 6.985 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 6.730 ; 6.730 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 7.030 ; 7.030 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 6.722 ; 6.722 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 6.744 ; 6.744 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 6.817 ; 6.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 6.751 ; 6.751 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 7.059 ; 7.059 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 7.059 ; 7.059 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 7.000 ; 7.000 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 7.008 ; 7.008 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 7.048 ; 7.048 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 7.031 ; 7.031 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 7.018 ; 7.018 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 7.035 ; 7.035 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 7.505 ; 7.505 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 7.029 ; 7.029 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 7.041 ; 7.041 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 7.285 ; 7.285 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 7.505 ; 7.505 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 7.254 ; 7.254 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 7.250 ; 7.250 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 7.933 ; 7.933 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 7.408 ; 7.408 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 7.884 ; 7.884 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 7.933 ; 7.933 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 7.866 ; 7.866 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 7.861 ; 7.861 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 7.914 ; 7.914 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 7.893 ; 7.893 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 6.906 ; 6.906 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 7.237 ; 7.237 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 7.244 ; 7.244 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 6.942 ; 6.942 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 7.243 ; 7.243 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 6.968 ; 6.968 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 6.986 ; 6.986 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 6.906 ; 6.906 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 6.682 ; 6.682 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 6.682 ; 6.682 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 6.993 ; 6.993 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 6.701 ; 6.701 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 7.026 ; 7.026 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 7.022 ; 7.022 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 6.959 ; 6.959 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 6.985 ; 6.985 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 6.722 ; 6.722 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 6.730 ; 6.730 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 7.030 ; 7.030 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 6.722 ; 6.722 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 6.744 ; 6.744 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 6.817 ; 6.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 6.751 ; 6.751 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 7.000 ; 7.000 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 7.059 ; 7.059 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 7.000 ; 7.000 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 7.008 ; 7.008 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 7.048 ; 7.048 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 7.031 ; 7.031 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 7.018 ; 7.018 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 7.035 ; 7.035 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 7.029 ; 7.029 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 7.029 ; 7.029 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 7.041 ; 7.041 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 7.285 ; 7.285 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 7.505 ; 7.505 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 7.254 ; 7.254 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 7.250 ; 7.250 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 7.408 ; 7.408 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 7.408 ; 7.408 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 7.884 ; 7.884 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 7.933 ; 7.933 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 7.866 ; 7.866 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 7.861 ; 7.861 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 7.914 ; 7.914 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 7.893 ; 7.893 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock_50 ; -0.979 ; -31.410       ;
; key[1]   ; -0.121 ; -0.124        ;
; key[2]   ; -0.080 ; -0.113        ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock_50 ; 0.213 ; 0.000         ;
; key[1]   ; 0.364 ; 0.000         ;
; key[2]   ; 0.365 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clock_50 ; -1.423 ; -194.450           ;
; key[1]   ; -1.222 ; -8.222             ;
; key[2]   ; -1.222 ; -8.222             ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_50'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; clock_50     ; clock_50    ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'key[1]'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.121 ; count:count2|int_data[0] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.153      ;
; -0.076 ; count:count2|int_data[1] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.108      ;
; -0.003 ; count:count2|int_data[0] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.035      ;
; 0.021  ; count:count2|int_data[0] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.011      ;
; 0.027  ; count:count2|int_data[2] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 1.005      ;
; 0.042  ; count:count2|int_data[1] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.990      ;
; 0.058  ; count:count2|int_data[3] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.974      ;
; 0.066  ; count:count2|int_data[1] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.966      ;
; 0.076  ; count:count2|int_data[4] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.956      ;
; 0.113  ; count:count2|int_data[6] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.919      ;
; 0.115  ; count:count2|int_data[5] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.917      ;
; 0.124  ; count:count2|int_data[2] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.908      ;
; 0.126  ; count:count2|int_data[2] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.906      ;
; 0.176  ; count:count2|int_data[3] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.856      ;
; 0.194  ; count:count2|int_data[4] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.838      ;
; 0.199  ; count:count2|int_data[0] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.833      ;
; 0.230  ; count:count2|int_data[6] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.802      ;
; 0.232  ; count:count2|int_data[6] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.800      ;
; 0.234  ; count:count2|int_data[0] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.798      ;
; 0.244  ; count:count2|int_data[1] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.788      ;
; 0.250  ; count:count2|int_data[5] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.782      ;
; 0.279  ; count:count2|int_data[1] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.753      ;
; 0.327  ; count:count2|int_data[3] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.705      ;
; 0.347  ; count:count2|int_data[2] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.685      ;
; 0.363  ; count:count2|int_data[0] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.669      ;
; 0.367  ; count:count2|int_data[5] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.665      ;
; 0.378  ; count:count2|int_data[3] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.654      ;
; 0.382  ; count:count2|int_data[2] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.650      ;
; 0.401  ; count:count2|int_data[4] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.631      ;
; 0.501  ; count:count2|int_data[4] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.531      ;
; 0.503  ; count:count2|int_data[0] ; count:count2|int_data[0] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.529      ;
; 0.507  ; count:count2|int_data[1] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.525      ;
; 0.516  ; count:count2|int_data[3] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 1.000        ; 0.000      ; 0.516      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'key[2]'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.080 ; count:count1|int_data[0] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.112      ;
; -0.045 ; count:count1|int_data[1] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.077      ;
; -0.033 ; count:count1|int_data[0] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.065      ;
; -0.002 ; count:count1|int_data[2] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.034      ;
; 0.002  ; count:count1|int_data[1] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 1.030      ;
; 0.045  ; count:count1|int_data[2] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.987      ;
; 0.078  ; count:count1|int_data[3] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.954      ;
; 0.094  ; count:count1|int_data[0] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.938      ;
; 0.125  ; count:count1|int_data[3] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.907      ;
; 0.127  ; count:count1|int_data[2] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.905      ;
; 0.129  ; count:count1|int_data[1] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.903      ;
; 0.130  ; count:count1|int_data[4] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.902      ;
; 0.177  ; count:count1|int_data[4] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.855      ;
; 0.197  ; count:count1|int_data[6] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.835      ;
; 0.202  ; count:count1|int_data[0] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.830      ;
; 0.206  ; count:count1|int_data[5] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.826      ;
; 0.237  ; count:count1|int_data[0] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.795      ;
; 0.237  ; count:count1|int_data[1] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.795      ;
; 0.262  ; count:count1|int_data[5] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.770      ;
; 0.272  ; count:count1|int_data[1] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.760      ;
; 0.280  ; count:count1|int_data[2] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.752      ;
; 0.284  ; count:count1|int_data[3] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.748      ;
; 0.315  ; count:count1|int_data[2] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.717      ;
; 0.316  ; count:count1|int_data[6] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.716      ;
; 0.316  ; count:count1|int_data[6] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.716      ;
; 0.327  ; count:count1|int_data[5] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.705      ;
; 0.360  ; count:count1|int_data[3] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.672      ;
; 0.366  ; count:count1|int_data[0] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.666      ;
; 0.453  ; count:count1|int_data[4] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.579      ;
; 0.500  ; count:count1|int_data[3] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.532      ;
; 0.506  ; count:count1|int_data[0] ; count:count1|int_data[0] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.526      ;
; 0.506  ; count:count1|int_data[1] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.526      ;
; 0.515  ; count:count1|int_data[4] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 1.000        ; 0.000      ; 0.517      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_50'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.213 ; count:count2|int_data[5]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.484      ;
; 0.214 ; count:count2|int_data[6]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.485      ;
; 0.215 ; count:count2|int_data[4]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.486      ;
; 0.217 ; count:count2|int_data[1]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.488      ;
; 0.219 ; count:count2|int_data[3]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.490      ;
; 0.220 ; count:count2|int_data[2]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.491      ;
; 0.244 ; count:count1|int_data[6]                                                              ; add_sub_clock:add_sub1|dataa_reg[6]                                                                            ; key[2]       ; clock_50    ; 0.000        ; 0.084      ; 0.480      ;
; 0.269 ; count:count2|int_data[5]                                                              ; add_sub_clock:add_sub1|datab_reg[5]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.492      ;
; 0.271 ; count:count2|int_data[1]                                                              ; add_sub_clock:add_sub1|datab_reg[1]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.494      ;
; 0.272 ; count:count2|int_data[6]                                                              ; add_sub_clock:add_sub1|datab_reg[6]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.495      ;
; 0.273 ; count:count2|int_data[4]                                                              ; add_sub_clock:add_sub1|datab_reg[4]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.496      ;
; 0.333 ; count:count1|int_data[3]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.617      ;
; 0.335 ; count:count1|int_data[6]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.619      ;
; 0.335 ; count:count2|int_data[2]                                                              ; add_sub_clock:add_sub1|datab_reg[2]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.558      ;
; 0.335 ; count:count2|int_data[0]                                                              ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; key[1]       ; clock_50    ; 0.000        ; 0.133      ; 0.606      ;
; 0.337 ; count:count1|int_data[4]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.621      ;
; 0.337 ; count:count1|int_data[0]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.621      ;
; 0.342 ; count:count1|int_data[5]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.626      ;
; 0.344 ; count:count1|int_data[1]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.628      ;
; 0.383 ; count:count1|int_data[2]                                                              ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ; key[2]       ; clock_50    ; 0.000        ; 0.146      ; 0.667      ;
; 0.394 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.500      ;
; 0.395 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.501      ;
; 0.395 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.501      ;
; 0.395 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.501      ;
; 0.396 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.502      ;
; 0.396 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.502      ;
; 0.396 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.502      ;
; 0.414 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.520      ;
; 0.414 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder2_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.520      ;
; 0.417 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.523      ;
; 0.417 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.523      ;
; 0.419 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.525      ;
; 0.420 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder3_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.520      ;
; 0.420 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.526      ;
; 0.421 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.521      ;
; 0.421 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder1_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.527      ;
; 0.423 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.529      ;
; 0.425 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder1_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.531      ;
; 0.425 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1] ; decoder:decoder1_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.531      ;
; 0.426 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.532      ;
; 0.427 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.533      ;
; 0.428 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.534      ;
; 0.428 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder2_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.534      ;
; 0.429 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.529      ;
; 0.433 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.533      ;
; 0.433 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.533      ;
; 0.434 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.534      ;
; 0.434 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3] ; decoder:decoder3_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.534      ;
; 0.444 ; count:count2|int_data[0]                                                              ; add_sub_clock:add_sub1|datab_reg[0]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.667      ;
; 0.446 ; count:count2|int_data[3]                                                              ; add_sub_clock:add_sub1|datab_reg[3]                                                                            ; key[1]       ; clock_50    ; 0.000        ; 0.071      ; 0.669      ;
; 0.449 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.555      ;
; 0.450 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.556      ;
; 0.450 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.556      ;
; 0.450 ; count:count1|int_data[3]                                                              ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ; key[2]       ; clock_50    ; 0.000        ; 0.080      ; 0.682      ;
; 0.451 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.557      ;
; 0.452 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.558      ;
; 0.453 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.559      ;
; 0.453 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.559      ;
; 0.454 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.560      ;
; 0.454 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder2_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.560      ;
; 0.454 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.560      ;
; 0.454 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.560      ;
; 0.454 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.560      ;
; 0.455 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.561      ;
; 0.455 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder1_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.561      ;
; 0.457 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.563      ;
; 0.457 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.557      ;
; 0.457 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.557      ;
; 0.457 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.557      ;
; 0.458 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.558      ;
; 0.458 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.558      ;
; 0.459 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.565      ;
; 0.460 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.560      ;
; 0.461 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2] ; decoder:decoder3_1|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.052     ; 0.561      ;
; 0.472 ; add_sub_clock:add_sub1|add_sub_reg                                                    ; add_sub_clock:add_sub1|result[4]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.000      ; 0.624      ;
; 0.474 ; add_sub_clock:add_sub1|add_sub_reg                                                    ; add_sub_clock:add_sub1|result[5]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.000      ; 0.626      ;
; 0.497 ; count:count1|int_data[2]                                                              ; add_sub_clock:add_sub1|dataa_reg[2]                                                                            ; key[2]       ; clock_50    ; 0.000        ; 0.080      ; 0.729      ;
; 0.498 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.604      ;
; 0.498 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.604      ;
; 0.500 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.606      ;
; 0.501 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.607      ;
; 0.502 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.608      ;
; 0.503 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.609      ;
; 0.503 ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder2_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.609      ;
; 0.512 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4] ; decoder:decoder3_2|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.620      ;
; 0.517 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5] ; decoder:decoder3_2|out_code[3]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.625      ;
; 0.518 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[6]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.626      ;
; 0.519 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[2]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.627      ;
; 0.519 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[5]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.627      ;
; 0.520 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.628      ;
; 0.521 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7] ; decoder:decoder1_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.629      ;
; 0.522 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; decoder:decoder1_1|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.628      ;
; 0.522 ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0] ; decoder:decoder1_1|out_code[1]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.046     ; 0.628      ;
; 0.523 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder3_2|out_code[4]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.631      ;
; 0.524 ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6] ; decoder:decoder3_2|out_code[0]                                                                                 ; clock_50     ; clock_50    ; 0.000        ; -0.044     ; 0.632      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'key[1]'                                                                                                         ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; count:count2|int_data[3] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.516      ;
; 0.373 ; count:count2|int_data[1] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; count:count2|int_data[0] ; count:count2|int_data[0] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; count:count2|int_data[4] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.531      ;
; 0.477 ; count:count2|int_data[4] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; count:count2|int_data[4] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.631      ;
; 0.498 ; count:count2|int_data[2] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; count:count2|int_data[3] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.654      ;
; 0.511 ; count:count2|int_data[5] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; count:count2|int_data[5] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.665      ;
; 0.517 ; count:count2|int_data[0] ; count:count2|int_data[1] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.669      ;
; 0.533 ; count:count2|int_data[2] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.544 ; count:count2|int_data[5] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.696      ;
; 0.550 ; count:count2|int_data[3] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; count:count2|int_data[3] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; count:count2|int_data[3] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.705      ;
; 0.596 ; count:count2|int_data[4] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; count:count2|int_data[6] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.751      ;
; 0.601 ; count:count2|int_data[1] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.753      ;
; 0.608 ; count:count2|int_data[2] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.760      ;
; 0.614 ; count:count2|int_data[0] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.766      ;
; 0.616 ; count:count2|int_data[0] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.768      ;
; 0.632 ; count:count2|int_data[1] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.784      ;
; 0.633 ; count:count2|int_data[1] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; count:count2|int_data[1] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; count:count2|int_data[1] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.788      ;
; 0.646 ; count:count2|int_data[0] ; count:count2|int_data[3] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.798      ;
; 0.650 ; count:count2|int_data[6] ; count:count2|int_data[2] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.802      ;
; 0.681 ; count:count2|int_data[0] ; count:count2|int_data[4] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.833      ;
; 0.733 ; count:count2|int_data[0] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.885      ;
; 0.735 ; count:count2|int_data[2] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.887      ;
; 0.753 ; count:count2|int_data[2] ; count:count2|int_data[6] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.767 ; count:count2|int_data[6] ; count:count2|int_data[5] ; key[1]       ; key[1]      ; 0.000        ; 0.000      ; 0.919      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'key[2]'                                                                                                         ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; count:count1|int_data[4] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.517      ;
; 0.374 ; count:count1|int_data[0] ; count:count1|int_data[0] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; count:count1|int_data[1] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.526      ;
; 0.380 ; count:count1|int_data[3] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.532      ;
; 0.427 ; count:count1|int_data[4] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.579      ;
; 0.427 ; count:count1|int_data[4] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.579      ;
; 0.514 ; count:count1|int_data[0] ; count:count1|int_data[1] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; count:count1|int_data[3] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.672      ;
; 0.534 ; count:count1|int_data[1] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; count:count1|int_data[1] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.543 ; count:count1|int_data[6] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.695      ;
; 0.546 ; count:count1|int_data[4] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.552 ; count:count1|int_data[1] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; count:count1|int_data[5] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; count:count1|int_data[5] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.705      ;
; 0.564 ; count:count1|int_data[6] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; count:count1|int_data[6] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; count:count1|int_data[2] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.717      ;
; 0.588 ; count:count1|int_data[0] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; count:count1|int_data[0] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.740      ;
; 0.596 ; count:count1|int_data[3] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; count:count1|int_data[3] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.748      ;
; 0.600 ; count:count1|int_data[2] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.752      ;
; 0.608 ; count:count1|int_data[1] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; count:count1|int_data[2] ; count:count1|int_data[2] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.761      ;
; 0.614 ; count:count1|int_data[3] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.766      ;
; 0.643 ; count:count1|int_data[1] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; count:count1|int_data[0] ; count:count1|int_data[3] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.795      ;
; 0.672 ; count:count1|int_data[5] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.824      ;
; 0.678 ; count:count1|int_data[0] ; count:count1|int_data[4] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.830      ;
; 0.707 ; count:count1|int_data[0] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.859      ;
; 0.753 ; count:count1|int_data[2] ; count:count1|int_data[5] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.771 ; count:count1|int_data[2] ; count:count1|int_data[6] ; key[2]       ; key[2]      ; 0.000        ; 0.000      ; 0.923      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table1|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table2|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; table_99:table3|altsyncram:altsyncram_component|altsyncram_ht71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|add_sub_reg                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|add_sub_reg                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; add_sub_clock:add_sub1|dataa_reg[3]                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'key[1]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; key[1] ; Rise       ; key[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[1] ; Rise       ; count:count2|int_data[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[1] ; Rise       ; count:count2|int_data[6]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; count2|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; count2|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[1] ; Rise       ; key[1]~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[1] ; Rise       ; key[1]~clkctrl|outclk        ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'key[2]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; key[2] ; Rise       ; key[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; key[2] ; Rise       ; count:count1|int_data[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; key[2] ; Rise       ; count:count1|int_data[6]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; count1|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; count1|int_data[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clk_delay_ctrl|clkout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clkctrl|inclk[0]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; key[2] ; Rise       ; key[2]~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; key[2] ; Rise       ; key[2]~clkctrl|outclk        ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sw[*]     ; clock_50   ; 0.139 ; 0.139 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; 0.139 ; 0.139 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sw[*]     ; clock_50   ; -0.019 ; -0.019 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; -0.019 ; -0.019 ; Rise       ; clock_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 4.000 ; 4.000 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 3.993 ; 3.993 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 3.985 ; 3.985 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 3.860 ; 3.860 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 4.000 ; 4.000 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 3.874 ; 3.874 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 3.882 ; 3.882 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 3.830 ; 3.830 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 3.900 ; 3.900 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 3.725 ; 3.725 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 3.877 ; 3.877 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 3.746 ; 3.746 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 3.900 ; 3.900 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 3.848 ; 3.848 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 3.865 ; 3.865 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 3.909 ; 3.909 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 3.760 ; 3.760 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 3.899 ; 3.899 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 3.909 ; 3.909 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 3.753 ; 3.753 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 3.772 ; 3.772 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 3.817 ; 3.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 3.775 ; 3.775 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 3.917 ; 3.917 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 3.917 ; 3.917 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 3.870 ; 3.870 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 3.875 ; 3.875 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 3.915 ; 3.915 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 3.889 ; 3.889 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 4.164 ; 4.164 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 3.910 ; 3.910 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 3.901 ; 3.901 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 4.068 ; 4.068 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 4.164 ; 4.164 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 4.041 ; 4.041 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 4.038 ; 4.038 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 4.342 ; 4.342 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 4.143 ; 4.143 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 4.321 ; 4.321 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 4.338 ; 4.338 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 4.298 ; 4.298 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 4.292 ; 4.292 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 4.342 ; 4.342 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 4.327 ; 4.327 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 3.830 ; 3.830 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 3.993 ; 3.993 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 3.985 ; 3.985 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 3.860 ; 3.860 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 4.000 ; 4.000 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 3.874 ; 3.874 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 3.882 ; 3.882 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 3.830 ; 3.830 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 3.725 ; 3.725 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 3.725 ; 3.725 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 3.877 ; 3.877 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 3.746 ; 3.746 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 3.900 ; 3.900 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 3.848 ; 3.848 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 3.865 ; 3.865 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 3.753 ; 3.753 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 3.760 ; 3.760 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 3.899 ; 3.899 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 3.909 ; 3.909 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 3.753 ; 3.753 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 3.772 ; 3.772 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 3.817 ; 3.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 3.775 ; 3.775 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 3.870 ; 3.870 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 3.917 ; 3.917 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 3.870 ; 3.870 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 3.875 ; 3.875 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 3.915 ; 3.915 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 3.889 ; 3.889 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 3.901 ; 3.901 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 3.910 ; 3.910 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 3.901 ; 3.901 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 4.068 ; 4.068 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 4.164 ; 4.164 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 4.041 ; 4.041 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 4.038 ; 4.038 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 4.143 ; 4.143 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 4.143 ; 4.143 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 4.321 ; 4.321 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 4.338 ; 4.338 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 4.298 ; 4.298 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 4.292 ; 4.292 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 4.342 ; 4.342 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 4.327 ; 4.327 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.835   ; 0.213 ; N/A      ; N/A     ; -1.423              ;
;  clock_50        ; -2.835   ; 0.213 ; N/A      ; N/A     ; -1.423              ;
;  key[1]          ; -1.450   ; 0.364 ; N/A      ; N/A     ; -1.222              ;
;  key[2]          ; -1.372   ; 0.365 ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS  ; -119.878 ; 0.0   ; 0.0      ; 0.0     ; -210.894            ;
;  clock_50        ; -108.290 ; 0.000 ; N/A      ; N/A     ; -194.450            ;
;  key[1]          ; -5.866   ; 0.000 ; N/A      ; N/A     ; -8.222              ;
;  key[2]          ; -5.722   ; 0.000 ; N/A      ; N/A     ; -8.222              ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sw[*]     ; clock_50   ; 0.798 ; 0.798 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; 0.798 ; 0.798 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sw[*]     ; clock_50   ; -0.019 ; -0.019 ; Rise       ; clock_50        ;
;  sw[0]    ; clock_50   ; -0.019 ; -0.019 ; Rise       ; clock_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 7.244 ; 7.244 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 7.237 ; 7.237 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 7.244 ; 7.244 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 6.942 ; 6.942 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 7.243 ; 7.243 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 6.968 ; 6.968 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 6.986 ; 6.986 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 6.906 ; 6.906 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 7.026 ; 7.026 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 6.682 ; 6.682 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 6.993 ; 6.993 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 6.701 ; 6.701 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 7.026 ; 7.026 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 7.022 ; 7.022 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 6.959 ; 6.959 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 6.985 ; 6.985 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 6.730 ; 6.730 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 7.030 ; 7.030 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 6.722 ; 6.722 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 6.744 ; 6.744 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 6.817 ; 6.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 6.751 ; 6.751 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 7.059 ; 7.059 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 7.059 ; 7.059 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 7.000 ; 7.000 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 7.008 ; 7.008 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 7.048 ; 7.048 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 7.031 ; 7.031 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 7.018 ; 7.018 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 7.035 ; 7.035 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 7.505 ; 7.505 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 7.045 ; 7.045 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 7.029 ; 7.029 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 7.041 ; 7.041 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 7.285 ; 7.285 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 7.505 ; 7.505 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 7.254 ; 7.254 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 7.250 ; 7.250 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 7.933 ; 7.933 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 7.408 ; 7.408 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 7.884 ; 7.884 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 7.933 ; 7.933 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 7.866 ; 7.866 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 7.861 ; 7.861 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 7.914 ; 7.914 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 7.893 ; 7.893 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 8.272 ; 8.272 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex2[*]   ; clock_50   ; 3.830 ; 3.830 ; Rise       ; clock_50        ;
;  hex2[0]  ; clock_50   ; 3.993 ; 3.993 ; Rise       ; clock_50        ;
;  hex2[1]  ; clock_50   ; 3.985 ; 3.985 ; Rise       ; clock_50        ;
;  hex2[2]  ; clock_50   ; 3.860 ; 3.860 ; Rise       ; clock_50        ;
;  hex2[3]  ; clock_50   ; 4.000 ; 4.000 ; Rise       ; clock_50        ;
;  hex2[4]  ; clock_50   ; 3.874 ; 3.874 ; Rise       ; clock_50        ;
;  hex2[5]  ; clock_50   ; 3.882 ; 3.882 ; Rise       ; clock_50        ;
;  hex2[6]  ; clock_50   ; 3.830 ; 3.830 ; Rise       ; clock_50        ;
; hex3[*]   ; clock_50   ; 3.725 ; 3.725 ; Rise       ; clock_50        ;
;  hex3[0]  ; clock_50   ; 3.725 ; 3.725 ; Rise       ; clock_50        ;
;  hex3[1]  ; clock_50   ; 3.877 ; 3.877 ; Rise       ; clock_50        ;
;  hex3[2]  ; clock_50   ; 3.746 ; 3.746 ; Rise       ; clock_50        ;
;  hex3[3]  ; clock_50   ; 3.900 ; 3.900 ; Rise       ; clock_50        ;
;  hex3[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex3[5]  ; clock_50   ; 3.848 ; 3.848 ; Rise       ; clock_50        ;
;  hex3[6]  ; clock_50   ; 3.865 ; 3.865 ; Rise       ; clock_50        ;
; hex4[*]   ; clock_50   ; 3.753 ; 3.753 ; Rise       ; clock_50        ;
;  hex4[0]  ; clock_50   ; 3.760 ; 3.760 ; Rise       ; clock_50        ;
;  hex4[1]  ; clock_50   ; 3.899 ; 3.899 ; Rise       ; clock_50        ;
;  hex4[2]  ; clock_50   ; 3.909 ; 3.909 ; Rise       ; clock_50        ;
;  hex4[3]  ; clock_50   ; 3.753 ; 3.753 ; Rise       ; clock_50        ;
;  hex4[4]  ; clock_50   ; 3.772 ; 3.772 ; Rise       ; clock_50        ;
;  hex4[5]  ; clock_50   ; 3.817 ; 3.817 ; Rise       ; clock_50        ;
;  hex4[6]  ; clock_50   ; 3.775 ; 3.775 ; Rise       ; clock_50        ;
; hex5[*]   ; clock_50   ; 3.870 ; 3.870 ; Rise       ; clock_50        ;
;  hex5[0]  ; clock_50   ; 3.917 ; 3.917 ; Rise       ; clock_50        ;
;  hex5[1]  ; clock_50   ; 3.870 ; 3.870 ; Rise       ; clock_50        ;
;  hex5[2]  ; clock_50   ; 3.875 ; 3.875 ; Rise       ; clock_50        ;
;  hex5[3]  ; clock_50   ; 3.915 ; 3.915 ; Rise       ; clock_50        ;
;  hex5[4]  ; clock_50   ; 3.895 ; 3.895 ; Rise       ; clock_50        ;
;  hex5[5]  ; clock_50   ; 3.889 ; 3.889 ; Rise       ; clock_50        ;
;  hex5[6]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
; hex6[*]   ; clock_50   ; 3.901 ; 3.901 ; Rise       ; clock_50        ;
;  hex6[0]  ; clock_50   ; 3.910 ; 3.910 ; Rise       ; clock_50        ;
;  hex6[1]  ; clock_50   ; 3.901 ; 3.901 ; Rise       ; clock_50        ;
;  hex6[2]  ; clock_50   ; 3.906 ; 3.906 ; Rise       ; clock_50        ;
;  hex6[3]  ; clock_50   ; 4.068 ; 4.068 ; Rise       ; clock_50        ;
;  hex6[4]  ; clock_50   ; 4.164 ; 4.164 ; Rise       ; clock_50        ;
;  hex6[5]  ; clock_50   ; 4.041 ; 4.041 ; Rise       ; clock_50        ;
;  hex6[6]  ; clock_50   ; 4.038 ; 4.038 ; Rise       ; clock_50        ;
; hex7[*]   ; clock_50   ; 4.143 ; 4.143 ; Rise       ; clock_50        ;
;  hex7[0]  ; clock_50   ; 4.143 ; 4.143 ; Rise       ; clock_50        ;
;  hex7[1]  ; clock_50   ; 4.321 ; 4.321 ; Rise       ; clock_50        ;
;  hex7[2]  ; clock_50   ; 4.338 ; 4.338 ; Rise       ; clock_50        ;
;  hex7[3]  ; clock_50   ; 4.298 ; 4.298 ; Rise       ; clock_50        ;
;  hex7[4]  ; clock_50   ; 4.292 ; 4.292 ; Rise       ; clock_50        ;
;  hex7[5]  ; clock_50   ; 4.342 ; 4.342 ; Rise       ; clock_50        ;
;  hex7[6]  ; clock_50   ; 4.327 ; 4.327 ; Rise       ; clock_50        ;
; ledg[*]   ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
;  ledg[8]  ; clock_50   ; 4.529 ; 4.529 ; Rise       ; clock_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_50   ; clock_50 ; 1236     ; 0        ; 0        ; 0        ;
; key[1]     ; clock_50 ; 14       ; 0        ; 0        ; 0        ;
; key[2]     ; clock_50 ; 14       ; 0        ; 0        ; 0        ;
; key[1]     ; key[1]   ; 49       ; 0        ; 0        ; 0        ;
; key[2]     ; key[2]   ; 49       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_50   ; clock_50 ; 1236     ; 0        ; 0        ; 0        ;
; key[1]     ; clock_50 ; 14       ; 0        ; 0        ; 0        ;
; key[2]     ; clock_50 ; 14       ; 0        ; 0        ; 0        ;
; key[1]     ; key[1]   ; 49       ; 0        ; 0        ; 0        ;
; key[2]     ; key[2]   ; 49       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 04 19:30:34 2020
Info: Command: quartus_sta lr3 -c lr3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lr3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_50 clock_50
    Info (332105): create_clock -period 1.000 -name key[2] key[2]
    Info (332105): create_clock -period 1.000 -name key[1] key[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.835      -108.290 clock_50 
    Info (332119):    -1.450        -5.866 key[1] 
    Info (332119):    -1.372        -5.722 key[2] 
Info (332146): Worst-case hold slack is 0.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.611         0.000 clock_50 
    Info (332119):     0.815         0.000 key[1] 
    Info (332119):     0.816         0.000 key[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -194.450 clock_50 
    Info (332119):    -1.222        -8.222 key[1] 
    Info (332119):    -1.222        -8.222 key[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -31.410 clock_50 
    Info (332119):    -0.121        -0.124 key[1] 
    Info (332119):    -0.080        -0.113 key[2] 
Info (332146): Worst-case hold slack is 0.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.213         0.000 clock_50 
    Info (332119):     0.364         0.000 key[1] 
    Info (332119):     0.365         0.000 key[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -194.450 clock_50 
    Info (332119):    -1.222        -8.222 key[1] 
    Info (332119):    -1.222        -8.222 key[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4539 megabytes
    Info: Processing ended: Fri Dec 04 19:30:35 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


