{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750351711514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750351711514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 00:48:31 2025 " "Processing started: Fri Jun 20 00:48:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750351711514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351711514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351711515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750351712210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750351712210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/softmax/softmax.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/softmax/softmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax " "Found entity 1: softmax" {  } { { "../Conv3x3/softmax/softmax.v" "" { Text "D:/Uni/Conv3x3/softmax/softmax.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maxpool2x2.v(21) " "Verilog HDL information at maxpool2x2.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1750351719138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/maxpool2x2/maxpool2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/maxpool2x2/maxpool2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool2x2 " "Found entity 1: maxpool2x2" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/fc_layer/fc_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/fc_layer/fc_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc_layer " "Found entity 1: fc_layer" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/relu/relu.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/relu/relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "../Conv3x3/relu/relu.v" "" { Text "D:/Uni/Conv3x3/relu/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/conv3x3_core/conv3x3_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_core/conv3x3_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3x3_core " "Found entity 1: conv3x3_core" {  } { { "../Conv3x3/conv3x3_core/conv3x3_core.v" "" { Text "D:/Uni/Conv3x3/conv3x3_core/conv3x3_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sliding_window_3x3 " "Found entity 1: sliding_window_3x3" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3x3_time_multiplex " "Found entity 1: conv3x3_time_multiplex" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnn " "Found entity 1: cnn" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv1w.v 1 1 " "Found 1 design units, including 1 entities, in source file conv1w.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv1w " "Found entity 1: conv1w" {  } { { "conv1w.v" "" { Text "D:/Uni/FYP/conv1w.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv1b.v 1 1 " "Found 1 design units, including 1 entities, in source file conv1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv1b " "Found entity 1: conv1b" {  } { { "conv1b.v" "" { Text "D:/Uni/FYP/conv1b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv3x3_time_multiplex2.v 1 1 " "Found 1 design units, including 1 entities, in source file conv3x3_time_multiplex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3x3_time_multiplex2 " "Found entity 1: conv3x3_time_multiplex2" {  } { { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv2b.v 1 1 " "Found 1 design units, including 1 entities, in source file conv2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv2b " "Found entity 1: conv2b" {  } { { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv2w.v 1 1 " "Found 1 design units, including 1 entities, in source file conv2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv2w " "Found entity 1: conv2w" {  } { { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc1w.v 1 1 " "Found 1 design units, including 1 entities, in source file fc1w.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc1w " "Found entity 1: fc1w" {  } { { "fc1w.v" "" { Text "D:/Uni/FYP/fc1w.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc1b.v 1 1 " "Found 1 design units, including 1 entities, in source file fc1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc1b " "Found entity 1: fc1b" {  } { { "fc1b.v" "" { Text "D:/Uni/FYP/fc1b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc2b.v 1 1 " "Found 1 design units, including 1 entities, in source file fc2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc2b " "Found entity 1: fc2b" {  } { { "fc2b.v" "" { Text "D:/Uni/FYP/fc2b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc2w.v 1 1 " "Found 1 design units, including 1 entities, in source file fc2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 fc2w " "Found entity 1: fc2w" {  } { { "fc2w.v" "" { Text "D:/Uni/FYP/fc2w.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351719252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351719252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnn " "Elaborating entity \"cnn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750351719731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cnn.v(99) " "Verilog HDL assignment warning at cnn.v(99): truncated value with size 32 to match size of target (12)" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351719747 "|cnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cnn.v(117) " "Verilog HDL assignment warning at cnn.v(117): truncated value with size 32 to match size of target (12)" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351719747 "|cnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cnn.v(193) " "Verilog HDL assignment warning at cnn.v(193): truncated value with size 32 to match size of target (24)" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351719756 "|cnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnn.v(204) " "Verilog HDL assignment warning at cnn.v(204): truncated value with size 32 to match size of target (6)" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351719762 "|cnn"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cnn.v(270) " "Verilog HDL or VHDL warning at the cnn.v(270): index expression is not wide enough to address all of the elements in the array" {  } { { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 270 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1750351719770 "|cnn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv3x3_time_multiplex conv3x3_time_multiplex:conv1 " "Elaborating entity \"conv3x3_time_multiplex\" for hierarchy \"conv3x3_time_multiplex:conv1\"" {  } { { "cnn.v" "conv1" { Text "D:/Uni/FYP/cnn.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv3x3_time_multiplex.v(90) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720071 "|cnn|conv3x3_time_multiplex:conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv3x3_time_multiplex.v(91) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(91): truncated value with size 32 to match size of target (9)" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720071 "|cnn|conv3x3_time_multiplex:conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 conv3x3_time_multiplex.v(102) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(102): truncated value with size 32 to match size of target (5)" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720071 "|cnn|conv3x3_time_multiplex:conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv3x3_time_multiplex.v(103) " "Verilog HDL assignment warning at conv3x3_time_multiplex.v(103): truncated value with size 32 to match size of target (9)" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720071 "|cnn|conv3x3_time_multiplex:conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sliding_window_3x3 conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider " "Elaborating entity \"sliding_window_3x3\" for hierarchy \"conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "slider" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(28) " "Verilog HDL assignment warning at sliding_window_3x3.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720124 "|cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(29) " "Verilog HDL assignment warning at sliding_window_3x3.v(29): truncated value with size 32 to match size of target (5)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720124 "|cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sliding_window_3x3.v(55) " "Verilog HDL assignment warning at sliding_window_3x3.v(55): truncated value with size 32 to match size of target (5)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720124 "|cnn|conv3x3_time_multiplex:conv1|sliding_window_3x3:slider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv1w conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst " "Elaborating entity \"conv1w\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "weight_rom_inst" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "conv1w.v" "altsyncram_component" { Text "D:/Uni/FYP/conv1w.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "conv1w.v" "" { Text "D:/Uni/FYP/conv1w.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_6_kernel_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_6_kernel_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720361 ""}  } { { "conv1w.v" "" { Text "D:/Uni/FYP/conv1w.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351720361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eup1 " "Found entity 1: altsyncram_eup1" {  } { { "db/altsyncram_eup1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_eup1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eup1 conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_eup1:auto_generated " "Elaborating entity \"altsyncram_eup1\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_eup1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv1b conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1 " "Elaborating entity \"conv1b\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "bias_rom_inst1" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component\"" {  } { { "conv1b.v" "altsyncram_component" { Text "D:/Uni/FYP/conv1b.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component\"" {  } { { "conv1b.v" "" { Text "D:/Uni/FYP/conv1b.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_6_bias_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_6_bias_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720504 ""}  } { { "conv1b.v" "" { Text "D:/Uni/FYP/conv1b.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351720504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llp1 " "Found entity 1: altsyncram_llp1" {  } { { "db/altsyncram_llp1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_llp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llp1 conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component\|altsyncram_llp1:auto_generated " "Elaborating entity \"altsyncram_llp1\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv1b:bias_rom_inst1\|altsyncram:altsyncram_component\|altsyncram_llp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv3x3_core conv3x3_time_multiplex:conv1\|conv3x3_core:core " "Elaborating entity \"conv3x3_core\" for hierarchy \"conv3x3_time_multiplex:conv1\|conv3x3_core:core\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" "core" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/conv3x3_time_multiplex.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"relu:relu1\"" {  } { { "cnn.v" "relu1" { Text "D:/Uni/FYP/cnn.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 relu.v(16) " "Verilog HDL assignment warning at relu.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../Conv3x3/relu/relu.v" "" { Text "D:/Uni/Conv3x3/relu/relu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720583 "|cnn|relu:relu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool2x2 maxpool2x2:pool1 " "Elaborating entity \"maxpool2x2\" for hierarchy \"maxpool2x2:pool1\"" {  } { { "cnn.v" "pool1" { Text "D:/Uni/FYP/cnn.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maxpool2x2.v(50) " "Verilog HDL assignment warning at maxpool2x2.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720591 "|cnn|maxpool2x2:pool1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maxpool2x2.v(51) " "Verilog HDL assignment warning at maxpool2x2.v(51): truncated value with size 32 to match size of target (8)" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720591 "|cnn|maxpool2x2:pool1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col maxpool2x2.v(21) " "Verilog HDL Always Construct warning at maxpool2x2.v(21): inferring latch(es) for variable \"col\", which holds its previous value in one or more paths through the always construct" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750351720593 "|cnn|maxpool2x2:pool1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rowbuf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rowbuf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750351720621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv3x3_time_multiplex2 conv3x3_time_multiplex2:conv2 " "Elaborating entity \"conv3x3_time_multiplex2\" for hierarchy \"conv3x3_time_multiplex2:conv2\"" {  } { { "cnn.v" "conv2" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv3x3_time_multiplex2.v(90) " "Verilog HDL assignment warning at conv3x3_time_multiplex2.v(90): truncated value with size 32 to match size of target (4)" {  } { { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720632 "|cnn|conv3x3_time_multiplex2:conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 conv3x3_time_multiplex2.v(91) " "Verilog HDL assignment warning at conv3x3_time_multiplex2.v(91): truncated value with size 32 to match size of target (15)" {  } { { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720633 "|cnn|conv3x3_time_multiplex2:conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 conv3x3_time_multiplex2.v(102) " "Verilog HDL assignment warning at conv3x3_time_multiplex2.v(102): truncated value with size 32 to match size of target (5)" {  } { { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720633 "|cnn|conv3x3_time_multiplex2:conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 conv3x3_time_multiplex2.v(103) " "Verilog HDL assignment warning at conv3x3_time_multiplex2.v(103): truncated value with size 32 to match size of target (15)" {  } { { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720633 "|cnn|conv3x3_time_multiplex2:conv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sliding_window_3x3 conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider " "Elaborating entity \"sliding_window_3x3\" for hierarchy \"conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\"" {  } { { "conv3x3_time_multiplex2.v" "slider" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sliding_window_3x3.v(28) " "Verilog HDL assignment warning at sliding_window_3x3.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720671 "|cnn|conv3x3_time_multiplex:conv2|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sliding_window_3x3.v(29) " "Verilog HDL assignment warning at sliding_window_3x3.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720671 "|cnn|conv3x3_time_multiplex:conv2|sliding_window_3x3:slider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sliding_window_3x3.v(55) " "Verilog HDL assignment warning at sliding_window_3x3.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351720671 "|cnn|conv3x3_time_multiplex:conv2|sliding_window_3x3:slider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv2w conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst " "Elaborating entity \"conv2w\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\"" {  } { { "conv3x3_time_multiplex2.v" "weight_rom_inst" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "conv2w.v" "altsyncram_component" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_7_kernel_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_7_kernel_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351720719 ""}  } { { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351720719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3q1 " "Found entity 1: altsyncram_e3q1" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3q1 conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated " "Elaborating entity \"altsyncram_e3q1\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/Uni/FYP/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_e3q1.tdf" "decode3" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "D:/Uni/FYP/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_e3q1.tdf" "rden_decode" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "D:/Uni/FYP/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351720924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351720924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_e3q1.tdf" "mux2" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv2b conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2 " "Elaborating entity \"conv2b\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\"" {  } { { "conv3x3_time_multiplex2.v" "bias_rom_inst2" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\"" {  } { { "conv2b.v" "altsyncram_component" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351720992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\"" {  } { { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/conv2d_7_bias_0.mif " "Parameter \"init_file\" = \"./mif_weights/conv2d_7_bias_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32 " "Parameter \"maximum_depth\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721006 ""}  } { { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351721006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7732.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7732.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7732 " "Found entity 1: altsyncram_7732" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7732 conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated " "Elaborating entity \"altsyncram_7732\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Uni/FYP/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_7732.tdf" "decode2" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/Uni/FYP/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_7732.tdf" "rden_decode_b" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "D:/Uni/FYP/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|mux_lfb:mux3 " "Elaborating entity \"mux_lfb\" for hierarchy \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|mux_lfb:mux3\"" {  } { { "db/altsyncram_7732.tdf" "mux3" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool2x2 maxpool2x2:pool2 " "Elaborating entity \"maxpool2x2\" for hierarchy \"maxpool2x2:pool2\"" {  } { { "cnn.v" "pool2" { Text "D:/Uni/FYP/cnn.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maxpool2x2.v(50) " "Verilog HDL assignment warning at maxpool2x2.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351721196 "|cnn|maxpool2x2:pool2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 maxpool2x2.v(51) " "Verilog HDL assignment warning at maxpool2x2.v(51): truncated value with size 32 to match size of target (8)" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351721196 "|cnn|maxpool2x2:pool2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col maxpool2x2.v(21) " "Verilog HDL Always Construct warning at maxpool2x2.v(21): inferring latch(es) for variable \"col\", which holds its previous value in one or more paths through the always construct" {  } { { "../Conv3x3/maxpool2x2/maxpool2x2.v" "" { Text "D:/Uni/Conv3x3/maxpool2x2/maxpool2x2.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750351721197 "|cnn|maxpool2x2:pool2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rowbuf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rowbuf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750351721209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc1w fc1w:weight_fc1_rom " "Elaborating entity \"fc1w\" for hierarchy \"fc1w:weight_fc1_rom\"" {  } { { "cnn.v" "weight_fc1_rom" { Text "D:/Uni/FYP/cnn.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fc1w:weight_fc1_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\"" {  } { { "fc1w.v" "altsyncram_component" { Text "D:/Uni/FYP/fc1w.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc1w:weight_fc1_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\"" {  } { { "fc1w.v" "" { Text "D:/Uni/FYP/fc1w.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc1w:weight_fc1_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/dense_6_kernel_0.mif " "Parameter \"init_file\" = \"./mif_weights/dense_6_kernel_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721285 ""}  } { { "fc1w.v" "" { Text "D:/Uni/FYP/fc1w.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351721285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n722.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n722.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n722 " "Found entity 1: altsyncram_n722" {  } { { "db/altsyncram_n722.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_n722.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n722 fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated " "Elaborating entity \"altsyncram_n722\" for hierarchy \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721333 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "37575 102400 0 1 1 " "37575 out of 102400 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64825 102399 " "Addresses ranging from 64825 to 102399 are not initialized" {  } { { "D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif" "" { Text "D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1750351721527 ""}  } { { "D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif" "" { Text "D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1750351721527 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "65536 102400 D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif " "Memory depth (65536) in the design file differs from memory depth (102400) in the Memory Initialization File \"D:/Uni/FYP/mif_weights/dense_6_kernel_0.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "fc1w.v" "" { Text "D:/Uni/FYP/fc1w.v" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1750351721532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Uni/FYP/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_n722.tdf" "decode2" { Text "D:/Uni/FYP/db/altsyncram_n722.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/Uni/FYP/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_n722.tdf" "rden_decode_b" { Text "D:/Uni/FYP/db/altsyncram_n722.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "D:/Uni/FYP/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|mux_tfb:mux3 " "Elaborating entity \"mux_tfb\" for hierarchy \"fc1w:weight_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_n722:auto_generated\|mux_tfb:mux3\"" {  } { { "db/altsyncram_n722.tdf" "mux3" { Text "D:/Uni/FYP/db/altsyncram_n722.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc1b fc1b:bias_fc1_rom " "Elaborating entity \"fc1b\" for hierarchy \"fc1b:bias_fc1_rom\"" {  } { { "cnn.v" "bias_fc1_rom" { Text "D:/Uni/FYP/cnn.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fc1b:bias_fc1_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fc1b:bias_fc1_rom\|altsyncram:altsyncram_component\"" {  } { { "fc1b.v" "altsyncram_component" { Text "D:/Uni/FYP/fc1b.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc1b:bias_fc1_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fc1b:bias_fc1_rom\|altsyncram:altsyncram_component\"" {  } { { "fc1b.v" "" { Text "D:/Uni/FYP/fc1b.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc1b:bias_fc1_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fc1b:bias_fc1_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/dense_6_bias_0.mif " "Parameter \"init_file\" = \"./mif_weights/dense_6_bias_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351721903 ""}  } { { "fc1b.v" "" { Text "D:/Uni/FYP/fc1b.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351721903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj12 " "Found entity 1: altsyncram_lj12" {  } { { "db/altsyncram_lj12.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_lj12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351721941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351721941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lj12 fc1b:bias_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_lj12:auto_generated " "Elaborating entity \"altsyncram_lj12\" for hierarchy \"fc1b:bias_fc1_rom\|altsyncram:altsyncram_component\|altsyncram_lj12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_layer fc_layer:fc1 " "Elaborating entity \"fc_layer\" for hierarchy \"fc_layer:fc1\"" {  } { { "cnn.v" "fc1" { Text "D:/Uni/FYP/cnn.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351721951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fc_layer.v(50) " "Verilog HDL assignment warning at fc_layer.v(50): truncated value with size 32 to match size of target (12)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351721955 "|cnn|fc_layer:fc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fc_layer.v(59) " "Verilog HDL assignment warning at fc_layer.v(59): truncated value with size 32 to match size of target (17)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351721956 "|cnn|fc_layer:fc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fc_layer.v(69) " "Verilog HDL assignment warning at fc_layer.v(69): truncated value with size 32 to match size of target (12)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351721957 "|cnn|fc_layer:fc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fc_layer.v(84) " "Verilog HDL assignment warning at fc_layer.v(84): truncated value with size 32 to match size of target (6)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351722370 "|cnn|fc_layer:fc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc2w fc2w:weight_fc2_rom " "Elaborating entity \"fc2w\" for hierarchy \"fc2w:weight_fc2_rom\"" {  } { { "cnn.v" "weight_fc2_rom" { Text "D:/Uni/FYP/cnn.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351726941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fc2w:weight_fc2_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fc2w:weight_fc2_rom\|altsyncram:altsyncram_component\"" {  } { { "fc2w.v" "altsyncram_component" { Text "D:/Uni/FYP/fc2w.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351726959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc2w:weight_fc2_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fc2w:weight_fc2_rom\|altsyncram:altsyncram_component\"" {  } { { "fc2w.v" "" { Text "D:/Uni/FYP/fc2w.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351726971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc2w:weight_fc2_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fc2w:weight_fc2_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/dense_7_kernel_0.mif " "Parameter \"init_file\" = \"./mif_weights/dense_7_kernel_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351726971 ""}  } { { "fc2w.v" "" { Text "D:/Uni/FYP/fc2w.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351726971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8322.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8322.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8322 " "Found entity 1: altsyncram_8322" {  } { { "db/altsyncram_8322.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_8322.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351727010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351727010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8322 fc2w:weight_fc2_rom\|altsyncram:altsyncram_component\|altsyncram_8322:auto_generated " "Elaborating entity \"altsyncram_8322\" for hierarchy \"fc2w:weight_fc2_rom\|altsyncram:altsyncram_component\|altsyncram_8322:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727010 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 640 D:/Uni/FYP/mif_weights/dense_7_kernel_0.mif " "Memory depth (1024) in the design file differs from memory depth (640) in the Memory Initialization File \"D:/Uni/FYP/mif_weights/dense_7_kernel_0.mif\" -- setting initial value for remaining addresses to 0" {  } { { "fc2w.v" "" { Text "D:/Uni/FYP/fc2w.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750351727014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc2b fc2b:bias_fc2_rom " "Elaborating entity \"fc2b\" for hierarchy \"fc2b:bias_fc2_rom\"" {  } { { "cnn.v" "bias_fc2_rom" { Text "D:/Uni/FYP/cnn.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fc2b:bias_fc2_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fc2b:bias_fc2_rom\|altsyncram:altsyncram_component\"" {  } { { "fc2b.v" "altsyncram_component" { Text "D:/Uni/FYP/fc2b.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc2b:bias_fc2_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fc2b:bias_fc2_rom\|altsyncram:altsyncram_component\"" {  } { { "fc2b.v" "" { Text "D:/Uni/FYP/fc2b.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc2b:bias_fc2_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fc2b:bias_fc2_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_weights/dense_7_bias_0.mif " "Parameter \"init_file\" = \"./mif_weights/dense_7_bias_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351727059 ""}  } { { "fc2b.v" "" { Text "D:/Uni/FYP/fc2b.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351727059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj12 " "Found entity 1: altsyncram_cj12" {  } { { "db/altsyncram_cj12.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_cj12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351727095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351727095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cj12 fc2b:bias_fc2_rom\|altsyncram:altsyncram_component\|altsyncram_cj12:auto_generated " "Elaborating entity \"altsyncram_cj12\" for hierarchy \"fc2b:bias_fc2_rom\|altsyncram:altsyncram_component\|altsyncram_cj12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727096 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Uni/FYP/mif_weights/dense_7_bias_0.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Uni/FYP/mif_weights/dense_7_bias_0.mif\" -- setting initial value for remaining addresses to 0" {  } { { "fc2b.v" "" { Text "D:/Uni/FYP/fc2b.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750351727097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_layer fc_layer:fc2 " "Elaborating entity \"fc_layer\" for hierarchy \"fc_layer:fc2\"" {  } { { "cnn.v" "fc2" { Text "D:/Uni/FYP/cnn.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351727105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_layer.v(50) " "Verilog HDL assignment warning at fc_layer.v(50): truncated value with size 32 to match size of target (7)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351727107 "|cnn|fc_layer:fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fc_layer.v(59) " "Verilog HDL assignment warning at fc_layer.v(59): truncated value with size 32 to match size of target (12)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351727107 "|cnn|fc_layer:fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_layer.v(69) " "Verilog HDL assignment warning at fc_layer.v(69): truncated value with size 32 to match size of target (7)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351727107 "|cnn|fc_layer:fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fc_layer.v(84) " "Verilog HDL assignment warning at fc_layer.v(84): truncated value with size 32 to match size of target (6)" {  } { { "../Conv3x3/fc_layer/fc_layer.v" "" { Text "D:/Uni/Conv3x3/fc_layer/fc_layer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750351727616 "|cnn|fc_layer:fc2"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "flatten_buf_rtl_0 " "Inferred RAM node \"flatten_buf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1750351738780 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fc_layer:fc2\|data_buf_rtl_0 " "Inferred RAM node \"fc_layer:fc2\|data_buf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1750351738782 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fc_layer:fc1\|data_buf_rtl_0 " "Inferred RAM node \"fc_layer:fc1\|data_buf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1750351738782 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a8 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a9 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a10 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a11 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a12 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a13 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a14 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a15 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2b:bias_rom_inst2\|altsyncram:altsyncram_component\|altsyncram_7732:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_7732.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_7732.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2b.v" "" { Text "D:/Uni/FYP/conv2b.v" 89 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 136 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2b:bias_rom_inst2|altsyncram:altsyncram_component|altsyncram_7732:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a27 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a28 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a29 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a30 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a31 " "Synthesized away node \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1750351760381 "|cnn|conv3x3_time_multiplex2:conv2|conv2w:weight_rom_inst|altsyncram:altsyncram_component|altsyncram_e3q1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 3 1750351760381 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 3 1750351760381 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "flatten_buf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"flatten_buf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1600 " "Parameter NUMWORDS_B set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fc_layer:fc2\|data_buf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fc_layer:fc2\|data_buf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fc_layer:fc1\|data_buf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fc_layer:fc1\|data_buf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1600 " "Parameter NUMWORDS_A set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1600 " "Parameter NUMWORDS_B set to 1600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1750351775777 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1750351775777 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750351775777 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|Mod1\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "Mod1" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750351775782 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|Mod0\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "Mod0" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750351775782 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|Mod1\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "Mod1" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750351775782 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|Mod0\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "Mod0" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750351775782 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750351775782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc_layer:fc2\|altsyncram:data_buf_rtl_0 " "Elaborated megafunction instantiation \"fc_layer:fc2\|altsyncram:data_buf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351775822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc_layer:fc2\|altsyncram:data_buf_rtl_0 " "Instantiated megafunction \"fc_layer:fc2\|altsyncram:data_buf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351775822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351775862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351775862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:flatten_buf_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:flatten_buf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351775892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:flatten_buf_rtl_0 " "Instantiated megafunction \"altsyncram:flatten_buf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1600 " "Parameter \"NUMWORDS_B\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351775893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29n1 " "Found entity 1: altsyncram_29n1" {  } { { "db/altsyncram_29n1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_29n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351775934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351775934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fc_layer:fc1\|altsyncram:data_buf_rtl_0 " "Elaborated megafunction instantiation \"fc_layer:fc1\|altsyncram:data_buf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351775959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fc_layer:fc1\|altsyncram:data_buf_rtl_0 " "Instantiated megafunction \"fc_layer:fc1\|altsyncram:data_buf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1600 " "Parameter \"NUMWORDS_A\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1600 " "Parameter \"NUMWORDS_B\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351775959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351775959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|lpm_divide:Mod1\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351776207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|lpm_divide:Mod1 " "Instantiated megafunction \"conv3x3_time_multiplex:conv1\|sliding_window_3x3:slider\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776207 ""}  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351776207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "D:/Uni/FYP/db/lpm_divide_m3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Uni/FYP/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Uni/FYP/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|lpm_divide:Mod1\"" {  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351776504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|lpm_divide:Mod1 " "Instantiated megafunction \"conv3x3_time_multiplex2:conv2\|sliding_window_3x3:slider\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750351776504 ""}  } { { "../Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" "" { Text "D:/Uni/Conv3x3/conv3x3_time_multiplex/sliding_window_3x3.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750351776504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/Uni/FYP/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Uni/FYP/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Uni/FYP/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750351776587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351776587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750351787510 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750351801699 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"conv3x3_time_multiplex2:conv2\|conv2w:weight_rom_inst\|altsyncram:altsyncram_component\|altsyncram_e3q1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_e3q1.tdf" "" { Text "D:/Uni/FYP/db/altsyncram_e3q1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "conv2w.v" "" { Text "D:/Uni/FYP/conv2w.v" 86 0 0 } } { "conv3x3_time_multiplex2.v" "" { Text "D:/Uni/FYP/conv3x3_time_multiplex2.v" 120 0 0 } } { "cnn.v" "" { Text "D:/Uni/FYP/cnn.v" 59 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351801766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Uni/FYP/output_files/cnn.map.smsg " "Generated suppressed messages file D:/Uni/FYP/output_files/cnn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351802136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750351802860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750351802860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16712 " "Implemented 16712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750351803986 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750351803986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16533 " "Implemented 16533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750351803986 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750351803986 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750351803986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750351803986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5429 " "Peak virtual memory: 5429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750351804049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 00:50:04 2025 " "Processing ended: Fri Jun 20 00:50:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750351804049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750351804049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750351804049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750351804049 ""}
