vendor_name = ModelSim
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/dds_sine.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/Sine_testbench.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/db/altsyncram_ptv.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/db/dds_sine.dds_sine0.rtl.mif
design_name = hard_block
design_name = dds_sine
instance = comp, \o_sine[0]~output\, o_sine[0]~output, dds_sine, 1
instance = comp, \o_sine[1]~output\, o_sine[1]~output, dds_sine, 1
instance = comp, \o_sine[2]~output\, o_sine[2]~output, dds_sine, 1
instance = comp, \o_sine[3]~output\, o_sine[3]~output, dds_sine, 1
instance = comp, \o_sine[4]~output\, o_sine[4]~output, dds_sine, 1
instance = comp, \o_sine[5]~output\, o_sine[5]~output, dds_sine, 1
instance = comp, \o_sine[6]~output\, o_sine[6]~output, dds_sine, 1
instance = comp, \o_sine[7]~output\, o_sine[7]~output, dds_sine, 1
instance = comp, \o_sine[8]~output\, o_sine[8]~output, dds_sine, 1
instance = comp, \o_sine[9]~output\, o_sine[9]~output, dds_sine, 1
instance = comp, \o_sine[10]~output\, o_sine[10]~output, dds_sine, 1
instance = comp, \o_sine[11]~output\, o_sine[11]~output, dds_sine, 1
instance = comp, \o_sine[12]~output\, o_sine[12]~output, dds_sine, 1
instance = comp, \o_sine[13]~output\, o_sine[13]~output, dds_sine, 1
instance = comp, \i_clk~input\, i_clk~input, dds_sine, 1
instance = comp, \i_clk~inputclkctrl\, i_clk~inputclkctrl, dds_sine, 1
instance = comp, \i_rstb~input\, i_rstb~input, dds_sine, 1
instance = comp, \i_rstb~inputclkctrl\, i_rstb~inputclkctrl, dds_sine, 1
instance = comp, \i_fcw[19]~input\, i_fcw[19]~input, dds_sine, 1
instance = comp, \r_fcw[19]~feeder\, r_fcw[19]~feeder, dds_sine, 1
instance = comp, \r_fcw[19]\, r_fcw[19], dds_sine, 1
instance = comp, \i_fcw[18]~input\, i_fcw[18]~input, dds_sine, 1
instance = comp, \r_fcw[18]~feeder\, r_fcw[18]~feeder, dds_sine, 1
instance = comp, \r_fcw[18]\, r_fcw[18], dds_sine, 1
instance = comp, \i_fcw[17]~input\, i_fcw[17]~input, dds_sine, 1
instance = comp, \r_fcw[17]~feeder\, r_fcw[17]~feeder, dds_sine, 1
instance = comp, \r_fcw[17]\, r_fcw[17], dds_sine, 1
instance = comp, \i_fcw[16]~input\, i_fcw[16]~input, dds_sine, 1
instance = comp, \r_fcw[16]~feeder\, r_fcw[16]~feeder, dds_sine, 1
instance = comp, \r_fcw[16]\, r_fcw[16], dds_sine, 1
instance = comp, \i_fcw[15]~input\, i_fcw[15]~input, dds_sine, 1
instance = comp, \r_fcw[15]~feeder\, r_fcw[15]~feeder, dds_sine, 1
instance = comp, \r_fcw[15]\, r_fcw[15], dds_sine, 1
instance = comp, \i_fcw[14]~input\, i_fcw[14]~input, dds_sine, 1
instance = comp, \r_fcw[14]~feeder\, r_fcw[14]~feeder, dds_sine, 1
instance = comp, \r_fcw[14]\, r_fcw[14], dds_sine, 1
instance = comp, \i_fcw[13]~input\, i_fcw[13]~input, dds_sine, 1
instance = comp, \r_fcw[13]~feeder\, r_fcw[13]~feeder, dds_sine, 1
instance = comp, \r_fcw[13]\, r_fcw[13], dds_sine, 1
instance = comp, \i_fcw[12]~input\, i_fcw[12]~input, dds_sine, 1
instance = comp, \r_fcw[12]~feeder\, r_fcw[12]~feeder, dds_sine, 1
instance = comp, \r_fcw[12]\, r_fcw[12], dds_sine, 1
instance = comp, \i_fcw[11]~input\, i_fcw[11]~input, dds_sine, 1
instance = comp, \r_fcw[11]~feeder\, r_fcw[11]~feeder, dds_sine, 1
instance = comp, \r_fcw[11]\, r_fcw[11], dds_sine, 1
instance = comp, \i_fcw[10]~input\, i_fcw[10]~input, dds_sine, 1
instance = comp, \r_fcw[10]~feeder\, r_fcw[10]~feeder, dds_sine, 1
instance = comp, \r_fcw[10]\, r_fcw[10], dds_sine, 1
instance = comp, \i_fcw[9]~input\, i_fcw[9]~input, dds_sine, 1
instance = comp, \r_fcw[9]~feeder\, r_fcw[9]~feeder, dds_sine, 1
instance = comp, \r_fcw[9]\, r_fcw[9], dds_sine, 1
instance = comp, \i_fcw[8]~input\, i_fcw[8]~input, dds_sine, 1
instance = comp, \r_fcw[8]\, r_fcw[8], dds_sine, 1
instance = comp, \i_fcw[7]~input\, i_fcw[7]~input, dds_sine, 1
instance = comp, \r_fcw[7]\, r_fcw[7], dds_sine, 1
instance = comp, \i_fcw[6]~input\, i_fcw[6]~input, dds_sine, 1
instance = comp, \r_fcw[6]\, r_fcw[6], dds_sine, 1
instance = comp, \i_fcw[5]~input\, i_fcw[5]~input, dds_sine, 1
instance = comp, \r_fcw[5]\, r_fcw[5], dds_sine, 1
instance = comp, \i_fcw[4]~input\, i_fcw[4]~input, dds_sine, 1
instance = comp, \r_fcw[4]\, r_fcw[4], dds_sine, 1
instance = comp, \i_fcw[3]~input\, i_fcw[3]~input, dds_sine, 1
instance = comp, \r_fcw[3]\, r_fcw[3], dds_sine, 1
instance = comp, \i_fcw[2]~input\, i_fcw[2]~input, dds_sine, 1
instance = comp, \r_fcw[2]\, r_fcw[2], dds_sine, 1
instance = comp, \i_fcw[1]~input\, i_fcw[1]~input, dds_sine, 1
instance = comp, \r_fcw[1]\, r_fcw[1], dds_sine, 1
instance = comp, \i_fcw[0]~input\, i_fcw[0]~input, dds_sine, 1
instance = comp, \r_fcw[0]\, r_fcw[0], dds_sine, 1
instance = comp, \r_nco[0]~32\, r_nco[0]~32, dds_sine, 1
instance = comp, \r_nco[0]~feeder\, r_nco[0]~feeder, dds_sine, 1
instance = comp, \i_start_phase[0]~input\, i_start_phase[0]~input, dds_sine, 1
instance = comp, \r_start_phase[0]~feeder\, r_start_phase[0]~feeder, dds_sine, 1
instance = comp, \r_start_phase[0]\, r_start_phase[0], dds_sine, 1
instance = comp, \i_sync_reset~input\, i_sync_reset~input, dds_sine, 1
instance = comp, \r_sync_reset~0\, r_sync_reset~0, dds_sine, 1
instance = comp, \r_nco[0]\, r_nco[0], dds_sine, 1
instance = comp, \r_nco[1]~34\, r_nco[1]~34, dds_sine, 1
instance = comp, \r_nco[1]~feeder\, r_nco[1]~feeder, dds_sine, 1
instance = comp, \i_start_phase[1]~input\, i_start_phase[1]~input, dds_sine, 1
instance = comp, \r_start_phase[1]~feeder\, r_start_phase[1]~feeder, dds_sine, 1
instance = comp, \r_start_phase[1]\, r_start_phase[1], dds_sine, 1
instance = comp, \r_nco[1]\, r_nco[1], dds_sine, 1
instance = comp, \r_nco[2]~36\, r_nco[2]~36, dds_sine, 1
instance = comp, \r_nco[2]~feeder\, r_nco[2]~feeder, dds_sine, 1
instance = comp, \i_start_phase[2]~input\, i_start_phase[2]~input, dds_sine, 1
instance = comp, \r_start_phase[2]~feeder\, r_start_phase[2]~feeder, dds_sine, 1
instance = comp, \r_start_phase[2]\, r_start_phase[2], dds_sine, 1
instance = comp, \r_nco[2]\, r_nco[2], dds_sine, 1
instance = comp, \r_nco[3]~38\, r_nco[3]~38, dds_sine, 1
instance = comp, \r_nco[3]~feeder\, r_nco[3]~feeder, dds_sine, 1
instance = comp, \i_start_phase[3]~input\, i_start_phase[3]~input, dds_sine, 1
instance = comp, \r_start_phase[3]~feeder\, r_start_phase[3]~feeder, dds_sine, 1
instance = comp, \r_start_phase[3]\, r_start_phase[3], dds_sine, 1
instance = comp, \r_nco[3]\, r_nco[3], dds_sine, 1
instance = comp, \r_nco[4]~40\, r_nco[4]~40, dds_sine, 1
instance = comp, \r_nco[4]~feeder\, r_nco[4]~feeder, dds_sine, 1
instance = comp, \i_start_phase[4]~input\, i_start_phase[4]~input, dds_sine, 1
instance = comp, \r_start_phase[4]~feeder\, r_start_phase[4]~feeder, dds_sine, 1
instance = comp, \r_start_phase[4]\, r_start_phase[4], dds_sine, 1
instance = comp, \r_nco[4]\, r_nco[4], dds_sine, 1
instance = comp, \r_nco[5]~42\, r_nco[5]~42, dds_sine, 1
instance = comp, \r_nco[5]~feeder\, r_nco[5]~feeder, dds_sine, 1
instance = comp, \i_start_phase[5]~input\, i_start_phase[5]~input, dds_sine, 1
instance = comp, \r_start_phase[5]~feeder\, r_start_phase[5]~feeder, dds_sine, 1
instance = comp, \r_start_phase[5]\, r_start_phase[5], dds_sine, 1
instance = comp, \r_nco[5]\, r_nco[5], dds_sine, 1
instance = comp, \r_nco[6]~44\, r_nco[6]~44, dds_sine, 1
instance = comp, \r_nco[6]~feeder\, r_nco[6]~feeder, dds_sine, 1
instance = comp, \i_start_phase[6]~input\, i_start_phase[6]~input, dds_sine, 1
instance = comp, \r_start_phase[6]~feeder\, r_start_phase[6]~feeder, dds_sine, 1
instance = comp, \r_start_phase[6]\, r_start_phase[6], dds_sine, 1
instance = comp, \r_nco[6]\, r_nco[6], dds_sine, 1
instance = comp, \r_nco[7]~46\, r_nco[7]~46, dds_sine, 1
instance = comp, \r_nco[7]~feeder\, r_nco[7]~feeder, dds_sine, 1
instance = comp, \i_start_phase[7]~input\, i_start_phase[7]~input, dds_sine, 1
instance = comp, \r_start_phase[7]~feeder\, r_start_phase[7]~feeder, dds_sine, 1
instance = comp, \r_start_phase[7]\, r_start_phase[7], dds_sine, 1
instance = comp, \r_nco[7]\, r_nco[7], dds_sine, 1
instance = comp, \r_nco[8]~48\, r_nco[8]~48, dds_sine, 1
instance = comp, \r_nco[8]~feeder\, r_nco[8]~feeder, dds_sine, 1
instance = comp, \i_start_phase[8]~input\, i_start_phase[8]~input, dds_sine, 1
instance = comp, \r_start_phase[8]~feeder\, r_start_phase[8]~feeder, dds_sine, 1
instance = comp, \r_start_phase[8]\, r_start_phase[8], dds_sine, 1
instance = comp, \r_nco[8]\, r_nco[8], dds_sine, 1
instance = comp, \r_nco[9]~50\, r_nco[9]~50, dds_sine, 1
instance = comp, \r_nco[9]~feeder\, r_nco[9]~feeder, dds_sine, 1
instance = comp, \i_start_phase[9]~input\, i_start_phase[9]~input, dds_sine, 1
instance = comp, \r_start_phase[9]~feeder\, r_start_phase[9]~feeder, dds_sine, 1
instance = comp, \r_start_phase[9]\, r_start_phase[9], dds_sine, 1
instance = comp, \r_nco[9]\, r_nco[9], dds_sine, 1
instance = comp, \r_nco[10]~52\, r_nco[10]~52, dds_sine, 1
instance = comp, \r_nco[10]~feeder\, r_nco[10]~feeder, dds_sine, 1
instance = comp, \i_start_phase[10]~input\, i_start_phase[10]~input, dds_sine, 1
instance = comp, \r_start_phase[10]~feeder\, r_start_phase[10]~feeder, dds_sine, 1
instance = comp, \r_start_phase[10]\, r_start_phase[10], dds_sine, 1
instance = comp, \r_nco[10]\, r_nco[10], dds_sine, 1
instance = comp, \r_nco[11]~54\, r_nco[11]~54, dds_sine, 1
instance = comp, \r_nco[11]~feeder\, r_nco[11]~feeder, dds_sine, 1
instance = comp, \i_start_phase[11]~input\, i_start_phase[11]~input, dds_sine, 1
instance = comp, \r_start_phase[11]~feeder\, r_start_phase[11]~feeder, dds_sine, 1
instance = comp, \r_start_phase[11]\, r_start_phase[11], dds_sine, 1
instance = comp, \r_nco[11]\, r_nco[11], dds_sine, 1
instance = comp, \r_nco[12]~56\, r_nco[12]~56, dds_sine, 1
instance = comp, \r_nco[12]~feeder\, r_nco[12]~feeder, dds_sine, 1
instance = comp, \i_start_phase[12]~input\, i_start_phase[12]~input, dds_sine, 1
instance = comp, \r_start_phase[12]~feeder\, r_start_phase[12]~feeder, dds_sine, 1
instance = comp, \r_start_phase[12]\, r_start_phase[12], dds_sine, 1
instance = comp, \r_nco[12]\, r_nco[12], dds_sine, 1
instance = comp, \r_nco[13]~58\, r_nco[13]~58, dds_sine, 1
instance = comp, \r_nco[13]~feeder\, r_nco[13]~feeder, dds_sine, 1
instance = comp, \i_start_phase[13]~input\, i_start_phase[13]~input, dds_sine, 1
instance = comp, \r_start_phase[13]~feeder\, r_start_phase[13]~feeder, dds_sine, 1
instance = comp, \r_start_phase[13]\, r_start_phase[13], dds_sine, 1
instance = comp, \r_nco[13]\, r_nco[13], dds_sine, 1
instance = comp, \r_nco[14]~60\, r_nco[14]~60, dds_sine, 1
instance = comp, \r_nco[14]~feeder\, r_nco[14]~feeder, dds_sine, 1
instance = comp, \i_start_phase[14]~input\, i_start_phase[14]~input, dds_sine, 1
instance = comp, \r_start_phase[14]~feeder\, r_start_phase[14]~feeder, dds_sine, 1
instance = comp, \r_start_phase[14]\, r_start_phase[14], dds_sine, 1
instance = comp, \r_nco[14]\, r_nco[14], dds_sine, 1
instance = comp, \r_nco[15]~62\, r_nco[15]~62, dds_sine, 1
instance = comp, \r_nco[15]~feeder\, r_nco[15]~feeder, dds_sine, 1
instance = comp, \i_start_phase[15]~input\, i_start_phase[15]~input, dds_sine, 1
instance = comp, \r_start_phase[15]~feeder\, r_start_phase[15]~feeder, dds_sine, 1
instance = comp, \r_start_phase[15]\, r_start_phase[15], dds_sine, 1
instance = comp, \r_nco[15]\, r_nco[15], dds_sine, 1
instance = comp, \r_nco[16]~64\, r_nco[16]~64, dds_sine, 1
instance = comp, \r_nco[16]~feeder\, r_nco[16]~feeder, dds_sine, 1
instance = comp, \i_start_phase[16]~input\, i_start_phase[16]~input, dds_sine, 1
instance = comp, \r_start_phase[16]~feeder\, r_start_phase[16]~feeder, dds_sine, 1
instance = comp, \r_start_phase[16]\, r_start_phase[16], dds_sine, 1
instance = comp, \r_nco[16]\, r_nco[16], dds_sine, 1
instance = comp, \r_nco[17]~66\, r_nco[17]~66, dds_sine, 1
instance = comp, \i_start_phase[17]~input\, i_start_phase[17]~input, dds_sine, 1
instance = comp, \r_start_phase[17]~feeder\, r_start_phase[17]~feeder, dds_sine, 1
instance = comp, \r_start_phase[17]\, r_start_phase[17], dds_sine, 1
instance = comp, \r_nco[17]\, r_nco[17], dds_sine, 1
instance = comp, \r_nco[18]~68\, r_nco[18]~68, dds_sine, 1
instance = comp, \r_nco[18]~feeder\, r_nco[18]~feeder, dds_sine, 1
instance = comp, \i_start_phase[18]~input\, i_start_phase[18]~input, dds_sine, 1
instance = comp, \r_start_phase[18]~feeder\, r_start_phase[18]~feeder, dds_sine, 1
instance = comp, \r_start_phase[18]\, r_start_phase[18], dds_sine, 1
instance = comp, \r_nco[18]\, r_nco[18], dds_sine, 1
instance = comp, \r_nco[19]~70\, r_nco[19]~70, dds_sine, 1
instance = comp, \i_start_phase[19]~input\, i_start_phase[19]~input, dds_sine, 1
instance = comp, \r_start_phase[19]~feeder\, r_start_phase[19]~feeder, dds_sine, 1
instance = comp, \r_start_phase[19]\, r_start_phase[19], dds_sine, 1
instance = comp, \r_nco[19]\, r_nco[19], dds_sine, 1
instance = comp, \lut_addr[0]~feeder\, lut_addr[0]~feeder, dds_sine, 1
instance = comp, \lut_addr[0]\, lut_addr[0], dds_sine, 1
instance = comp, \i_fcw[20]~input\, i_fcw[20]~input, dds_sine, 1
instance = comp, \r_fcw[20]~feeder\, r_fcw[20]~feeder, dds_sine, 1
instance = comp, \r_fcw[20]\, r_fcw[20], dds_sine, 1
instance = comp, \r_nco[20]~72\, r_nco[20]~72, dds_sine, 1
instance = comp, \i_start_phase[20]~input\, i_start_phase[20]~input, dds_sine, 1
instance = comp, \r_start_phase[20]~feeder\, r_start_phase[20]~feeder, dds_sine, 1
instance = comp, \r_start_phase[20]\, r_start_phase[20], dds_sine, 1
instance = comp, \r_nco[20]\, r_nco[20], dds_sine, 1
instance = comp, \lut_addr[1]~feeder\, lut_addr[1]~feeder, dds_sine, 1
instance = comp, \lut_addr[1]\, lut_addr[1], dds_sine, 1
instance = comp, \i_fcw[21]~input\, i_fcw[21]~input, dds_sine, 1
instance = comp, \r_fcw[21]~feeder\, r_fcw[21]~feeder, dds_sine, 1
instance = comp, \r_fcw[21]\, r_fcw[21], dds_sine, 1
instance = comp, \r_nco[21]~74\, r_nco[21]~74, dds_sine, 1
instance = comp, \r_nco[21]~feeder\, r_nco[21]~feeder, dds_sine, 1
instance = comp, \i_start_phase[21]~input\, i_start_phase[21]~input, dds_sine, 1
instance = comp, \r_start_phase[21]\, r_start_phase[21], dds_sine, 1
instance = comp, \r_nco[21]\, r_nco[21], dds_sine, 1
instance = comp, \lut_addr[2]~feeder\, lut_addr[2]~feeder, dds_sine, 1
instance = comp, \lut_addr[2]\, lut_addr[2], dds_sine, 1
instance = comp, \i_fcw[22]~input\, i_fcw[22]~input, dds_sine, 1
instance = comp, \r_fcw[22]~feeder\, r_fcw[22]~feeder, dds_sine, 1
instance = comp, \r_fcw[22]\, r_fcw[22], dds_sine, 1
instance = comp, \r_nco[22]~76\, r_nco[22]~76, dds_sine, 1
instance = comp, \r_nco[22]~feeder\, r_nco[22]~feeder, dds_sine, 1
instance = comp, \i_start_phase[22]~input\, i_start_phase[22]~input, dds_sine, 1
instance = comp, \r_start_phase[22]~feeder\, r_start_phase[22]~feeder, dds_sine, 1
instance = comp, \r_start_phase[22]\, r_start_phase[22], dds_sine, 1
instance = comp, \r_nco[22]\, r_nco[22], dds_sine, 1
instance = comp, \lut_addr[3]~feeder\, lut_addr[3]~feeder, dds_sine, 1
instance = comp, \lut_addr[3]\, lut_addr[3], dds_sine, 1
instance = comp, \i_fcw[23]~input\, i_fcw[23]~input, dds_sine, 1
instance = comp, \r_fcw[23]~feeder\, r_fcw[23]~feeder, dds_sine, 1
instance = comp, \r_fcw[23]\, r_fcw[23], dds_sine, 1
instance = comp, \r_nco[23]~78\, r_nco[23]~78, dds_sine, 1
instance = comp, \r_nco[23]~feeder\, r_nco[23]~feeder, dds_sine, 1
instance = comp, \i_start_phase[23]~input\, i_start_phase[23]~input, dds_sine, 1
instance = comp, \r_start_phase[23]\, r_start_phase[23], dds_sine, 1
instance = comp, \r_nco[23]\, r_nco[23], dds_sine, 1
instance = comp, \lut_addr[4]~feeder\, lut_addr[4]~feeder, dds_sine, 1
instance = comp, \lut_addr[4]\, lut_addr[4], dds_sine, 1
instance = comp, \i_fcw[24]~input\, i_fcw[24]~input, dds_sine, 1
instance = comp, \r_fcw[24]\, r_fcw[24], dds_sine, 1
instance = comp, \r_nco[24]~80\, r_nco[24]~80, dds_sine, 1
instance = comp, \r_nco[24]~feeder\, r_nco[24]~feeder, dds_sine, 1
instance = comp, \i_start_phase[24]~input\, i_start_phase[24]~input, dds_sine, 1
instance = comp, \r_start_phase[24]~feeder\, r_start_phase[24]~feeder, dds_sine, 1
instance = comp, \r_start_phase[24]\, r_start_phase[24], dds_sine, 1
instance = comp, \r_nco[24]\, r_nco[24], dds_sine, 1
instance = comp, \lut_addr[5]~feeder\, lut_addr[5]~feeder, dds_sine, 1
instance = comp, \lut_addr[5]\, lut_addr[5], dds_sine, 1
instance = comp, \i_fcw[25]~input\, i_fcw[25]~input, dds_sine, 1
instance = comp, \r_fcw[25]\, r_fcw[25], dds_sine, 1
instance = comp, \r_nco[25]~82\, r_nco[25]~82, dds_sine, 1
instance = comp, \r_nco[25]~feeder\, r_nco[25]~feeder, dds_sine, 1
instance = comp, \i_start_phase[25]~input\, i_start_phase[25]~input, dds_sine, 1
instance = comp, \r_start_phase[25]\, r_start_phase[25], dds_sine, 1
instance = comp, \r_nco[25]\, r_nco[25], dds_sine, 1
instance = comp, \lut_addr[6]~feeder\, lut_addr[6]~feeder, dds_sine, 1
instance = comp, \lut_addr[6]\, lut_addr[6], dds_sine, 1
instance = comp, \i_fcw[26]~input\, i_fcw[26]~input, dds_sine, 1
instance = comp, \r_fcw[26]~feeder\, r_fcw[26]~feeder, dds_sine, 1
instance = comp, \r_fcw[26]\, r_fcw[26], dds_sine, 1
instance = comp, \r_nco[26]~84\, r_nco[26]~84, dds_sine, 1
instance = comp, \r_nco[26]~feeder\, r_nco[26]~feeder, dds_sine, 1
instance = comp, \i_start_phase[26]~input\, i_start_phase[26]~input, dds_sine, 1
instance = comp, \r_start_phase[26]~feeder\, r_start_phase[26]~feeder, dds_sine, 1
instance = comp, \r_start_phase[26]\, r_start_phase[26], dds_sine, 1
instance = comp, \r_nco[26]\, r_nco[26], dds_sine, 1
instance = comp, \lut_addr[7]~feeder\, lut_addr[7]~feeder, dds_sine, 1
instance = comp, \lut_addr[7]\, lut_addr[7], dds_sine, 1
instance = comp, \i_fcw[27]~input\, i_fcw[27]~input, dds_sine, 1
instance = comp, \r_fcw[27]~feeder\, r_fcw[27]~feeder, dds_sine, 1
instance = comp, \r_fcw[27]\, r_fcw[27], dds_sine, 1
instance = comp, \r_nco[27]~86\, r_nco[27]~86, dds_sine, 1
instance = comp, \r_nco[27]~feeder\, r_nco[27]~feeder, dds_sine, 1
instance = comp, \i_start_phase[27]~input\, i_start_phase[27]~input, dds_sine, 1
instance = comp, \r_start_phase[27]\, r_start_phase[27], dds_sine, 1
instance = comp, \r_nco[27]\, r_nco[27], dds_sine, 1
instance = comp, \lut_addr[8]~feeder\, lut_addr[8]~feeder, dds_sine, 1
instance = comp, \lut_addr[8]\, lut_addr[8], dds_sine, 1
instance = comp, \i_fcw[28]~input\, i_fcw[28]~input, dds_sine, 1
instance = comp, \r_fcw[28]~feeder\, r_fcw[28]~feeder, dds_sine, 1
instance = comp, \r_fcw[28]\, r_fcw[28], dds_sine, 1
instance = comp, \r_nco[28]~88\, r_nco[28]~88, dds_sine, 1
instance = comp, \i_start_phase[28]~input\, i_start_phase[28]~input, dds_sine, 1
instance = comp, \r_start_phase[28]~feeder\, r_start_phase[28]~feeder, dds_sine, 1
instance = comp, \r_start_phase[28]\, r_start_phase[28], dds_sine, 1
instance = comp, \r_nco[28]\, r_nco[28], dds_sine, 1
instance = comp, \lut_addr[9]~feeder\, lut_addr[9]~feeder, dds_sine, 1
instance = comp, \lut_addr[9]\, lut_addr[9], dds_sine, 1
instance = comp, \i_fcw[29]~input\, i_fcw[29]~input, dds_sine, 1
instance = comp, \r_fcw[29]~feeder\, r_fcw[29]~feeder, dds_sine, 1
instance = comp, \r_fcw[29]\, r_fcw[29], dds_sine, 1
instance = comp, \r_nco[29]~90\, r_nco[29]~90, dds_sine, 1
instance = comp, \i_start_phase[29]~input\, i_start_phase[29]~input, dds_sine, 1
instance = comp, \r_start_phase[29]~feeder\, r_start_phase[29]~feeder, dds_sine, 1
instance = comp, \r_start_phase[29]\, r_start_phase[29], dds_sine, 1
instance = comp, \r_nco[29]\, r_nco[29], dds_sine, 1
instance = comp, \lut_addr[10]~feeder\, lut_addr[10]~feeder, dds_sine, 1
instance = comp, \lut_addr[10]\, lut_addr[10], dds_sine, 1
instance = comp, \i_fcw[30]~input\, i_fcw[30]~input, dds_sine, 1
instance = comp, \r_fcw[30]~feeder\, r_fcw[30]~feeder, dds_sine, 1
instance = comp, \r_fcw[30]\, r_fcw[30], dds_sine, 1
instance = comp, \r_nco[30]~92\, r_nco[30]~92, dds_sine, 1
instance = comp, \r_nco[30]~feeder\, r_nco[30]~feeder, dds_sine, 1
instance = comp, \i_start_phase[30]~input\, i_start_phase[30]~input, dds_sine, 1
instance = comp, \r_start_phase[30]~feeder\, r_start_phase[30]~feeder, dds_sine, 1
instance = comp, \r_start_phase[30]\, r_start_phase[30], dds_sine, 1
instance = comp, \r_nco[30]\, r_nco[30], dds_sine, 1
instance = comp, \lut_addr[11]~feeder\, lut_addr[11]~feeder, dds_sine, 1
instance = comp, \lut_addr[11]\, lut_addr[11], dds_sine, 1
instance = comp, \i_fcw[31]~input\, i_fcw[31]~input, dds_sine, 1
instance = comp, \r_fcw[31]~feeder\, r_fcw[31]~feeder, dds_sine, 1
instance = comp, \r_fcw[31]\, r_fcw[31], dds_sine, 1
instance = comp, \r_nco[31]~94\, r_nco[31]~94, dds_sine, 1
instance = comp, \i_start_phase[31]~input\, i_start_phase[31]~input, dds_sine, 1
instance = comp, \r_start_phase[31]\, r_start_phase[31], dds_sine, 1
instance = comp, \r_nco[31]\, r_nco[31], dds_sine, 1
instance = comp, \lut_addr[12]~feeder\, lut_addr[12]~feeder, dds_sine, 1
instance = comp, \lut_addr[12]\, lut_addr[12], dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a0\, Mux13_rtl_0|auto_generated|ram_block1a0, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a1\, Mux13_rtl_0|auto_generated|ram_block1a1, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a2\, Mux13_rtl_0|auto_generated|ram_block1a2, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a3\, Mux13_rtl_0|auto_generated|ram_block1a3, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a4\, Mux13_rtl_0|auto_generated|ram_block1a4, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a5\, Mux13_rtl_0|auto_generated|ram_block1a5, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a6\, Mux13_rtl_0|auto_generated|ram_block1a6, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a7\, Mux13_rtl_0|auto_generated|ram_block1a7, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a8\, Mux13_rtl_0|auto_generated|ram_block1a8, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a9\, Mux13_rtl_0|auto_generated|ram_block1a9, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a10\, Mux13_rtl_0|auto_generated|ram_block1a10, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a11\, Mux13_rtl_0|auto_generated|ram_block1a11, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a12\, Mux13_rtl_0|auto_generated|ram_block1a12, dds_sine, 1
instance = comp, \Mux13_rtl_0|auto_generated|ram_block1a13\, Mux13_rtl_0|auto_generated|ram_block1a13, dds_sine, 1
