Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 05:13:01 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[11]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[17]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[11]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[11]/Q (DFF_X1)                           0.09       0.09 f
  U2589/ZN (NOR2_X1)                                      0.06       0.15 r
  U1305/ZN (NAND2_X1)                                     0.04       0.18 f
  U1318/ZN (AND2_X1)                                      0.04       0.23 f
  U2159/ZN (NAND2_X1)                                     0.03       0.26 r
  U2321/ZN (OAI22_X1)                                     0.04       0.30 f
  U3047/S (FA_X1)                                         0.15       0.45 r
  U3140/ZN (XNOR2_X1)                                     0.07       0.51 r
  U3141/ZN (NAND2_X1)                                     0.03       0.55 f
  U2151/ZN (NAND2_X1)                                     0.04       0.58 r
  U3148/S (FA_X1)                                         0.12       0.70 f
  U2351/Z (XOR2_X1)                                       0.08       0.78 f
  U2285/ZN (XNOR2_X1)                                     0.06       0.84 f
  U3450/ZN (XNOR2_X1)                                     0.06       0.90 f
  U2395/ZN (XNOR2_X1)                                     0.06       0.95 f
  add_3456/B[8] (mbeDadda_mult_wRegs_DW01_add_1)          0.00       0.95 f
  add_3456/U471/ZN (AND2_X1)                              0.04       1.00 f
  add_3456/U624/ZN (AOI21_X1)                             0.05       1.05 r
  add_3456/U637/ZN (OAI21_X1)                             0.04       1.09 f
  add_3456/U412/ZN (AOI21_X1)                             0.07       1.16 r
  add_3456/U659/ZN (OAI21_X1)                             0.06       1.22 f
  add_3456/U704/ZN (AOI21_X1)                             0.05       1.27 r
  add_3456/U536/ZN (XNOR2_X1)                             0.06       1.33 r
  add_3456/SUM[23] (mbeDadda_mult_wRegs_DW01_add_1)       0.00       1.33 r
  p_reg_out/Q_reg[17]/D (DFF_X2)                          0.01       1.34 r
  data arrival time                                                  1.34

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[17]/CK (DFF_X2)                         0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.44


1
