INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/psaje/Lab_3/Lab_3.srcs/sim_1/new/TB_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_RCA'
