

================================================================
== Vivado HLS Report for 'sha_transform'
================================================================
* Date:           Mon May  2 16:40:32 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 2.883 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395| 3.160 us | 3.160 us |  395|  395|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |      192|      192|         3|          -|          -|    64|    no    |
        |- Loop 3  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 4  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 5  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 6  |       40|       40|         2|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1403|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      487|    -|
|Register             |        -|      -|     1113|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      0|     1113|     1890|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |W_U    |sha_transform_W  |        2|  0|   0|    0|    80|   32|     1|         2560|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        2|  0|   0|    0|    80|   32|     1|         2560|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln107_1_fu_523_p2  |     +    |      0|  0|  15|           7|           5|
    |add_ln107_2_fu_534_p2  |     +    |      0|  0|  15|           7|           5|
    |add_ln107_3_fu_545_p2  |     +    |      0|  0|  15|           7|           6|
    |add_ln107_fu_512_p2    |     +    |      0|  0|  15|           7|           3|
    |add_ln117_1_fu_653_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln117_2_fu_659_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln117_fu_647_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln121_1_fu_750_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln121_2_fu_756_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln121_fu_744_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln125_1_fu_859_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln125_2_fu_865_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln125_fu_853_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln129_1_fu_944_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln129_2_fu_950_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln129_fu_1006_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln132_fu_984_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln133_fu_990_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln134_fu_996_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln135_fu_1001_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln136_fu_1017_p2   |     +    |      0|  0|  39|          32|          32|
    |i_10_fu_978_p2         |     +    |      0|  0|  15|           1|           7|
    |i_6_fu_578_p2          |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_590_p2          |     +    |      0|  0|  15|           5|           1|
    |i_8_fu_704_p2          |     +    |      0|  0|  15|           1|           6|
    |i_9_fu_801_p2          |     +    |      0|  0|  15|           1|           6|
    |i_fu_495_p2            |     +    |      0|  0|  15|           5|           1|
    |temp_1_fu_762_p2       |     +    |      0|  0|  32|          32|          32|
    |temp_2_fu_871_p2       |     +    |      0|  0|  32|          32|          32|
    |temp_3_fu_1012_p2      |     +    |      0|  0|  32|          32|          32|
    |temp_fu_665_p2         |     +    |      0|  0|  32|          32|          32|
    |and_ln117_1_fu_635_p2  |    and   |      0|  0|  32|          32|          32|
    |and_ln117_fu_623_p2    |    and   |      0|  0|  32|          32|          32|
    |and_ln125_1_fu_841_p2  |    and   |      0|  0|  32|          32|          32|
    |and_ln125_fu_835_p2    |    and   |      0|  0|  32|          32|          32|
    |icmp_ln101_fu_489_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln105_fu_506_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln115_fu_584_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln119_fu_693_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln123_fu_790_p2   |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln127_fu_899_p2   |   icmp   |      0|  0|  11|           7|           7|
    |or_ln117_fu_641_p2     |    or    |      0|  0|  32|          32|          32|
    |or_ln125_1_fu_847_p2   |    or    |      0|  0|  32|          32|          32|
    |or_ln125_fu_829_p2     |    or    |      0|  0|  32|          32|          32|
    |W_d1                   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln107_1_fu_560_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln107_fu_556_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln117_fu_629_p2    |    xor   |      0|  0|  32|           2|          32|
    |xor_ln121_1_fu_738_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln121_fu_732_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln129_1_fu_933_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln129_fu_927_p2    |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1403|        1203|        1228|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |B_0_reg_251               |   9|          2|   32|         64|
    |B_1_reg_318               |   9|          2|   32|         64|
    |B_2_reg_387               |   9|          2|   32|         64|
    |B_3_reg_456               |   9|          2|   32|         64|
    |B_4_reg_261               |   9|          2|   32|         64|
    |B_5_reg_329               |   9|          2|   32|         64|
    |B_6_reg_398               |   9|          2|   32|         64|
    |B_7_reg_466               |   9|          2|   32|         64|
    |D_1_reg_240               |   9|          2|   32|         64|
    |D_2_reg_306               |   9|          2|   32|         64|
    |D_3_reg_375               |   9|          2|   32|         64|
    |D_4_reg_444               |   9|          2|   32|         64|
    |E_0_reg_219               |   9|          2|   32|         64|
    |E_1_reg_283               |   9|          2|   32|         64|
    |E_2_reg_352               |   9|          2|   32|         64|
    |E_3_reg_421               |   9|          2|   32|         64|
    |E_4_reg_229               |   9|          2|   32|         64|
    |E_5_reg_294               |   9|          2|   32|         64|
    |E_6_reg_363               |   9|          2|   32|         64|
    |E_7_reg_432               |   9|          2|   32|         64|
    |W_address0                |  33|          6|    7|         42|
    |W_address1                |  33|          6|    7|         42|
    |ap_NS_fsm                 |  97|         20|    1|         20|
    |i_0_reg_196               |   9|          2|    5|         10|
    |i_1_reg_207               |   9|          2|    7|         14|
    |i_2_reg_272               |   9|          2|    5|         10|
    |i_3_reg_341               |   9|          2|    6|         12|
    |i_4_reg_410               |   9|          2|    6|         12|
    |i_5_reg_478               |   9|          2|    7|         14|
    |sha_info_digest_address0  |  27|          5|    3|         15|
    |sha_info_digest_address1  |  27|          5|    3|         15|
    |sha_info_digest_d0        |  15|          3|   32|         96|
    |sha_info_digest_d1        |  21|          4|   32|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 487|        101|  761|       1710|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_reg_1078            |  32|   0|   32|          0|
    |B_0_reg_251           |  32|   0|   32|          0|
    |B_1_reg_318           |  32|   0|   32|          0|
    |B_2_reg_387           |  32|   0|   32|          0|
    |B_3_reg_456           |  32|   0|   32|          0|
    |B_4_reg_261           |  32|   0|   32|          0|
    |B_5_reg_329           |  32|   0|   32|          0|
    |B_6_reg_398           |  32|   0|   32|          0|
    |B_7_reg_466           |  32|   0|   32|          0|
    |B_reg_1084            |  32|   0|   32|          0|
    |C_4_reg_1190          |  32|   0|   32|          0|
    |C_reg_1090            |  32|   0|   32|          0|
    |D_1_reg_240           |  32|   0|   32|          0|
    |D_2_reg_306           |  32|   0|   32|          0|
    |D_3_reg_375           |  32|   0|   32|          0|
    |D_4_reg_444           |  32|   0|   32|          0|
    |D_reg_1096            |  32|   0|   32|          0|
    |E_0_reg_219           |  32|   0|   32|          0|
    |E_1_reg_283           |  32|   0|   32|          0|
    |E_2_reg_352           |  32|   0|   32|          0|
    |E_3_reg_421           |  32|   0|   32|          0|
    |E_4_reg_229           |  32|   0|   32|          0|
    |E_5_reg_294           |  32|   0|   32|          0|
    |E_6_reg_363           |  32|   0|   32|          0|
    |E_7_reg_432           |  32|   0|   32|          0|
    |E_reg_1102            |  32|   0|   32|          0|
    |W_load_1_reg_1058     |  32|   0|   32|          0|
    |W_load_reg_1053       |  32|   0|   32|          0|
    |add_ln129_2_reg_1185  |  32|   0|   32|          0|
    |add_ln134_reg_1200    |  32|   0|   32|          0|
    |add_ln135_reg_1205    |  32|   0|   32|          0|
    |add_ln136_reg_1215    |  32|   0|   32|          0|
    |ap_CS_fsm             |  19|   0|   19|          0|
    |i_0_reg_196           |   5|   0|    5|          0|
    |i_10_reg_1195         |   7|   0|    7|          0|
    |i_1_reg_207           |   7|   0|    7|          0|
    |i_2_reg_272           |   5|   0|    5|          0|
    |i_3_reg_341           |   6|   0|    6|          0|
    |i_4_reg_410           |   6|   0|    6|          0|
    |i_5_reg_478           |   7|   0|    7|          0|
    |i_7_reg_1111          |   5|   0|    5|          0|
    |i_8_reg_1139          |   6|   0|    6|          0|
    |i_9_reg_1162          |   6|   0|    6|          0|
    |i_reg_1025            |   5|   0|    5|          0|
    |zext_ln103_reg_1030   |   5|   0|   64|         59|
    +----------------------+----+----+-----+-----------+
    |Total                 |1113|   0| 1172|         59|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|sha_info_data_address0    | out |    4|  ap_memory |  sha_info_data  |     array    |
|sha_info_data_ce0         | out |    1|  ap_memory |  sha_info_data  |     array    |
|sha_info_data_q0          |  in |   32|  ap_memory |  sha_info_data  |     array    |
|sha_info_digest_address0  | out |    3|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_ce0       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_we0       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_d0        | out |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_q0        |  in |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_address1  | out |    3|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_ce1       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_we1       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_d1        | out |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_q1        |  in |   32|  ap_memory | sha_info_digest |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 16 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%W = alloca [80 x i32], align 16" [benchmarks/sha/sha.c:99]   --->   Operation 20 'alloca' 'W' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "br label %1" [benchmarks/sha/sha.c:101]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.72ns)   --->   "%icmp_ln101 = icmp eq i5 %i_0, -16" [benchmarks/sha/sha.c:101]   --->   Operation 23 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.82ns)   --->   "%i = add i5 %i_0, 1" [benchmarks/sha/sha.c:101]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %.preheader6.preheader, label %2" [benchmarks/sha/sha.c:101]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %i_0 to i64" [benchmarks/sha/sha.c:103]   --->   Operation 27 'zext' 'zext_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr inbounds [16 x i32]* @sha_info_data, i64 0, i64 %zext_ln103" [benchmarks/sha/sha.c:103]   --->   Operation 28 'getelementptr' 'sha_info_data_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.73ns)   --->   "%sha_info_data_load = load i32* %sha_info_data_addr, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 29 'load' 'sha_info_data_load' <Predicate = (!icmp_ln101)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "br label %.preheader6" [benchmarks/sha/sha.c:105]   --->   Operation 30 'br' <Predicate = (icmp_ln101)> <Delay = 0.73>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 31 [1/2] (0.73ns)   --->   "%sha_info_data_load = load i32* %sha_info_data_addr, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 31 'load' 'sha_info_data_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%W_addr = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln103" [benchmarks/sha/sha.c:103]   --->   Operation 32 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load, i32* %W_addr, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [benchmarks/sha/sha.c:101]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.15>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_6, %3 ], [ 16, %.preheader6.preheader ]"   --->   Operation 35 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.71ns)   --->   "%icmp_ln105 = icmp eq i7 %i_1, -48" [benchmarks/sha/sha.c:105]   --->   Operation 36 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %4, label %3" [benchmarks/sha/sha.c:105]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln107 = add i7 %i_1, -3" [benchmarks/sha/sha.c:107]   --->   Operation 39 'add' 'add_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i7 %add_ln107 to i64" [benchmarks/sha/sha.c:107]   --->   Operation 40 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%W_addr_1 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln107" [benchmarks/sha/sha.c:107]   --->   Operation 41 'getelementptr' 'W_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.29ns)   --->   "%W_load = load i32* %W_addr_1, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 42 'load' 'W_load' <Predicate = (!icmp_ln105)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln107_1 = add i7 %i_1, -8" [benchmarks/sha/sha.c:107]   --->   Operation 43 'add' 'add_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i7 %add_ln107_1 to i64" [benchmarks/sha/sha.c:107]   --->   Operation 44 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%W_addr_2 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln107_1" [benchmarks/sha/sha.c:107]   --->   Operation 45 'getelementptr' 'W_addr_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.29ns)   --->   "%W_load_1 = load i32* %W_addr_2, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 46 'load' 'W_load_1' <Predicate = (!icmp_ln105)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 47 [2/2] (0.73ns)   --->   "%A = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:109]   --->   Operation 47 'load' 'A' <Predicate = (icmp_ln105)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 5 <SV = 3> <Delay = 2.15>
ST_5 : Operation 48 [1/2] (1.29ns)   --->   "%W_load = load i32* %W_addr_1, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 48 'load' 'W_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 49 [1/2] (1.29ns)   --->   "%W_load_1 = load i32* %W_addr_2, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 49 'load' 'W_load_1' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln107_2 = add i7 %i_1, -14" [benchmarks/sha/sha.c:107]   --->   Operation 50 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i7 %add_ln107_2 to i64" [benchmarks/sha/sha.c:107]   --->   Operation 51 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%W_addr_3 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln107_2" [benchmarks/sha/sha.c:107]   --->   Operation 52 'getelementptr' 'W_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (1.29ns)   --->   "%W_load_2 = load i32* %W_addr_3, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 53 'load' 'W_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln107_3 = add i7 %i_1, -16" [benchmarks/sha/sha.c:107]   --->   Operation 54 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i7 %add_ln107_3 to i64" [benchmarks/sha/sha.c:107]   --->   Operation 55 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%W_addr_4 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln107_3" [benchmarks/sha/sha.c:107]   --->   Operation 56 'getelementptr' 'W_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (1.29ns)   --->   "%W_load_3 = load i32* %W_addr_4, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 57 'load' 'W_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 6 <SV = 4> <Delay = 2.88>
ST_6 : Operation 58 [1/2] (1.29ns)   --->   "%W_load_2 = load i32* %W_addr_3, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 58 'load' 'W_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 59 [1/2] (1.29ns)   --->   "%W_load_3 = load i32* %W_addr_4, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 59 'load' 'W_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_2)   --->   "%xor_ln107 = xor i32 %W_load_1, %W_load" [benchmarks/sha/sha.c:107]   --->   Operation 60 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_2)   --->   "%xor_ln107_1 = xor i32 %W_load_2, %W_load_3" [benchmarks/sha/sha.c:107]   --->   Operation 61 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_2 = xor i32 %xor_ln107_1, %xor_ln107" [benchmarks/sha/sha.c:107]   --->   Operation 62 'xor' 'xor_ln107_2' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i7 %i_1 to i64" [benchmarks/sha/sha.c:107]   --->   Operation 63 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%W_addr_5 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln107_4" [benchmarks/sha/sha.c:107]   --->   Operation 64 'getelementptr' 'W_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_2, i32* %W_addr_5, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 66 [1/1] (0.85ns)   --->   "%i_6 = add i7 %i_1, 1" [benchmarks/sha/sha.c:105]   --->   Operation 66 'add' 'i_6' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader6" [benchmarks/sha/sha.c:105]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.73>
ST_7 : Operation 68 [1/2] (0.73ns)   --->   "%A = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:109]   --->   Operation 68 'load' 'A' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 69 [2/2] (0.73ns)   --->   "%B = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:110]   --->   Operation 69 'load' 'B' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 70 [2/2] (0.73ns)   --->   "%C = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:111]   --->   Operation 70 'load' 'C' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 8 <SV = 4> <Delay = 0.73>
ST_8 : Operation 71 [1/2] (0.73ns)   --->   "%B = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:110]   --->   Operation 71 'load' 'B' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 72 [1/2] (0.73ns)   --->   "%C = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:111]   --->   Operation 72 'load' 'C' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 73 [2/2] (0.73ns)   --->   "%D = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:112]   --->   Operation 73 'load' 'D' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 74 [2/2] (0.73ns)   --->   "%E = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:113]   --->   Operation 74 'load' 'E' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 9 <SV = 5> <Delay = 0.73>
ST_9 : Operation 75 [1/2] (0.73ns)   --->   "%D = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:112]   --->   Operation 75 'load' 'D' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 76 [1/2] (0.73ns)   --->   "%E = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:113]   --->   Operation 76 'load' 'E' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 77 [1/1] (0.73ns)   --->   "br label %5" [benchmarks/sha/sha.c:115]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.73>

State 10 <SV = 6> <Delay = 1.29>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%E_0 = phi i32 [ %E, %4 ], [ %E_4, %6 ]"   --->   Operation 78 'phi' 'E_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%E_4 = phi i32 [ %D, %4 ], [ %D_1, %6 ]"   --->   Operation 79 'phi' 'E_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%D_1 = phi i32 [ %C, %4 ], [ %C_1, %6 ]"   --->   Operation 80 'phi' 'D_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%B_0 = phi i32 [ %B, %4 ], [ %B_4, %6 ]"   --->   Operation 81 'phi' 'B_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%B_4 = phi i32 [ %A, %4 ], [ %temp, %6 ]"   --->   Operation 82 'phi' 'B_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ 0, %4 ], [ %i_7, %6 ]"   --->   Operation 83 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.72ns)   --->   "%icmp_ln115 = icmp eq i5 %i_2, -12" [benchmarks/sha/sha.c:115]   --->   Operation 84 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.82ns)   --->   "%i_7 = add i5 %i_2, 1" [benchmarks/sha/sha.c:115]   --->   Operation 86 'add' 'i_7' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %.preheader5.preheader, label %6" [benchmarks/sha/sha.c:115]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %i_2 to i64" [benchmarks/sha/sha.c:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%W_addr_6 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 89 'getelementptr' 'W_addr_6' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (1.29ns)   --->   "%W_load_4 = load i32* %W_addr_6, align 4" [benchmarks/sha/sha.c:117]   --->   Operation 90 'load' 'W_load_4' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 91 [1/1] (0.73ns)   --->   "br label %.preheader5" [benchmarks/sha/sha.c:119]   --->   Operation 91 'br' <Predicate = (icmp_ln115)> <Delay = 0.73>

State 11 <SV = 7> <Delay = 2.20>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %B_4 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 92 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_4, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 93 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117, i5 %lshr_ln)" [benchmarks/sha/sha.c:117]   --->   Operation 94 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln117 = and i32 %B_0, %D_1" [benchmarks/sha/sha.c:117]   --->   Operation 95 'and' 'and_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln117 = xor i32 %B_0, -1" [benchmarks/sha/sha.c:117]   --->   Operation 96 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln117_1 = and i32 %E_4, %xor_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 97 'and' 'and_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117 = or i32 %and_ln117, %and_ln117_1" [benchmarks/sha/sha.c:117]   --->   Operation 98 'or' 'or_ln117' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/2] (1.29ns)   --->   "%W_load_4 = load i32* %W_addr_6, align 4" [benchmarks/sha/sha.c:117]   --->   Operation 99 'load' 'W_load_4' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117 = add i32 %W_load_4, %E_0" [benchmarks/sha/sha.c:117]   --->   Operation 100 'add' 'add_ln117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i32 1518500249, %or_ln" [benchmarks/sha/sha.c:117]   --->   Operation 101 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_2 = add i32 %add_ln117_1, %or_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 102 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 103 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %add_ln117_2, %add_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 103 'add' 'temp' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i32 %B_0 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 104 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln117_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_0, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 105 'partselect' 'lshr_ln117_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%C_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_1, i30 %lshr_ln117_1)" [benchmarks/sha/sha.c:117]   --->   Operation 106 'bitconcatenate' 'C_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br label %5" [benchmarks/sha/sha.c:115]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.29>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%E_1 = phi i32 [ %E_5, %7 ], [ %E_0, %.preheader5.preheader ]"   --->   Operation 108 'phi' 'E_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%E_5 = phi i32 [ %D_2, %7 ], [ %E_4, %.preheader5.preheader ]"   --->   Operation 109 'phi' 'E_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%D_2 = phi i32 [ %C_2, %7 ], [ %D_1, %.preheader5.preheader ]"   --->   Operation 110 'phi' 'D_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%B_1 = phi i32 [ %B_5, %7 ], [ %B_0, %.preheader5.preheader ]"   --->   Operation 111 'phi' 'B_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%B_5 = phi i32 [ %temp_1, %7 ], [ %B_4, %.preheader5.preheader ]"   --->   Operation 112 'phi' 'B_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%i_3 = phi i6 [ %i_8, %7 ], [ 20, %.preheader5.preheader ]"   --->   Operation 113 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.71ns)   --->   "%icmp_ln119 = icmp eq i6 %i_3, -24" [benchmarks/sha/sha.c:119]   --->   Operation 114 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 115 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.preheader4.preheader, label %7" [benchmarks/sha/sha.c:119]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %i_3 to i64" [benchmarks/sha/sha.c:121]   --->   Operation 117 'zext' 'zext_ln121' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%W_addr_7 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln121" [benchmarks/sha/sha.c:121]   --->   Operation 118 'getelementptr' 'W_addr_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (1.29ns)   --->   "%W_load_5 = load i32* %W_addr_7, align 4" [benchmarks/sha/sha.c:121]   --->   Operation 119 'load' 'W_load_5' <Predicate = (!icmp_ln119)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_12 : Operation 120 [1/1] (0.84ns)   --->   "%i_8 = add i6 1, %i_3" [benchmarks/sha/sha.c:119]   --->   Operation 120 'add' 'i_8' <Predicate = (!icmp_ln119)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.73ns)   --->   "br label %.preheader4" [benchmarks/sha/sha.c:123]   --->   Operation 121 'br' <Predicate = (icmp_ln119)> <Delay = 0.73>

State 13 <SV = 8> <Delay = 2.20>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %B_5 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 122 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_5, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 123 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121, i5 %lshr_ln1)" [benchmarks/sha/sha.c:121]   --->   Operation 124 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_1)   --->   "%xor_ln121 = xor i32 %E_5, %B_1" [benchmarks/sha/sha.c:121]   --->   Operation 125 'xor' 'xor_ln121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_1 = xor i32 %xor_ln121, %D_2" [benchmarks/sha/sha.c:121]   --->   Operation 126 'xor' 'xor_ln121_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/2] (1.29ns)   --->   "%W_load_5 = load i32* %W_addr_7, align 4" [benchmarks/sha/sha.c:121]   --->   Operation 127 'load' 'W_load_5' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121 = add i32 %W_load_5, %E_1" [benchmarks/sha/sha.c:121]   --->   Operation 128 'add' 'add_ln121' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i32 1859775393, %or_ln1" [benchmarks/sha/sha.c:121]   --->   Operation 129 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 130 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_2 = add i32 %add_ln121_1, %xor_ln121_1" [benchmarks/sha/sha.c:121]   --->   Operation 130 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 131 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %add_ln121_2, %add_ln121" [benchmarks/sha/sha.c:121]   --->   Operation 131 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %B_1 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 132 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%lshr_ln121_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_1, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 133 'partselect' 'lshr_ln121_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%C_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_1, i30 %lshr_ln121_1)" [benchmarks/sha/sha.c:121]   --->   Operation 134 'bitconcatenate' 'C_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader5" [benchmarks/sha/sha.c:119]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.29>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%E_2 = phi i32 [ %E_6, %8 ], [ %E_1, %.preheader4.preheader ]"   --->   Operation 136 'phi' 'E_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%E_6 = phi i32 [ %D_3, %8 ], [ %E_5, %.preheader4.preheader ]"   --->   Operation 137 'phi' 'E_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%D_3 = phi i32 [ %C_3, %8 ], [ %D_2, %.preheader4.preheader ]"   --->   Operation 138 'phi' 'D_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%B_2 = phi i32 [ %B_6, %8 ], [ %B_1, %.preheader4.preheader ]"   --->   Operation 139 'phi' 'B_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%B_6 = phi i32 [ %temp_2, %8 ], [ %B_5, %.preheader4.preheader ]"   --->   Operation 140 'phi' 'B_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%i_4 = phi i6 [ %i_9, %8 ], [ -24, %.preheader4.preheader ]"   --->   Operation 141 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.71ns)   --->   "%icmp_ln123 = icmp eq i6 %i_4, -4" [benchmarks/sha/sha.c:123]   --->   Operation 142 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader.preheader, label %8" [benchmarks/sha/sha.c:123]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %i_4 to i64" [benchmarks/sha/sha.c:125]   --->   Operation 145 'zext' 'zext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%W_addr_8 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln125" [benchmarks/sha/sha.c:125]   --->   Operation 146 'getelementptr' 'W_addr_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (1.29ns)   --->   "%W_load_6 = load i32* %W_addr_8, align 4" [benchmarks/sha/sha.c:125]   --->   Operation 147 'load' 'W_load_6' <Predicate = (!icmp_ln123)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_14 : Operation 148 [1/1] (0.84ns)   --->   "%i_9 = add i6 1, %i_4" [benchmarks/sha/sha.c:123]   --->   Operation 148 'add' 'i_9' <Predicate = (!icmp_ln123)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.73ns)   --->   "br label %.preheader" [benchmarks/sha/sha.c:127]   --->   Operation 149 'br' <Predicate = (icmp_ln123)> <Delay = 0.73>

State 15 <SV = 9> <Delay = 2.20>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %B_6 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 150 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_6, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 151 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125, i5 %lshr_ln2)" [benchmarks/sha/sha.c:125]   --->   Operation 152 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%or_ln125 = or i32 %D_3, %E_6" [benchmarks/sha/sha.c:125]   --->   Operation 153 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%and_ln125 = and i32 %B_2, %or_ln125" [benchmarks/sha/sha.c:125]   --->   Operation 154 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%and_ln125_1 = and i32 %D_3, %E_6" [benchmarks/sha/sha.c:125]   --->   Operation 155 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_1 = or i32 %and_ln125, %and_ln125_1" [benchmarks/sha/sha.c:125]   --->   Operation 156 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/2] (1.29ns)   --->   "%W_load_6 = load i32* %W_addr_8, align 4" [benchmarks/sha/sha.c:125]   --->   Operation 157 'load' 'W_load_6' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125 = add i32 %W_load_6, %E_2" [benchmarks/sha/sha.c:125]   --->   Operation 158 'add' 'add_ln125' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_1 = add i32 %or_ln125_1, %or_ln2" [benchmarks/sha/sha.c:125]   --->   Operation 159 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 160 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_2 = add i32 -1894007588, %add_ln125_1" [benchmarks/sha/sha.c:125]   --->   Operation 160 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 161 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %add_ln125_2, %add_ln125" [benchmarks/sha/sha.c:125]   --->   Operation 161 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %B_2 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 162 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln125_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_2, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 163 'partselect' 'lshr_ln125_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%C_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_1, i30 %lshr_ln125_1)" [benchmarks/sha/sha.c:125]   --->   Operation 164 'bitconcatenate' 'C_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader4" [benchmarks/sha/sha.c:123]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 1.87>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%E_3 = phi i32 [ %E_7, %9 ], [ %E_2, %.preheader.preheader ]"   --->   Operation 166 'phi' 'E_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%E_7 = phi i32 [ %D_4, %9 ], [ %E_6, %.preheader.preheader ]"   --->   Operation 167 'phi' 'E_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%D_4 = phi i32 [ %C_4, %9 ], [ %D_3, %.preheader.preheader ]"   --->   Operation 168 'phi' 'D_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%B_3 = phi i32 [ %B_7, %9 ], [ %B_2, %.preheader.preheader ]"   --->   Operation 169 'phi' 'B_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%B_7 = phi i32 [ %temp_3, %9 ], [ %B_6, %.preheader.preheader ]"   --->   Operation 170 'phi' 'B_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%i_5 = phi i7 [ %i_10, %9 ], [ 60, %.preheader.preheader ]"   --->   Operation 171 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.71ns)   --->   "%icmp_ln127 = icmp eq i7 %i_5, -48" [benchmarks/sha/sha.c:127]   --->   Operation 172 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 173 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %10, label %9" [benchmarks/sha/sha.c:127]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %B_7 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 175 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_7, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 176 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129, i5 %lshr_ln3)" [benchmarks/sha/sha.c:129]   --->   Operation 177 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_1)   --->   "%xor_ln129 = xor i32 %E_7, %B_3" [benchmarks/sha/sha.c:129]   --->   Operation 178 'xor' 'xor_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_1 = xor i32 %xor_ln129, %D_4" [benchmarks/sha/sha.c:129]   --->   Operation 179 'xor' 'xor_ln129_1' <Predicate = (!icmp_ln127)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %i_5 to i64" [benchmarks/sha/sha.c:129]   --->   Operation 180 'zext' 'zext_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%W_addr_9 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %zext_ln129" [benchmarks/sha/sha.c:129]   --->   Operation 181 'getelementptr' 'W_addr_9' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 182 [2/2] (1.29ns)   --->   "%W_load_7 = load i32* %W_addr_9, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 182 'load' 'W_load_7' <Predicate = (!icmp_ln127)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_1 = add i32 -899497514, %or_ln3" [benchmarks/sha/sha.c:129]   --->   Operation 183 'add' 'add_ln129_1' <Predicate = (!icmp_ln127)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 184 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_2 = add i32 %add_ln129_1, %xor_ln129_1" [benchmarks/sha/sha.c:129]   --->   Operation 184 'add' 'add_ln129_2' <Predicate = (!icmp_ln127)> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i32 %B_3 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 185 'trunc' 'trunc_ln129_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%lshr_ln129_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_3, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 186 'partselect' 'lshr_ln129_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%C_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_1, i30 %lshr_ln129_1)" [benchmarks/sha/sha.c:129]   --->   Operation 187 'bitconcatenate' 'C_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.85ns)   --->   "%i_10 = add i7 1, %i_5" [benchmarks/sha/sha.c:127]   --->   Operation 188 'add' 'i_10' <Predicate = (!icmp_ln127)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (1.14ns)   --->   "%add_ln132 = add i32 %A, %B_7" [benchmarks/sha/sha.c:132]   --->   Operation 189 'add' 'add_ln132' <Predicate = (icmp_ln127)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.73ns)   --->   "store i32 %add_ln132, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:132]   --->   Operation 190 'store' <Predicate = (icmp_ln127)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_16 : Operation 191 [1/1] (1.14ns)   --->   "%add_ln133 = add i32 %B, %B_3" [benchmarks/sha/sha.c:133]   --->   Operation 191 'add' 'add_ln133' <Predicate = (icmp_ln127)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.73ns)   --->   "store i32 %add_ln133, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:133]   --->   Operation 192 'store' <Predicate = (icmp_ln127)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_16 : Operation 193 [1/1] (1.14ns)   --->   "%add_ln134 = add i32 %C, %D_4" [benchmarks/sha/sha.c:134]   --->   Operation 193 'add' 'add_ln134' <Predicate = (icmp_ln127)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (1.14ns)   --->   "%add_ln135 = add i32 %D, %E_7" [benchmarks/sha/sha.c:135]   --->   Operation 194 'add' 'add_ln135' <Predicate = (icmp_ln127)> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 2.20>
ST_17 : Operation 195 [1/2] (1.29ns)   --->   "%W_load_7 = load i32* %W_addr_9, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 195 'load' 'W_load_7' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_17 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129 = add i32 %W_load_7, %E_3" [benchmarks/sha/sha.c:129]   --->   Operation 196 'add' 'add_ln129' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 197 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %add_ln129_2, %add_ln129" [benchmarks/sha/sha.c:129]   --->   Operation 197 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [benchmarks/sha/sha.c:127]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 1.14>
ST_18 : Operation 199 [1/1] (0.73ns)   --->   "store i32 %add_ln134, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:134]   --->   Operation 199 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_18 : Operation 200 [1/1] (0.73ns)   --->   "store i32 %add_ln135, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:135]   --->   Operation 200 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_18 : Operation 201 [1/1] (1.14ns)   --->   "%add_ln136 = add i32 %E, %E_3" [benchmarks/sha/sha.c:136]   --->   Operation 201 'add' 'add_ln136' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 0.73>
ST_19 : Operation 202 [1/1] (0.73ns)   --->   "store i32 %add_ln136, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:136]   --->   Operation 202 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "ret void" [benchmarks/sha/sha.c:137]   --->   Operation 203 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
W                  (alloca           ) [ 00111111111111111100]
br_ln101           (br               ) [ 01110000000000000000]
i_0                (phi              ) [ 00100000000000000000]
icmp_ln101         (icmp             ) [ 00110000000000000000]
empty              (speclooptripcount) [ 00000000000000000000]
i                  (add              ) [ 01110000000000000000]
br_ln101           (br               ) [ 00000000000000000000]
zext_ln103         (zext             ) [ 00010000000000000000]
sha_info_data_addr (getelementptr    ) [ 00010000000000000000]
br_ln105           (br               ) [ 00111110000000000000]
sha_info_data_load (load             ) [ 00000000000000000000]
W_addr             (getelementptr    ) [ 00000000000000000000]
store_ln103        (store            ) [ 00000000000000000000]
br_ln101           (br               ) [ 01110000000000000000]
i_1                (phi              ) [ 00001110000000000000]
icmp_ln105         (icmp             ) [ 00001110000000000000]
empty_5            (speclooptripcount) [ 00000000000000000000]
br_ln105           (br               ) [ 00000000000000000000]
add_ln107          (add              ) [ 00000000000000000000]
zext_ln107         (zext             ) [ 00000000000000000000]
W_addr_1           (getelementptr    ) [ 00000100000000000000]
add_ln107_1        (add              ) [ 00000000000000000000]
zext_ln107_1       (zext             ) [ 00000000000000000000]
W_addr_2           (getelementptr    ) [ 00000100000000000000]
W_load             (load             ) [ 00000010000000000000]
W_load_1           (load             ) [ 00000010000000000000]
add_ln107_2        (add              ) [ 00000000000000000000]
zext_ln107_2       (zext             ) [ 00000000000000000000]
W_addr_3           (getelementptr    ) [ 00000010000000000000]
add_ln107_3        (add              ) [ 00000000000000000000]
zext_ln107_3       (zext             ) [ 00000000000000000000]
W_addr_4           (getelementptr    ) [ 00000010000000000000]
W_load_2           (load             ) [ 00000000000000000000]
W_load_3           (load             ) [ 00000000000000000000]
xor_ln107          (xor              ) [ 00000000000000000000]
xor_ln107_1        (xor              ) [ 00000000000000000000]
xor_ln107_2        (xor              ) [ 00000000000000000000]
zext_ln107_4       (zext             ) [ 00000000000000000000]
W_addr_5           (getelementptr    ) [ 00000000000000000000]
store_ln107        (store            ) [ 00000000000000000000]
i_6                (add              ) [ 00101110000000000000]
br_ln105           (br               ) [ 00101110000000000000]
A                  (load             ) [ 00000000111111111100]
B                  (load             ) [ 00000000011111111100]
C                  (load             ) [ 00000000011111111100]
D                  (load             ) [ 00000000011111111100]
E                  (load             ) [ 00000000011111111110]
br_ln115           (br               ) [ 00000000011100000000]
E_0                (phi              ) [ 00000000001111000000]
E_4                (phi              ) [ 00000000011111000000]
D_1                (phi              ) [ 00000000011111000000]
B_0                (phi              ) [ 00000000001111000000]
B_4                (phi              ) [ 00000000011111000000]
i_2                (phi              ) [ 00000000001000000000]
icmp_ln115         (icmp             ) [ 00000000001100000000]
empty_6            (speclooptripcount) [ 00000000000000000000]
i_7                (add              ) [ 00000000011100000000]
br_ln115           (br               ) [ 00000000000000000000]
zext_ln117         (zext             ) [ 00000000000000000000]
W_addr_6           (getelementptr    ) [ 00000000000100000000]
br_ln119           (br               ) [ 00000000001111000000]
trunc_ln117        (trunc            ) [ 00000000000000000000]
lshr_ln            (partselect       ) [ 00000000000000000000]
or_ln              (bitconcatenate   ) [ 00000000000000000000]
and_ln117          (and              ) [ 00000000000000000000]
xor_ln117          (xor              ) [ 00000000000000000000]
and_ln117_1        (and              ) [ 00000000000000000000]
or_ln117           (or               ) [ 00000000000000000000]
W_load_4           (load             ) [ 00000000000000000000]
add_ln117          (add              ) [ 00000000000000000000]
add_ln117_1        (add              ) [ 00000000000000000000]
add_ln117_2        (add              ) [ 00000000000000000000]
temp               (add              ) [ 00000000011100000000]
trunc_ln117_1      (trunc            ) [ 00000000000000000000]
lshr_ln117_1       (partselect       ) [ 00000000000000000000]
C_1                (bitconcatenate   ) [ 00000000011100000000]
br_ln115           (br               ) [ 00000000011100000000]
E_1                (phi              ) [ 00000000000011110000]
E_5                (phi              ) [ 00000000001111110000]
D_2                (phi              ) [ 00000000001111110000]
B_1                (phi              ) [ 00000000000011110000]
B_5                (phi              ) [ 00000000001111110000]
i_3                (phi              ) [ 00000000000010000000]
icmp_ln119         (icmp             ) [ 00000000000011000000]
empty_7            (speclooptripcount) [ 00000000000000000000]
br_ln119           (br               ) [ 00000000000000000000]
zext_ln121         (zext             ) [ 00000000000000000000]
W_addr_7           (getelementptr    ) [ 00000000000001000000]
i_8                (add              ) [ 00000000001011000000]
br_ln123           (br               ) [ 00000000000011110000]
trunc_ln121        (trunc            ) [ 00000000000000000000]
lshr_ln1           (partselect       ) [ 00000000000000000000]
or_ln1             (bitconcatenate   ) [ 00000000000000000000]
xor_ln121          (xor              ) [ 00000000000000000000]
xor_ln121_1        (xor              ) [ 00000000000000000000]
W_load_5           (load             ) [ 00000000000000000000]
add_ln121          (add              ) [ 00000000000000000000]
add_ln121_1        (add              ) [ 00000000000000000000]
add_ln121_2        (add              ) [ 00000000000000000000]
temp_1             (add              ) [ 00000000001011000000]
trunc_ln121_1      (trunc            ) [ 00000000000000000000]
lshr_ln121_1       (partselect       ) [ 00000000000000000000]
C_2                (bitconcatenate   ) [ 00000000001011000000]
br_ln119           (br               ) [ 00000000001011000000]
E_2                (phi              ) [ 00000000000000111100]
E_6                (phi              ) [ 00000000000011111100]
D_3                (phi              ) [ 00000000000011111100]
B_2                (phi              ) [ 00000000000000111100]
B_6                (phi              ) [ 00000000000011111100]
i_4                (phi              ) [ 00000000000000100000]
icmp_ln123         (icmp             ) [ 00000000000000110000]
empty_8            (speclooptripcount) [ 00000000000000000000]
br_ln123           (br               ) [ 00000000000000000000]
zext_ln125         (zext             ) [ 00000000000000000000]
W_addr_8           (getelementptr    ) [ 00000000000000010000]
i_9                (add              ) [ 00000000000010110000]
br_ln127           (br               ) [ 00000000000000111100]
trunc_ln125        (trunc            ) [ 00000000000000000000]
lshr_ln2           (partselect       ) [ 00000000000000000000]
or_ln2             (bitconcatenate   ) [ 00000000000000000000]
or_ln125           (or               ) [ 00000000000000000000]
and_ln125          (and              ) [ 00000000000000000000]
and_ln125_1        (and              ) [ 00000000000000000000]
or_ln125_1         (or               ) [ 00000000000000000000]
W_load_6           (load             ) [ 00000000000000000000]
add_ln125          (add              ) [ 00000000000000000000]
add_ln125_1        (add              ) [ 00000000000000000000]
add_ln125_2        (add              ) [ 00000000000000000000]
temp_2             (add              ) [ 00000000000010110000]
trunc_ln125_1      (trunc            ) [ 00000000000000000000]
lshr_ln125_1       (partselect       ) [ 00000000000000000000]
C_3                (bitconcatenate   ) [ 00000000000010110000]
br_ln123           (br               ) [ 00000000000010110000]
E_3                (phi              ) [ 00000000000000001110]
E_7                (phi              ) [ 00000000000000111100]
D_4                (phi              ) [ 00000000000000111100]
B_3                (phi              ) [ 00000000000000001000]
B_7                (phi              ) [ 00000000000000111100]
i_5                (phi              ) [ 00000000000000001000]
icmp_ln127         (icmp             ) [ 00000000000000001100]
empty_9            (speclooptripcount) [ 00000000000000000000]
br_ln127           (br               ) [ 00000000000000000000]
trunc_ln129        (trunc            ) [ 00000000000000000000]
lshr_ln3           (partselect       ) [ 00000000000000000000]
or_ln3             (bitconcatenate   ) [ 00000000000000000000]
xor_ln129          (xor              ) [ 00000000000000000000]
xor_ln129_1        (xor              ) [ 00000000000000000000]
zext_ln129         (zext             ) [ 00000000000000000000]
W_addr_9           (getelementptr    ) [ 00000000000000000100]
add_ln129_1        (add              ) [ 00000000000000000000]
add_ln129_2        (add              ) [ 00000000000000000100]
trunc_ln129_1      (trunc            ) [ 00000000000000000000]
lshr_ln129_1       (partselect       ) [ 00000000000000000000]
C_4                (bitconcatenate   ) [ 00000000000000101100]
i_10               (add              ) [ 00000000000000101100]
add_ln132          (add              ) [ 00000000000000000000]
store_ln132        (store            ) [ 00000000000000000000]
add_ln133          (add              ) [ 00000000000000000000]
store_ln133        (store            ) [ 00000000000000000000]
add_ln134          (add              ) [ 00000000000000000010]
add_ln135          (add              ) [ 00000000000000000010]
W_load_7           (load             ) [ 00000000000000000000]
add_ln129          (add              ) [ 00000000000000000000]
temp_3             (add              ) [ 00000000000000101100]
br_ln127           (br               ) [ 00000000000000101100]
store_ln134        (store            ) [ 00000000000000000000]
store_ln135        (store            ) [ 00000000000000000000]
add_ln136          (add              ) [ 00000000000000000001]
store_ln136        (store            ) [ 00000000000000000000]
ret_ln137          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sha_info_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sha_info_digest">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="W_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sha_info_data_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_data_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="W_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="1"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="7" slack="0"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln103/3 W_load/4 W_load_1/4 W_load_2/5 W_load_3/5 store_ln107/6 W_load_4/10 W_load_5/12 W_load_6/14 W_load_7/16 "/>
</bind>
</comp>

<comp id="112" class="1004" name="W_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="W_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_2/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
<pin id="161" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A/4 B/7 C/7 D/8 E/8 store_ln132/16 store_ln133/16 store_ln134/18 store_ln135/18 store_ln136/19 "/>
</bind>
</comp>

<comp id="136" class="1004" name="W_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_3/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="W_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_4/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="W_addr_5_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_5/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="W_addr_6_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_6/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="W_addr_7_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_7/12 "/>
</bind>
</comp>

<comp id="179" class="1004" name="W_addr_8_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_8/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="W_addr_9_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr_9/16 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="6" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="E_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="E_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_0/10 "/>
</bind>
</comp>

<comp id="229" class="1005" name="E_4_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="E_4 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="E_4_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_4/10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="D_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="D_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="D_1/10 "/>
</bind>
</comp>

<comp id="251" class="1005" name="B_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="B_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_0/10 "/>
</bind>
</comp>

<comp id="261" class="1005" name="B_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_4 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="B_4_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="3"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_4/10 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_2_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="283" class="1005" name="E_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_1 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="E_1_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_1/12 "/>
</bind>
</comp>

<comp id="294" class="1005" name="E_5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="E_5 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="E_5_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_5/12 "/>
</bind>
</comp>

<comp id="306" class="1005" name="D_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_2 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="D_2_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="D_2/12 "/>
</bind>
</comp>

<comp id="318" class="1005" name="B_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="B_1_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_1/12 "/>
</bind>
</comp>

<comp id="329" class="1005" name="B_5_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_5 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="B_5_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="32" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_5/12 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="1"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_3_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="6" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="352" class="1005" name="E_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_2 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="E_2_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_2/14 "/>
</bind>
</comp>

<comp id="363" class="1005" name="E_6_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="E_6 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="E_6_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_6/14 "/>
</bind>
</comp>

<comp id="375" class="1005" name="D_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_3 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="D_3_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="D_3/14 "/>
</bind>
</comp>

<comp id="387" class="1005" name="B_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_2 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="B_2_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="32" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_2/14 "/>
</bind>
</comp>

<comp id="398" class="1005" name="B_6_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_6 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="B_6_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_6/14 "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="1"/>
<pin id="412" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_4_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="6" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/14 "/>
</bind>
</comp>

<comp id="421" class="1005" name="E_3_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_3 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="E_3_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="32" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_3/16 "/>
</bind>
</comp>

<comp id="432" class="1005" name="E_7_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="E_7 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="E_7_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="32" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_7/16 "/>
</bind>
</comp>

<comp id="444" class="1005" name="D_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_4 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="D_4_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="32" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="D_4/16 "/>
</bind>
</comp>

<comp id="456" class="1005" name="B_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="B_3 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="B_3_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="32" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_3/16 "/>
</bind>
</comp>

<comp id="466" class="1005" name="B_7_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_7 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="B_7_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="B_7/16 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="1"/>
<pin id="480" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_5_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="7" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/16 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln101_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln103_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln105_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln107_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln107_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln107_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln107_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln107_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="1"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln107_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln107_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="1"/>
<pin id="547" dir="0" index="1" bw="5" slack="0"/>
<pin id="548" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_3/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln107_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_3/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln107_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xor_ln107_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_1/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln107_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107_2/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln107_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="2"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_4/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="i_6_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="2"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln115_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_7_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln117_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln117_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="lshr_ln_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="0" index="3" bw="6" slack="0"/>
<pin id="610" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="27" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="and_ln117_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="1"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln117_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln117_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_1/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln117_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln117_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln117_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln117_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="temp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="trunc_ln117_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_1/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="lshr_ln117_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="30" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="1"/>
<pin id="678" dir="0" index="2" bw="3" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln117_1/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="C_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="2" slack="0"/>
<pin id="688" dir="0" index="2" bw="30" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="C_1/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln119_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="0" index="1" bw="6" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln121_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="i_8_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="6" slack="0"/>
<pin id="707" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln121_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="lshr_ln1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="6" slack="0"/>
<pin id="719" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="27" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="xor_ln121_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln121_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121_1/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln121_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln121_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln121_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_2/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="temp_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln121_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_1/13 "/>
</bind>
</comp>

<comp id="772" class="1004" name="lshr_ln121_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="30" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="0" index="2" bw="3" slack="0"/>
<pin id="776" dir="0" index="3" bw="6" slack="0"/>
<pin id="777" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln121_1/13 "/>
</bind>
</comp>

<comp id="782" class="1004" name="C_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="2" slack="0"/>
<pin id="785" dir="0" index="2" bw="30" slack="0"/>
<pin id="786" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="C_2/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln123_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="0"/>
<pin id="792" dir="0" index="1" bw="6" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/14 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln125_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/14 "/>
</bind>
</comp>

<comp id="801" class="1004" name="i_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln125_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="1"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="0" index="3" bw="6" slack="0"/>
<pin id="816" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="or_ln2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="27" slack="0"/>
<pin id="824" dir="0" index="2" bw="5" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln125_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="0" index="1" bw="32" slack="1"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln125_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln125/15 "/>
</bind>
</comp>

<comp id="841" class="1004" name="and_ln125_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="0" index="1" bw="32" slack="1"/>
<pin id="844" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln125_1/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="or_ln125_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125_1/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln125_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="1"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln125_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln125_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="temp_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="0" index="1" bw="32" slack="0"/>
<pin id="874" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln125_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125_1/15 "/>
</bind>
</comp>

<comp id="881" class="1004" name="lshr_ln125_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="30" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="1"/>
<pin id="884" dir="0" index="2" bw="3" slack="0"/>
<pin id="885" dir="0" index="3" bw="6" slack="0"/>
<pin id="886" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln125_1/15 "/>
</bind>
</comp>

<comp id="891" class="1004" name="C_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="2" slack="0"/>
<pin id="894" dir="0" index="2" bw="30" slack="0"/>
<pin id="895" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="C_3/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln127_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="0" index="1" bw="7" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/16 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln129_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/16 "/>
</bind>
</comp>

<comp id="909" class="1004" name="lshr_ln3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="0" index="3" bw="6" slack="0"/>
<pin id="914" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/16 "/>
</bind>
</comp>

<comp id="919" class="1004" name="or_ln3_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="0" index="1" bw="27" slack="0"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="xor_ln129_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln129/16 "/>
</bind>
</comp>

<comp id="933" class="1004" name="xor_ln129_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln129_1/16 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln129_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="7" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/16 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln129_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="31" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/16 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln129_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_2/16 "/>
</bind>
</comp>

<comp id="956" class="1004" name="trunc_ln129_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129_1/16 "/>
</bind>
</comp>

<comp id="960" class="1004" name="lshr_ln129_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="30" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="3" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln129_1/16 "/>
</bind>
</comp>

<comp id="970" class="1004" name="C_4_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="2" slack="0"/>
<pin id="973" dir="0" index="2" bw="30" slack="0"/>
<pin id="974" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="C_4/16 "/>
</bind>
</comp>

<comp id="978" class="1004" name="i_10_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="7" slack="0"/>
<pin id="981" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/16 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln132_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="6"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/16 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln133_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="5"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/16 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln134_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="5"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/16 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln135_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="4"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/16 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln129_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="1"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/17 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="temp_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/17 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln136_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="5"/>
<pin id="1019" dir="0" index="1" bw="32" slack="1"/>
<pin id="1020" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/18 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="i_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="0"/>
<pin id="1027" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1030" class="1005" name="zext_ln103_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="sha_info_data_addr_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="1"/>
<pin id="1037" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sha_info_data_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="W_addr_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="7" slack="1"/>
<pin id="1045" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="W_addr_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="1"/>
<pin id="1050" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="W_load_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_load "/>
</bind>
</comp>

<comp id="1058" class="1005" name="W_load_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_load_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="W_addr_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="7" slack="1"/>
<pin id="1065" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_3 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="W_addr_4_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="7" slack="1"/>
<pin id="1070" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_4 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="i_6_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="1"/>
<pin id="1075" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="A_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="3"/>
<pin id="1080" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="1084" class="1005" name="B_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="2"/>
<pin id="1086" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1090" class="1005" name="C_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="2"/>
<pin id="1092" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C "/>
</bind>
</comp>

<comp id="1096" class="1005" name="D_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="1102" class="1005" name="E_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="1111" class="1005" name="i_7_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="0"/>
<pin id="1113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="W_addr_6_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="7" slack="1"/>
<pin id="1118" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_6 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="temp_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1126" class="1005" name="C_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="W_addr_7_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="7" slack="1"/>
<pin id="1136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_7 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="i_8_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="0"/>
<pin id="1141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="temp_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="C_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="W_addr_8_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="1"/>
<pin id="1159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_8 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="i_9_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="temp_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="C_3_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="W_addr_9_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="7" slack="1"/>
<pin id="1182" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_9 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="add_ln129_2_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln129_2 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="C_4_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="C_4 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="i_10_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="7" slack="0"/>
<pin id="1197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="add_ln134_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="add_ln135_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="temp_3_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="add_ln136_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="93" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="172" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="228"><net_src comp="222" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="250"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="271"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="219" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="304"><net_src comp="229" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="316"><net_src comp="240" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="327"><net_src comp="251" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="339"><net_src comp="261" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="361"><net_src comp="283" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="373"><net_src comp="294" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="385"><net_src comp="306" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="396"><net_src comp="318" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="397"><net_src comp="390" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="408"><net_src comp="329" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="430"><net_src comp="352" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="442"><net_src comp="363" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="454"><net_src comp="375" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="465"><net_src comp="387" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="476"><net_src comp="398" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="200" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="8" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="200" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="14" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="200" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="510"><net_src comp="211" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="20" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="211" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="527"><net_src comp="211" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="26" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="538"><net_src comp="207" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="30" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="549"><net_src comp="207" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="32" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="564"><net_src comp="105" pin="7"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="105" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="556" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="566" pin="2"/><net_sink comp="105" pin=4"/></net>

<net id="576"><net_src comp="207" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="582"><net_src comp="207" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="34" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="276" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="44" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="276" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="14" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="276" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="604"><net_src comp="261" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="48" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="261" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="601" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="605" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="251" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="240" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="251" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="56" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="229" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="623" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="105" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="219" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="58" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="615" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="641" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="647" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="251" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="60" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="251" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="62" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="52" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="690"><net_src comp="64" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="671" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="675" pin="4"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="345" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="68" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="345" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="345" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="329" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="48" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="329" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="52" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="710" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="714" pin="4"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="294" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="318" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="306" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="105" pin="7"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="283" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="72" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="724" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="738" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="744" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="318" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="778"><net_src comp="60" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="318" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="62" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="52" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="787"><net_src comp="64" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="768" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="772" pin="4"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="414" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="414" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="805"><net_src comp="70" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="414" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="398" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="48" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="398" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="50" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="52" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="826"><net_src comp="54" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="807" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="811" pin="4"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="375" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="363" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="387" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="375" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="363" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="835" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="105" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="352" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="847" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="821" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="76" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="853" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="387" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="887"><net_src comp="60" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="387" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="62" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="890"><net_src comp="52" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="896"><net_src comp="64" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="877" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="881" pin="4"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="482" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="20" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="470" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="915"><net_src comp="48" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="470" pin="4"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="50" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="52" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="924"><net_src comp="54" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="905" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="909" pin="4"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="436" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="459" pin="4"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="448" pin="4"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="482" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="948"><net_src comp="80" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="919" pin="3"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="933" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="459" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="60" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="459" pin="4"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="62" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="52" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="975"><net_src comp="64" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="956" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="960" pin="4"/><net_sink comp="970" pin=2"/></net>

<net id="982"><net_src comp="34" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="482" pin="4"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="470" pin="4"/><net_sink comp="984" pin=1"/></net>

<net id="989"><net_src comp="984" pin="2"/><net_sink comp="130" pin=4"/></net>

<net id="994"><net_src comp="459" pin="4"/><net_sink comp="990" pin=1"/></net>

<net id="995"><net_src comp="990" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="1000"><net_src comp="448" pin="4"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="436" pin="4"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="105" pin="7"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="421" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="421" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="495" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1033"><net_src comp="501" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="1038"><net_src comp="86" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="1046"><net_src comp="112" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1051"><net_src comp="119" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1056"><net_src comp="105" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1061"><net_src comp="105" pin="7"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1066"><net_src comp="136" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1071"><net_src comp="143" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1076"><net_src comp="578" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1081"><net_src comp="130" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1087"><net_src comp="130" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1093"><net_src comp="130" pin="7"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1099"><net_src comp="130" pin="7"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1105"><net_src comp="130" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1114"><net_src comp="590" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1119"><net_src comp="165" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1124"><net_src comp="665" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1129"><net_src comp="685" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1137"><net_src comp="172" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1142"><net_src comp="704" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1147"><net_src comp="762" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1152"><net_src comp="782" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1160"><net_src comp="179" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1165"><net_src comp="801" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1170"><net_src comp="871" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1175"><net_src comp="891" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1183"><net_src comp="186" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1188"><net_src comp="950" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1193"><net_src comp="970" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1198"><net_src comp="978" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1203"><net_src comp="996" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="1208"><net_src comp="1001" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="1213"><net_src comp="1012" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1218"><net_src comp="1017" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="130" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {}
	Port: sha_info_digest | {16 18 19 }
 - Input state : 
	Port: sha_transform : sha_info_data | {2 3 }
	Port: sha_transform : sha_info_digest | {4 7 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln101 : 1
		i : 1
		br_ln101 : 2
		zext_ln103 : 1
		sha_info_data_addr : 2
		sha_info_data_load : 3
	State 3
		store_ln103 : 1
	State 4
		icmp_ln105 : 1
		br_ln105 : 2
		add_ln107 : 1
		zext_ln107 : 2
		W_addr_1 : 3
		W_load : 4
		add_ln107_1 : 1
		zext_ln107_1 : 2
		W_addr_2 : 3
		W_load_1 : 4
	State 5
		zext_ln107_2 : 1
		W_addr_3 : 2
		W_load_2 : 3
		zext_ln107_3 : 1
		W_addr_4 : 2
		W_load_3 : 3
	State 6
		xor_ln107_1 : 1
		xor_ln107_2 : 1
		W_addr_5 : 1
		store_ln107 : 1
	State 7
	State 8
	State 9
	State 10
		icmp_ln115 : 1
		i_7 : 1
		br_ln115 : 2
		zext_ln117 : 1
		W_addr_6 : 2
		W_load_4 : 3
	State 11
		or_ln : 1
		add_ln117 : 1
		add_ln117_1 : 2
		temp : 1
		C_1 : 1
	State 12
		icmp_ln119 : 1
		br_ln119 : 2
		zext_ln121 : 1
		W_addr_7 : 2
		W_load_5 : 3
		i_8 : 1
	State 13
		or_ln1 : 1
		add_ln121 : 1
		add_ln121_1 : 2
		add_ln121_2 : 3
		temp_1 : 4
		C_2 : 1
	State 14
		icmp_ln123 : 1
		br_ln123 : 2
		zext_ln125 : 1
		W_addr_8 : 2
		W_load_6 : 3
		i_9 : 1
	State 15
		or_ln2 : 1
		add_ln125 : 1
		add_ln125_2 : 1
		temp_2 : 2
		C_3 : 1
	State 16
		icmp_ln127 : 1
		br_ln127 : 2
		trunc_ln129 : 1
		lshr_ln3 : 1
		or_ln3 : 2
		xor_ln129 : 1
		xor_ln129_1 : 1
		zext_ln129 : 1
		W_addr_9 : 2
		W_load_7 : 3
		add_ln129_1 : 3
		add_ln129_2 : 4
		trunc_ln129_1 : 1
		lshr_ln129_1 : 1
		C_4 : 2
		i_10 : 1
		add_ln132 : 1
		store_ln132 : 2
		add_ln133 : 1
		store_ln133 : 2
		add_ln134 : 1
		add_ln135 : 1
	State 17
		add_ln129 : 1
		temp_3 : 2
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_495       |    0    |    15   |
|          |   add_ln107_fu_512   |    0    |    15   |
|          |  add_ln107_1_fu_523  |    0    |    15   |
|          |  add_ln107_2_fu_534  |    0    |    15   |
|          |  add_ln107_3_fu_545  |    0    |    15   |
|          |      i_6_fu_578      |    0    |    15   |
|          |      i_7_fu_590      |    0    |    15   |
|          |   add_ln117_fu_647   |    0    |    32   |
|          |  add_ln117_1_fu_653  |    0    |    32   |
|          |  add_ln117_2_fu_659  |    0    |    32   |
|          |      temp_fu_665     |    0    |    32   |
|          |      i_8_fu_704      |    0    |    15   |
|          |   add_ln121_fu_744   |    0    |    32   |
|          |  add_ln121_1_fu_750  |    0    |    32   |
|          |  add_ln121_2_fu_756  |    0    |    32   |
|    add   |     temp_1_fu_762    |    0    |    32   |
|          |      i_9_fu_801      |    0    |    15   |
|          |   add_ln125_fu_853   |    0    |    32   |
|          |  add_ln125_1_fu_859  |    0    |    32   |
|          |  add_ln125_2_fu_865  |    0    |    32   |
|          |     temp_2_fu_871    |    0    |    32   |
|          |  add_ln129_1_fu_944  |    0    |    32   |
|          |  add_ln129_2_fu_950  |    0    |    32   |
|          |      i_10_fu_978     |    0    |    15   |
|          |   add_ln132_fu_984   |    0    |    39   |
|          |   add_ln133_fu_990   |    0    |    39   |
|          |   add_ln134_fu_996   |    0    |    39   |
|          |   add_ln135_fu_1001  |    0    |    39   |
|          |   add_ln129_fu_1006  |    0    |    32   |
|          |    temp_3_fu_1012    |    0    |    32   |
|          |   add_ln136_fu_1017  |    0    |    39   |
|----------|----------------------|---------|---------|
|          |   xor_ln107_fu_556   |    0    |    32   |
|          |  xor_ln107_1_fu_560  |    0    |    32   |
|          |  xor_ln107_2_fu_566  |    0    |    32   |
|    xor   |   xor_ln117_fu_629   |    0    |    32   |
|          |   xor_ln121_fu_732   |    0    |    32   |
|          |  xor_ln121_1_fu_738  |    0    |    32   |
|          |   xor_ln129_fu_927   |    0    |    32   |
|          |  xor_ln129_1_fu_933  |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   and_ln117_fu_623   |    0    |    32   |
|    and   |  and_ln117_1_fu_635  |    0    |    32   |
|          |   and_ln125_fu_835   |    0    |    32   |
|          |  and_ln125_1_fu_841  |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    or_ln117_fu_641   |    0    |    32   |
|    or    |    or_ln125_fu_829   |    0    |    32   |
|          |   or_ln125_1_fu_847  |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   icmp_ln101_fu_489  |    0    |    11   |
|          |   icmp_ln105_fu_506  |    0    |    11   |
|   icmp   |   icmp_ln115_fu_584  |    0    |    11   |
|          |   icmp_ln119_fu_693  |    0    |    11   |
|          |   icmp_ln123_fu_790  |    0    |    11   |
|          |   icmp_ln127_fu_899  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   zext_ln103_fu_501  |    0    |    0    |
|          |   zext_ln107_fu_518  |    0    |    0    |
|          |  zext_ln107_1_fu_529 |    0    |    0    |
|          |  zext_ln107_2_fu_540 |    0    |    0    |
|   zext   |  zext_ln107_3_fu_551 |    0    |    0    |
|          |  zext_ln107_4_fu_573 |    0    |    0    |
|          |   zext_ln117_fu_596  |    0    |    0    |
|          |   zext_ln121_fu_699  |    0    |    0    |
|          |   zext_ln125_fu_796  |    0    |    0    |
|          |   zext_ln129_fu_939  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln117_fu_601  |    0    |    0    |
|          | trunc_ln117_1_fu_671 |    0    |    0    |
|          |  trunc_ln121_fu_710  |    0    |    0    |
|   trunc  | trunc_ln121_1_fu_768 |    0    |    0    |
|          |  trunc_ln125_fu_807  |    0    |    0    |
|          | trunc_ln125_1_fu_877 |    0    |    0    |
|          |  trunc_ln129_fu_905  |    0    |    0    |
|          | trunc_ln129_1_fu_956 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln_fu_605    |    0    |    0    |
|          |  lshr_ln117_1_fu_675 |    0    |    0    |
|          |    lshr_ln1_fu_714   |    0    |    0    |
|partselect|  lshr_ln121_1_fu_772 |    0    |    0    |
|          |    lshr_ln2_fu_811   |    0    |    0    |
|          |  lshr_ln125_1_fu_881 |    0    |    0    |
|          |    lshr_ln3_fu_909   |    0    |    0    |
|          |  lshr_ln129_1_fu_960 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     or_ln_fu_615     |    0    |    0    |
|          |      C_1_fu_685      |    0    |    0    |
|          |     or_ln1_fu_724    |    0    |    0    |
|bitconcatenate|      C_2_fu_782      |    0    |    0    |
|          |     or_ln2_fu_821    |    0    |    0    |
|          |      C_3_fu_891      |    0    |    0    |
|          |     or_ln3_fu_919    |    0    |    0    |
|          |      C_4_fu_970      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1403  |
|----------|----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  W |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         A_reg_1078        |   32   |
|        B_0_reg_251        |   32   |
|        B_1_reg_318        |   32   |
|        B_2_reg_387        |   32   |
|        B_3_reg_456        |   32   |
|        B_4_reg_261        |   32   |
|        B_5_reg_329        |   32   |
|        B_6_reg_398        |   32   |
|        B_7_reg_466        |   32   |
|         B_reg_1084        |   32   |
|        C_1_reg_1126       |   32   |
|        C_2_reg_1149       |   32   |
|        C_3_reg_1172       |   32   |
|        C_4_reg_1190       |   32   |
|         C_reg_1090        |   32   |
|        D_1_reg_240        |   32   |
|        D_2_reg_306        |   32   |
|        D_3_reg_375        |   32   |
|        D_4_reg_444        |   32   |
|         D_reg_1096        |   32   |
|        E_0_reg_219        |   32   |
|        E_1_reg_283        |   32   |
|        E_2_reg_352        |   32   |
|        E_3_reg_421        |   32   |
|        E_4_reg_229        |   32   |
|        E_5_reg_294        |   32   |
|        E_6_reg_363        |   32   |
|        E_7_reg_432        |   32   |
|         E_reg_1102        |   32   |
|     W_addr_1_reg_1043     |    7   |
|     W_addr_2_reg_1048     |    7   |
|     W_addr_3_reg_1063     |    7   |
|     W_addr_4_reg_1068     |    7   |
|     W_addr_6_reg_1116     |    7   |
|     W_addr_7_reg_1134     |    7   |
|     W_addr_8_reg_1157     |    7   |
|     W_addr_9_reg_1180     |    7   |
|     W_load_1_reg_1058     |   32   |
|      W_load_reg_1053      |   32   |
|    add_ln129_2_reg_1185   |   32   |
|     add_ln134_reg_1200    |   32   |
|     add_ln135_reg_1205    |   32   |
|     add_ln136_reg_1215    |   32   |
|        i_0_reg_196        |    5   |
|       i_10_reg_1195       |    7   |
|        i_1_reg_207        |    7   |
|        i_2_reg_272        |    5   |
|        i_3_reg_341        |    6   |
|        i_4_reg_410        |    6   |
|        i_5_reg_478        |    7   |
|        i_6_reg_1073       |    7   |
|        i_7_reg_1111       |    5   |
|        i_8_reg_1139       |    6   |
|        i_9_reg_1162       |    6   |
|         i_reg_1025        |    5   |
|sha_info_data_addr_reg_1035|    4   |
|      temp_1_reg_1144      |   32   |
|      temp_2_reg_1167      |   32   |
|      temp_3_reg_1210      |   32   |
|       temp_reg_1121       |   32   |
|    zext_ln103_reg_1030    |   64   |
+---------------------------+--------+
|           Total           |  1444  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_105 |  p0  |   9  |   7  |   63   ||    44   |
| grp_access_fu_105 |  p2  |   9  |   0  |    0   ||    44   |
| grp_access_fu_130 |  p0  |   4  |  32  |   128  ||    9    |
| grp_access_fu_130 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_130 |  p2  |   4  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p4  |   3  |  32  |   96   ||    15   |
|    i_1_reg_207    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   373  ||  6.6852 ||   148   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1403  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   148  |    -   |
|  Register |    -   |    -   |  1444  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |  1444  |  1551  |    0   |
+-----------+--------+--------+--------+--------+--------+
