Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/adam/Desktop/project/raycasting-prj/hardware/soc_system.qsys --synthesis=VERILOG --output-directory=/home/adam/Desktop/project/raycasting-prj/hardware/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding column_decoder_0 [column_decoder 1.0]
Progress: Parameterizing module column_decoder_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
