![Alt text](https://github.com/Gianeh/Verilog_Simple_Components/blob/main/Parziale_05_11_2020/counter_3_bit.png "Diagram")
