/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
* prvCpssDrvExMxEventsTwistC.h
*
* DESCRIPTION:
*       This file includes all different hardware driven Event types - TwistC
*
*       Applicable devices: Twist-C
*                           52 ports - 98MX610B , 98MX610BS , 98EX110BS ,
*                                      98EX111BS, 98EX112BS , 98EX110B  ,
*                                      98EX111B , 98EX112B
*                           12 ports - 98EX120B , 98EX120B_ , 98EX121B ,
*                                      98EX122B , 98EX128B  , 98EX129B
*                           10 ports - 98MX620B
*
* FILE REVISION NUMBER:
*       $Revision: 1 $
*
*******************************************************************************/
#ifndef __prvCpssDrvExMxEventsTwistCh
#define __prvCpssDrvExMxEventsTwistCh

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*
 * Typedef: enum PRV_CPSS_TC_12_INT_CAUSE
 *
 * Description: All interrupt cause indexes_E, to be used for interrupts handling_E,
 *              and parameters change.
 *
 * NOTE : If needed_E, new interrupt bits can replace the XXX_RES_i bits_E, in case
 *        that these bits fall into the same cause registers.
 *
 *       Applicable devices: Twist-C
 *                           12 ports - 98EX120B , 98EX120B_ , 98EX121B ,
 *                                      98EX122B , 98EX128B  , 98EX129B
 *                           10 ports - 98MX620B
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    PRV_CPSS_TC_12_SUM_RES_0_E                       = 0,
    PRV_CPSS_TC_12_MAS_READ_ERR_E,
    PRV_CPSS_TC_12_SLV_WRITE_ERR_E,
    PRV_CPSS_TC_12_MAS_WRITE_ERR_E,
    PRV_CPSS_TC_12_ADDR_ERR_E,
    PRV_CPSS_TC_12_MAS_ABORT_E,
    PRV_CPSS_TC_12_TARGET_ABORT_E,
    PRV_CPSS_TC_12_SLV_READ_ERR_E,
    PRV_CPSS_TC_12_RETRY_CNTR_E,
    PRV_CPSS_TC_12_SUM_RES_9_E,
    PRV_CPSS_TC_12_SUM_RES_10_E,
    PRV_CPSS_TC_12_SUM_RES_11_E,
    PRV_CPSS_TC_12_SUM_RES_12_E,
    PRV_CPSS_TC_12_SUM_RES_13_E,
    PRV_CPSS_TC_12_SUM_RES_14_E,
    PRV_CPSS_TC_12_SUM_RES_15_E,
    PRV_CPSS_TC_12_SUM_RES_16_E,
    PRV_CPSS_TC_12_SUM_RES_17_E,
    PRV_CPSS_TC_12_SUM_RES_18_E,
    PRV_CPSS_TC_12_SUM_RES_19_E,
    PRV_CPSS_TC_12_SUM_RES_20_E,
    PRV_CPSS_TC_12_SUM_RES_21_E,
    PRV_CPSS_TC_12_SUM_RES_22_E,
    PRV_CPSS_TC_12_SUM_RES_23_E,
    PRV_CPSS_TC_12_SUM_RES_24_E,
    PRV_CPSS_TC_12_SUM_RES_25_E,
    PRV_CPSS_TC_12_SUM_RES_26_E,
    PRV_CPSS_TC_12_SUM_RES_27_E,
    PRV_CPSS_TC_12_SUM_RES_28_E,
    PRV_CPSS_TC_12_SUM_RES_29_E,
    PRV_CPSS_TC_12_SUM_RES_30_E,
    PRV_CPSS_TC_12_SUM_RES_31_E,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    PRV_CPSS_TC_12_ETH_RES_0_E,
    PRV_CPSS_TC_12_EB_NA_FIFO_FULL_E,
    PRV_CPSS_TC_12_MAC_NUM_OF_HOP_EXP_E,
    PRV_CPSS_TC_12_MAC_AGE_VIA_TRIGGER_ENDED_E,
    PRV_CPSS_TC_12_MAC_NA_LEARNED_E,
    PRV_CPSS_TC_12_MAC_NA_NOT_LEARNED_E,
    PRV_CPSS_TC_12_MAC_TBL_READ_ECC_ERR_E,
    PRV_CPSS_TC_12_EB_MG_ADDR_OUT_OF_RANGE_E,
    PRV_CPSS_TC_12_EB_INGRESS_FILTER_PCKT_E,
    PRV_CPSS_TC_12_EB_NA_NOT_LEARNED_SECURITY_BREACH_E,
    PRV_CPSS_TC_12_ETH_RES_10_E,
    PRV_CPSS_TC_12_ETH_RES_11_E,
    PRV_CPSS_TC_12_ETH_RES_12_E,
    PRV_CPSS_TC_12_ETH_RES_13_E,
    PRV_CPSS_TC_12_ETH_RES_14_E,
    PRV_CPSS_TC_12_ETH_RES_15_E,
    PRV_CPSS_TC_12_ETH_RES_16_E,
    PRV_CPSS_TC_12_ETH_RES_17_E,
    PRV_CPSS_TC_12_ETH_RES_18_E,
    PRV_CPSS_TC_12_ETH_RES_19_E,
    PRV_CPSS_TC_12_ETH_RES_20_E,
    PRV_CPSS_TC_12_ETH_RES_21_E,
    PRV_CPSS_TC_12_ETH_RES_22_E,
    PRV_CPSS_TC_12_ETH_RES_23_E,
    PRV_CPSS_TC_12_ETH_RES_24_E,
    PRV_CPSS_TC_12_ETH_RES_25_E,
    PRV_CPSS_TC_12_ETH_RES_26_E,
    PRV_CPSS_TC_12_ETH_RES_27_E,
    PRV_CPSS_TC_12_ETH_RES_28_E,
    PRV_CPSS_TC_12_ETH_RES_29_E,
    PRV_CPSS_TC_12_ETH_RES_30_E,
    PRV_CPSS_TC_12_ETH_RES_31_E,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    PRV_CPSS_TC_12_LX_RES_0_E,
    PRV_CPSS_TC_12_LX_LB_ERR_E,
    PRV_CPSS_TC_12_LX_RES_2_E,
    PRV_CPSS_TC_12_LX_RES_3_E,
    PRV_CPSS_TC_12_LX_CLASSIFIER_HASH_PAR_ERR_E,
    PRV_CPSS_TC_12_LX_FLOW_LKUP_PAR_ERR_E,
    PRV_CPSS_TC_12_LX_FLOW_KEY_TBL_PAR_ERR_E,
    PRV_CPSS_TC_12_LX_TC_2_RF_CNTR_ALRM_E,
    PRV_CPSS_TC_12_LX_TC_2_RF_PLC_ALRM_E,
    PRV_CPSS_TC_12_LX_TC_2_RF_TBL_ERR_E,
    PRV_CPSS_TC_12_LX_CTRL_MEM_2_RF_ERR_E,
    PRV_CPSS_TC_12_LX_TCB_CNTR_E,
    PRV_CPSS_TC_12_LX_RES_12_E,
    PRV_CPSS_TC_12_LX_RES_13_E,
    PRV_CPSS_TC_12_LX_RES_14_E,
    PRV_CPSS_TC_12_LX_RES_15_E,
    PRV_CPSS_TC_12_LX_RES_16_E,
    PRV_CPSS_TC_12_LX_RES_17_E,
    PRV_CPSS_TC_12_LX_RES_18_E,
    PRV_CPSS_TC_12_LX_RES_19_E,
    PRV_CPSS_TC_12_LX_IPV4_MC_ERR_E,
    PRV_CPSS_TC_12_LX_IPV4_LPM_ERR_E,
    PRV_CPSS_TC_12_LX_IPV4_ROUTE_ERR_E,
    PRV_CPSS_TC_12_LX_IPV4_CNTR_E,
    PRV_CPSS_TC_12_LX_RES_24_E,
    PRV_CPSS_TC_12_LX_MPLS_ILM_TBL_PAR_ERR_E,
    PRV_CPSS_TC_12_LX_MPLS_CNTR_E,
    PRV_CPSS_TC_12_LX_RES_27_E,
    PRV_CPSS_TC_12_LX_RES_28_E,
    PRV_CPSS_TC_12_LX_RES_29_E,
    PRV_CPSS_TC_12_LX_RES_30_E,
    PRV_CPSS_TC_12_LX_L3_L7_ERR_ADDR_E,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    PRV_CPSS_TC_12_BM_RES_0_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT0_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT1_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT2_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT3_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT4_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT5_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT6_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT7_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT8_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT9_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT10_E,
    PRV_CPSS_TC_12_BM_MAX_BUFF_REACHED_PORT11_E,
    PRV_CPSS_TC_12_BM_RES_13_E,
    PRV_CPSS_TC_12_LOCAL_RXBUFF_FULL_E,
    PRV_CPSS_TC_12_BM_RES_15_E,
    PRV_CPSS_TC_12_BM_RES_16_E,
    PRV_CPSS_TC_12_BM_RES_17_E,
    PRV_CPSS_TC_12_BM_RES_18_E,
    PRV_CPSS_TC_12_BM_RES_19_E,
    PRV_CPSS_TC_12_BM_RES_20_E,
    PRV_CPSS_TC_12_BM_RES_21_E,
    PRV_CPSS_TC_12_BM_INVALID_ADDRESS_E,
    PRV_CPSS_TC_12_BM_RES_23_E,
    PRV_CPSS_TC_12_BM_RES_24_E,
    PRV_CPSS_TC_12_BM_RX_MEM_READ_ECC_ERROR_E,
    PRV_CPSS_TC_12_BM_RES_26_E,
    PRV_CPSS_TC_12_BM_VLT_ECC_ERR_E,
    PRV_CPSS_TC_12_BM_RES_28_E,
    PRV_CPSS_TC_12_BM_RES_29_E,
    PRV_CPSS_TC_12_BM_RES_30_E,
    PRV_CPSS_TC_12_BM_RES_31_E,

    /* MAC related interrupts               */
    /* Indexes 128 - 159                    */
    PRV_CPSS_TC_12_MAC0_RES_0_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT0_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT1_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT2_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT3_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT4_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT5_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT6_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT7_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT8_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT9_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT0_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT1_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT2_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT3_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT4_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT5_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT6_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT7_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT8_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT9_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT10_E,
    PRV_CPSS_TC_12_LINK_STATUS_CHANGED_PORT11_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT10_E,
    PRV_CPSS_TC_12_AN_COMPLETED_PORT11_E,
    PRV_CPSS_TC_12_MAC0_RES_25_E,
    PRV_CPSS_TC_12_MAC0_RES_26_E,
    PRV_CPSS_TC_12_GPP_INTERRUPT1_E,
    PRV_CPSS_TC_12_GPP_INTERRUPT2_E,
    PRV_CPSS_TC_12_GPP_INTERRUPT3_E,
    PRV_CPSS_TC_12_MAC_MG_ADDR_OUT_OF_RANGE_E,
    PRV_CPSS_TC_12_COUNT_EXPIRED_E,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 160 - 191                    */
    PRV_CPSS_TC_12_TXQ_RES_0_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT0_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT1_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT2_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT3_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT4_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT5_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT6_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT7_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT8_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT9_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT0_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT1_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT2_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT3_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT4_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT5_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT6_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT7_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT8_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT9_E,
    PRV_CPSS_TC_12_TQ_TXQ2_MG_FLUSH_E,
    PRV_CPSS_TC_12_TQ_LINK_LIST_ECC_ERR_HI_E,
    PRV_CPSS_TC_12_TQ_LINK_LIST_ECC_ERR_LO_E,
    PRV_CPSS_TC_12_TQ_MLL_PARITY_ERR_E,
    PRV_CPSS_TC_12_TQ_MG_READ_ERR_E,
    PRV_CPSS_TC_12_TXQ_RES_26_E,
    PRV_CPSS_TC_12_TXQ_RES_27_E,
    PRV_CPSS_TC_12_TXQ_RES_28_E,
    PRV_CPSS_TC_12_TXQ_RES_29_E,
    PRV_CPSS_TC_12_TXQ_RES_30_E,
    PRV_CPSS_TC_12_TXQ_RES_31_E,

    /* Cause 1                             */
    /* Indexes 192 - 223                   */
    PRV_CPSS_TC_12_TXQ1_RES_0_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT10_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT11_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT12_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT13_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT14_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT15_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT16_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT17_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT18_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT19_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT20_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT21_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT22_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT23_E,
    PRV_CPSS_TC_12_TQ_WATCHDOG_EX_PORT24_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT10_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT11_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT12_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT13_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT14_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT15_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT16_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT17_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT18_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT19_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT20_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT21_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT22_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT23_E,
    PRV_CPSS_TC_12_TQ_TXQ2_FLUSH_PORT24_E,
    PRV_CPSS_TC_12_TXQ1_RES_31_E,

    /* Cause 3                             */
    /* Indexes 224 - 255                   */
    PRV_CPSS_TC_12_TXQ3_RES_0_E,
    PRV_CPSS_TC_12_TXQ3_RES_1_E,
    PRV_CPSS_TC_12_TXQ3_RES_2_E,
    PRV_CPSS_TC_12_TXQ3_RES_3_E,
    PRV_CPSS_TC_12_TXQ3_RES_4_E,
    PRV_CPSS_TC_12_TXQ3_RES_5_E,
    PRV_CPSS_TC_12_TXQ3_RES_6_E,
    PRV_CPSS_TC_12_TXQ3_RES_7_E,
    PRV_CPSS_TC_12_TXQ3_RES_8_E,
    PRV_CPSS_TC_12_TXQ3_RES_9_E,
    PRV_CPSS_TC_12_TXQ3_RES_10_E,
    PRV_CPSS_TC_12_TXQ3_RES_11_E,
    PRV_CPSS_TC_12_TXQ3_RES_12_E,
    PRV_CPSS_TC_12_TXQ3_RES_13_E,
    PRV_CPSS_TC_12_TXQ3_RES_14_E,
    PRV_CPSS_TC_12_TXQ3_RES_15_E,
    PRV_CPSS_TC_12_TXQ3_RES_16_E,
    PRV_CPSS_TC_12_TXQ3_RES_17_E,
    PRV_CPSS_TC_12_TXQ3_RES_18_E,
    PRV_CPSS_TC_12_TXQ3_RES_19_E,
    PRV_CPSS_TC_12_TXQ3_RES_20_E,
    PRV_CPSS_TC_12_TXQ3_RES_21_E,
    PRV_CPSS_TC_12_TXQ3_RES_22_E,
    PRV_CPSS_TC_12_TXQ3_RES_23_E,
    PRV_CPSS_TC_12_TXQ3_RES_24_E,
    PRV_CPSS_TC_12_TXQ3_RES_25_E,
    PRV_CPSS_TC_12_TXQ3_RES_26_E,
    PRV_CPSS_TC_12_TQ_MC_FIFO_OVERRUN_E,
    PRV_CPSS_TC_12_TQ_TOTAL_DESC_UNDERFLOW_E,
    PRV_CPSS_TC_12_TQ_TOTAL_DESC_OVERFLOW_E,
    PRV_CPSS_TC_12_TQ_SNIFF_DESC_DROP_E,
    PRV_CPSS_TC_12_MC_FIFO_FULL_E,

    /* Cause 5                             */
    /* Indexes 256 - 287                   */
    PRV_CPSS_TC_12_TXQ5_RES_0_E,
    PRV_CPSS_TC_12_TXQ5_RES_1_E,
    PRV_CPSS_TC_12_TXQ5_RES_2_E,
    PRV_CPSS_TC_12_TXQ5_RES_3_E,
    PRV_CPSS_TC_12_TXQ5_RES_4_E,
    PRV_CPSS_TC_12_TXQ5_RES_5_E,
    PRV_CPSS_TC_12_TXQ5_RES_6_E,
    PRV_CPSS_TC_12_TXQ5_RES_7_E,
    PRV_CPSS_TC_12_TXQ5_RES_8_E,
    PRV_CPSS_TC_12_TXQ5_RES_9_E,
    PRV_CPSS_TC_12_TXQ5_RES_10_E,
    PRV_CPSS_TC_12_TXQ5_RES_11_E,
    PRV_CPSS_TC_12_TXQ5_RES_12_E,
    PRV_CPSS_TC_12_TXQ5_RES_13_E,
    PRV_CPSS_TC_12_TXQ5_RES_14_E,
    PRV_CPSS_TC_12_TXQ5_RES_15_E,
    PRV_CPSS_TC_12_TXQ5_RES_16_E,
    PRV_CPSS_TC_12_TXQ5_RES_17_E,
    PRV_CPSS_TC_12_TXQ5_RES_18_E,
    PRV_CPSS_TC_12_TXQ5_RES_19_E,
    PRV_CPSS_TC_12_TXQ5_RES_20_E,
    PRV_CPSS_TC_12_TXQ5_RES_21_E,
    PRV_CPSS_TC_12_TXQ5_RES_22_E,
    PRV_CPSS_TC_12_TQ_RED_REACHED_PORT_CPU_63_E,
    PRV_CPSS_TC_12_TXQ5_RES_24_E,
    PRV_CPSS_TC_12_TXQ5_RES_25_E,
    PRV_CPSS_TC_12_TXQ5_RES_26_E,
    PRV_CPSS_TC_12_TXQ5_RES_27_E,
    PRV_CPSS_TC_12_TXQ5_RES_28_E,
    PRV_CPSS_TC_12_TXQ5_RES_29_E,
    PRV_CPSS_TC_12_TXQ5_RES_30_E,
    PRV_CPSS_TC_12_TXQ5_RES_31_E,

    /* Miscellaneous interrupts             */
    /* Indexes 288 - 319                    */
    PRV_CPSS_TC_12_MISC_RES_0_E,
    PRV_CPSS_TC_12_MAC_AUQ_PENDING_E,
    PRV_CPSS_TC_12_EB_AUQ_FULL_E,
    PRV_CPSS_TC_12_MISC_RES_3_E,
    PRV_CPSS_TC_12_MISC_RES_4_E,
    PRV_CPSS_TC_12_MAC_AU_PROCESSED_E,
    PRV_CPSS_TC_12_MISC_C2C_W_FAR_END_UP_E,
    PRV_CPSS_TC_12_MISC_C2C_N_FAR_END_UP_E,
    PRV_CPSS_TC_12_MISC_C2C_DATA_ERR_E,
    PRV_CPSS_TC_12_MISC_MSG_TIME_OUT_E,
    PRV_CPSS_TC_12_MISC_ILLEGAL_ADDR_E,
    PRV_CPSS_TC_12_MISC_RES_11_E,
    PRV_CPSS_TC_12_MISC_RES_12_E,
    PRV_CPSS_TC_12_MISC_RES_13_E,
    PRV_CPSS_TC_12_MISC_RES_14_E,
    PRV_CPSS_TC_12_MISC_RES_15_E,
    PRV_CPSS_TC_12_MISC_RES_16_E,
    PRV_CPSS_TC_12_MISC_RES_17_E,
    PRV_CPSS_TC_12_MISC_RES_18_E,
    PRV_CPSS_TC_12_MISC_RES_19_E,
    PRV_CPSS_TC_12_MISC_RES_20_E,
    PRV_CPSS_TC_12_MISC_RES_21_E,
    PRV_CPSS_TC_12_MISC_RES_22_E,
    PRV_CPSS_TC_12_MISC_RES_23_E,
    PRV_CPSS_TC_12_MISC_RES_24_E,
    PRV_CPSS_TC_12_MISC_RES_25_E,
    PRV_CPSS_TC_12_MISC_RES_26_E,
    PRV_CPSS_TC_12_MISC_RES_27_E,
    PRV_CPSS_TC_12_MISC_RES_28_E,
    PRV_CPSS_TC_12_MISC_RES_29_E,
    PRV_CPSS_TC_12_MISC_RES_30_E,
    PRV_CPSS_TC_12_MISC_RES_31_E,


    /* Rx SDMA related interrupts           */
    /* Indexes 320 - 351                    */
    PRV_CPSS_TC_12_RX_RES_0_E,
    PRV_CPSS_TC_12_RX_RES_1_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE0_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE1_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE2_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE3_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE4_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE5_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE6_E,
    PRV_CPSS_TC_12_RX_BUFFER_QUEUE7_E,
    PRV_CPSS_TC_12_RX_RES_10_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE0_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE1_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE2_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE3_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE4_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE5_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE6_E,
    PRV_CPSS_TC_12_RX_ERR_QUEUE7_E,
    PRV_CPSS_TC_12_RX_RES_19_E,
    PRV_CPSS_TC_12_RX_RES_20_E,
    PRV_CPSS_TC_12_RX_RES_21_E,
    PRV_CPSS_TC_12_RX_RES_22_E,
    PRV_CPSS_TC_12_RX_RES_23_E,
    PRV_CPSS_TC_12_RX_RES_24_E,
    PRV_CPSS_TC_12_RX_RES_25_E,
    PRV_CPSS_TC_12_RX_RES_26_E,
    PRV_CPSS_TC_12_RX_RES_27_E,
    PRV_CPSS_TC_12_RX_RES_28_E,
    PRV_CPSS_TC_12_RX_RES_29_E,
    PRV_CPSS_TC_12_RX_RES_30_E,
    PRV_CPSS_TC_12_RX_RES_31_E,


    /* Tx SDMA related interrupts           */
    /* Indexes 352 - 383                    */
    PRV_CPSS_TC_12_TX_RES_0_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE0_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE1_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE2_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE3_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE4_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE5_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE6_E,
    PRV_CPSS_TC_12_TX_BUFFER_QUEUE7_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE0_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE1_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE2_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE3_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE4_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE5_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE6_E,
    PRV_CPSS_TC_12_TX_ERR_QUEUE7_E,
    PRV_CPSS_TC_12_TX_END_QUEUE0_E,
    PRV_CPSS_TC_12_TX_END_QUEUE1_E,
    PRV_CPSS_TC_12_TX_END_QUEUE2_E,
    PRV_CPSS_TC_12_TX_END_QUEUE3_E,
    PRV_CPSS_TC_12_TX_END_QUEUE4_E,
    PRV_CPSS_TC_12_TX_END_QUEUE5_E,
    PRV_CPSS_TC_12_TX_END_QUEUE6_E,
    PRV_CPSS_TC_12_TX_END_QUEUE7_E,
    PRV_CPSS_TC_12_TX_RES_25_E,
    PRV_CPSS_TC_12_TX_RES_26_E,
    PRV_CPSS_TC_12_TX_RES_27_E,
    PRV_CPSS_TC_12_TX_RES_28_E,
    PRV_CPSS_TC_12_TX_RES_29_E,
    PRV_CPSS_TC_12_TX_RES_30_E,
    PRV_CPSS_TC_12_TX_RES_31_E,

    /* MAC1 related interrupts.              */
    /* Indexes 384 - 415                     */
    PRV_CPSS_TC_12_MAC1_RES_0_E,
    PRV_CPSS_TC_12_MAC1_RES_1_E,
    PRV_CPSS_TC_12_MAC1_RES_2_E,
    PRV_CPSS_TC_12_MAC1_RES_3_E,
    PRV_CPSS_TC_12_MAC1_RES_4_E,
    PRV_CPSS_TC_12_MAC1_RES_5_E,
    PRV_CPSS_TC_12_MAC1_RES_6_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT0_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT1_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT2_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT3_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT4_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT5_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT6_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT7_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT8_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT9_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT10_E,
    PRV_CPSS_TC_12_TX_FIFO_UNDERRUN_PORT11_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT0_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT1_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT2_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT3_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT4_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT5_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT6_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT7_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT8_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT9_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT10_E,
    PRV_CPSS_TC_12_RX_FIFO_OVERRUN_PORT11_E,
    PRV_CPSS_TC_12_MAC1_RES_31_E,

    PRV_CPSS_TC_12_LAST_INT         /* should be always last in enum */

}PRV_CPSS_TC_12_INT_CAUSE_ENT;


/*
 * Typedef: enum PRV_CPSS_TC_52_INT_CAUSE
 *
 * Description: All interrupt cause indexes_E, to be used for interrupts handling_E,
 *              and parameters change.
 *
 * NOTE : If needed_E, new interrupt bits can replace the XXX_RES_i bits_E, in case
 *        that these bits fall into the same cause registers.
 *
 *       Applicable devices: Twist-C
 *                           52 ports - 98MX610B , 98MX610BS , 98EX110BS ,
 *                                      98EX111BS, 98EX112BS , 98EX110B  ,
 *                                      98EX111B , 98EX112B
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    PRV_CPSS_TC_52_SUM_RES_0_E               = 0,
    PRV_CPSS_TC_52_MAS_READ_ERR_E,
    PRV_CPSS_TC_52_SLV_WRITE_ERR_E,
    PRV_CPSS_TC_52_MAS_WRITE_ERR_E,
    PRV_CPSS_TC_52_ADDR_ERR_E,
    PRV_CPSS_TC_52_MAS_ABORT_E,
    PRV_CPSS_TC_52_TARGET_ABORT_E,
    PRV_CPSS_TC_52_SLV_READ_ERR_E,
    PRV_CPSS_TC_52_RETRY_CNTR_E,
    PRV_CPSS_TC_52_SUM_RES_9_E,
    PRV_CPSS_TC_52_SUM_RES_10_E,
    PRV_CPSS_TC_52_SUM_RES_11_E,
    PRV_CPSS_TC_52_SUM_RES_12_E,
    PRV_CPSS_TC_52_SUM_RES_13_E,
    PRV_CPSS_TC_52_SUM_RES_14_E,
    PRV_CPSS_TC_52_SUM_RES_15_E,
    PRV_CPSS_TC_52_SUM_RES_16_E,
    PRV_CPSS_TC_52_SUM_RES_17_E,
    PRV_CPSS_TC_52_SUM_RES_18_E,
    PRV_CPSS_TC_52_SUM_RES_19_E,
    PRV_CPSS_TC_52_SUM_RES_20_E,
    PRV_CPSS_TC_52_SUM_RES_21_E,
    PRV_CPSS_TC_52_SUM_RES_22_E,
    PRV_CPSS_TC_52_SUM_RES_23_E,
    PRV_CPSS_TC_52_SUM_RES_24_E,
    PRV_CPSS_TC_52_SUM_RES_25_E,
    PRV_CPSS_TC_52_SUM_RES_26_E,
    PRV_CPSS_TC_52_SUM_RES_27_E,
    PRV_CPSS_TC_52_SUM_RES_28_E,
    PRV_CPSS_TC_52_SUM_RES_29_E,
    PRV_CPSS_TC_52_SUM_RES_30_E,
    PRV_CPSS_TC_52_SUM_RES_31_E,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    PRV_CPSS_TC_52_ETH_RES_0_E,
    PRV_CPSS_TC_52_EB_NA_FIFO_FULL_E,
    PRV_CPSS_TC_52_MAC_NUM_OF_HOP_EXP_E,
    PRV_CPSS_TC_52_MAC_AGE_VIA_TRIGGER_ENDED_E,
    PRV_CPSS_TC_52_MAC_NA_LEARNED_E,
    PRV_CPSS_TC_52_MAC_NA_NOT_LEARNED_E,
    PRV_CPSS_TC_52_MAC_TBL_READ_ECC_ERR_E,
    PRV_CPSS_TC_52_EB_MG_ADDR_OUT_OF_RANGE_E,
    PRV_CPSS_TC_52_EB_INGRESS_FILTER_PCKT_E,
    PRV_CPSS_TC_52_EB_NA_NOT_LEARNED_SECURITY_BREACH_E,
    PRV_CPSS_TC_52_ETH_RES_10_E,
    PRV_CPSS_TC_52_ETH_RES_11_E,
    PRV_CPSS_TC_52_ETH_RES_12_E,
    PRV_CPSS_TC_52_ETH_RES_13_E,
    PRV_CPSS_TC_52_ETH_RES_14_E,
    PRV_CPSS_TC_52_ETH_RES_15_E,
    PRV_CPSS_TC_52_ETH_RES_16_E,
    PRV_CPSS_TC_52_ETH_RES_17_E,
    PRV_CPSS_TC_52_ETH_RES_18_E,
    PRV_CPSS_TC_52_ETH_RES_19_E,
    PRV_CPSS_TC_52_ETH_RES_20_E,
    PRV_CPSS_TC_52_ETH_RES_21_E,
    PRV_CPSS_TC_52_ETH_RES_22_E,
    PRV_CPSS_TC_52_ETH_RES_23_E,
    PRV_CPSS_TC_52_ETH_RES_24_E,
    PRV_CPSS_TC_52_ETH_RES_25_E,
    PRV_CPSS_TC_52_ETH_RES_26_E,
    PRV_CPSS_TC_52_ETH_RES_27_E,
    PRV_CPSS_TC_52_ETH_RES_28_E,
    PRV_CPSS_TC_52_ETH_RES_29_E,
    PRV_CPSS_TC_52_ETH_RES_30_E,
    PRV_CPSS_TC_52_ETH_RES_31_E,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    PRV_CPSS_TC_52_LX_RES_0_E,
    PRV_CPSS_TC_52_LX_LB_ERR_E,
    PRV_CPSS_TC_52_LX_RES_2_E,
    PRV_CPSS_TC_52_LX_RES_3_E,
    PRV_CPSS_TC_52_LX_CLASSIFIER_HASH_PAR_ERR_E,
    PRV_CPSS_TC_52_LX_FLOW_LKUP_PAR_ERR_E,
    PRV_CPSS_TC_52_LX_FLOW_KEY_TBL_PAR_ERR_E,
    PRV_CPSS_TC_52_LX_TC_2_RF_CNTR_ALRM_E,
    PRV_CPSS_TC_52_LX_TC_2_RF_PLC_ALRM_E,
    PRV_CPSS_TC_52_LX_TC_2_RF_TBL_ERR_E,
    PRV_CPSS_TC_52_LX_CTRL_MEM_2_RF_ERR_E,
    PRV_CPSS_TC_52_LX_TCB_CNTR_E,
    PRV_CPSS_TC_52_LX_RES_12_E,
    PRV_CPSS_TC_52_LX_RES_13_E,
    PRV_CPSS_TC_52_LX_RES_14_E,
    PRV_CPSS_TC_52_LX_RES_15_E,
    PRV_CPSS_TC_52_LX_RES_16_E,
    PRV_CPSS_TC_52_LX_RES_17_E,
    PRV_CPSS_TC_52_LX_RES_18_E,
    PRV_CPSS_TC_52_LX_RES_19_E,
    PRV_CPSS_TC_52_LX_IPV4_MC_ERR_E,
    PRV_CPSS_TC_52_LX_IPV4_LPM_ERR_E,
    PRV_CPSS_TC_52_LX_IPV4_ROUTE_ERR_E,
    PRV_CPSS_TC_52_LX_IPV4_CNTR_E,
    PRV_CPSS_TC_52_LX_RES_24_E,
    PRV_CPSS_TC_52_LX_MPLS_ILM_TBL_PAR_ERR_E,
    PRV_CPSS_TC_52_LX_MPLS_CNTR_E,
    PRV_CPSS_TC_52_LX_RES_27_E,
    PRV_CPSS_TC_52_LX_RES_28_E,
    PRV_CPSS_TC_52_LX_RES_29_E,
    PRV_CPSS_TC_52_LX_RES_30_E,
    PRV_CPSS_TC_52_LX_L3_L7_ERR_ADDR_E,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    PRV_CPSS_TC_52_BM_RES_0_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT0_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT1_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT2_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT3_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT4_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT5_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT6_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT7_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT8_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT9_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT10_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT11_E,
    PRV_CPSS_TC_52_BM_RES_13_E,
    PRV_CPSS_TC_52_LOCAL_RXBUFF_FULL_E,
    PRV_CPSS_TC_52_BM_RES_15_E,
    PRV_CPSS_TC_52_BM_RES_16_E,
    PRV_CPSS_TC_52_BM_RES_17_E,
    PRV_CPSS_TC_52_BM_RES_18_E,
    PRV_CPSS_TC_52_BM_RES_19_E,
    PRV_CPSS_TC_52_BM_RES_20_E,
    PRV_CPSS_TC_52_BM_RES_21_E,
    PRV_CPSS_TC_52_BM_INVALID_ADDRESS_E,
    PRV_CPSS_TC_52_BM_RES_23_E,
    PRV_CPSS_TC_52_BM_RES_24_E,
    PRV_CPSS_TC_52_BM_RX_MEM_READ_ECC_ERROR_E,
    PRV_CPSS_TC_52_BM_RES_26_E,
    PRV_CPSS_TC_52_BM_VLT_ECC_ERR_E,
    PRV_CPSS_TC_52_BM_RES_28_E,
    PRV_CPSS_TC_52_BM_RES_29_E,
    PRV_CPSS_TC_52_BM_RES_30_E,
    PRV_CPSS_TC_52_BM_RES_31_E,

    /* Buffer Management related interrupts */
    /* Cause 1                              */
    /* Indexes 128 - 159                    */
    PRV_CPSS_TC_52_BM1_RES_0_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT12_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT13_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT14_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT15_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT16_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT17_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT18_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT19_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT20_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT21_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT22_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT23_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT24_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT25_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT26_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT27_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT28_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT29_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT30_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT31_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT32_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT33_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT34_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT35_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT36_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT37_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT38_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT39_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT40_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT41_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT42_E,

    /* Buffer Management related interrupts */
    /* Cause 2                              */
    /* Indexes 160 - 191                    */
    PRV_CPSS_TC_52_BM2_RES_0_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT43_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT44_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT45_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT46_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT47_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT48_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT49_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT50_E,
    PRV_CPSS_TC_52_BM_MAX_BUFF_REACHED_PORT51_E,
    PRV_CPSS_TC_52_BM2_RES_10_E,
    PRV_CPSS_TC_52_BM2_RES_11_E,
    PRV_CPSS_TC_52_BM2_RES_12_E,
    PRV_CPSS_TC_52_BM2_RES_13_E,
    PRV_CPSS_TC_52_BM2_RES_14_E,
    PRV_CPSS_TC_52_BM2_RES_15_E,
    PRV_CPSS_TC_52_BM2_RES_16_E,
    PRV_CPSS_TC_52_BM2_RES_17_E,
    PRV_CPSS_TC_52_BM2_RES_18_E,
    PRV_CPSS_TC_52_BM2_RES_19_E,
    PRV_CPSS_TC_52_BM2_RES_20_E,
    PRV_CPSS_TC_52_BM2_RES_21_E,
    PRV_CPSS_TC_52_BM2_RES_22_E,
    PRV_CPSS_TC_52_BM2_RES_23_E,
    PRV_CPSS_TC_52_BM2_RES_24_E,
    PRV_CPSS_TC_52_BM2_RES_25_E,
    PRV_CPSS_TC_52_BM2_RES_26_E,
    PRV_CPSS_TC_52_BM2_RES_27_E,
    PRV_CPSS_TC_52_BM2_RES_28_E,
    PRV_CPSS_TC_52_BM2_RES_29_E,
    PRV_CPSS_TC_52_BM2_RES_30_E,
    PRV_CPSS_TC_52_BM2_RES_31_E,


    /* MAC related interrupts               */
    /* GOP 0                                */
    /* Indexes 192 - 223                    */
    PRV_CPSS_TC_52_MAC0_RES_0_E,
    PRV_CPSS_TC_52_MAC0_RES_1_E,
    PRV_CPSS_TC_52_MAC0_RES_2_E,
    PRV_CPSS_TC_52_MAC0_RES_3_E,
    PRV_CPSS_TC_52_MAC0_RES_4_E,
    PRV_CPSS_TC_52_MAC0_RES_5_E,
    PRV_CPSS_TC_52_MAC0_RES_6_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT48_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT49_E,
    PRV_CPSS_TC_52_MAC0_RES_9_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT50_E,
    PRV_CPSS_TC_52_MAC0_RES_11_E,
    PRV_CPSS_TC_52_MAC0_RES_12_E,
    PRV_CPSS_TC_52_MAC0_RES_13_E,
    PRV_CPSS_TC_52_MAC0_RES_14_E,
    PRV_CPSS_TC_52_MAC0_RES_15_E,
    PRV_CPSS_TC_52_MAC0_RES_16_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT48_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT49_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT50_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT51_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT51_E,
    PRV_CPSS_TC_52_MAC0_RES_22_E,
    PRV_CPSS_TC_52_MAC0_RES_23_E,
    PRV_CPSS_TC_52_MAC0_RES_24_E,
    PRV_CPSS_TC_52_MAC0_RES_25_E,
    PRV_CPSS_TC_52_MAC0_RES_26_E,
    PRV_CPSS_TC_52_GPP_INTERRUPT1_E,
    PRV_CPSS_TC_52_GPP_INTERRUPT2_E,
    PRV_CPSS_TC_52_GPP_INTERRUPT3_E,
    PRV_CPSS_TC_52_MAC_MG_ADDR_OUT_OF_RANGE_E,
    PRV_CPSS_TC_52_COUNT_EXPIRED_E,

    /* GOP 1                                */
    /* Indexes 224 - 255                    */
    PRV_CPSS_TC_52_MAC2_GOP1_RES_0_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_1_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_2_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_3_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_4_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_5_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_6_E,
    PRV_CPSS_TC_52_MAC2_GOP1_RES_7_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT0_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT1_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT2_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT3_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT4_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT5_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT6_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT7_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT8_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT9_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT10_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT11_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT0_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT1_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT2_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT3_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT4_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT5_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT6_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT7_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT8_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT9_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT10_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT11_E,

    /* GOP 2                                */
    /* Indexes 256 - 287                    */
    PRV_CPSS_TC_52_MAC2_GOP2_RES_0_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT12_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT13_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT14_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT15_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT16_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT17_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT18_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT19_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT20_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT21_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT22_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT23_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT12_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT13_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT14_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT15_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT16_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT17_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT18_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT19_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT20_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT21_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT22_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT23_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_25_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_26_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_27_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_28_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_29_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_30_E,
    PRV_CPSS_TC_52_MAC2_GOP2_RES_31_E,

    /* GOP 3                                */
    /* Indexes 288 - 319                    */
    PRV_CPSS_TC_52_MAC2_GOP3_RES_0_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT24_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT25_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT26_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT27_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT28_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT29_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT30_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT31_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT32_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT33_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT34_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT35_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT24_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT25_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT26_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT27_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT28_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT29_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT30_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT31_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT32_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT33_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT34_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT35_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_25_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_26_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_27_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_28_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_29_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_30_E,
    PRV_CPSS_TC_52_MAC2_GOP3_RES_31_E,

    /* GOP 4                                */
    /* Indexes 320 - 351                    */
    PRV_CPSS_TC_52_MAC2_GOP4_RES_0_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT36_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT37_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT38_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT39_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT40_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT41_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT42_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT43_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT44_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT45_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT46_E,
    PRV_CPSS_TC_52_LINK_STATUS_CHANGED_PORT47_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT36_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT37_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT38_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT39_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT40_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT41_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT42_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT43_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT44_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT45_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT46_E,
    PRV_CPSS_TC_52_AN_COMPLETED_PORT47_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_25_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_26_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_27_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_28_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_29_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_30_E,
    PRV_CPSS_TC_52_MAC2_GOP4_RES_31_E,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 352 - 383                    */
    PRV_CPSS_TC_52_TXQ_RES_0_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT0_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT1_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT2_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT3_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT4_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT5_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT6_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT7_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT8_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT9_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT0_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT1_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT2_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT3_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT4_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT5_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT6_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT7_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT8_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT9_E,
    PRV_CPSS_TC_52_TQ_TXQ2_MG_FLUSH_E,
    PRV_CPSS_TC_52_TQ_LINK_LIST_ECC_ERR_HI_E,
    PRV_CPSS_TC_52_TQ_LINK_LIST_ECC_ERR_LO_E,
    PRV_CPSS_TC_52_TQ_MLL_PARITY_ERR_E,
    PRV_CPSS_TC_52_TQ_MG_READ_ERR_E,
    PRV_CPSS_TC_52_TXQ_RES_26_E,
    PRV_CPSS_TC_52_TXQ_RES_27_E,
    PRV_CPSS_TC_52_TXQ_RES_28_E,
    PRV_CPSS_TC_52_TXQ_RES_29_E,
    PRV_CPSS_TC_52_TXQ_RES_30_E,
    PRV_CPSS_TC_52_TXQ_RES_31_E,

    /* Cause 1                             */
    /* Indexes 384 - 415                   */
    PRV_CPSS_TC_52_TXQ1_RES_0_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT10_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT11_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT12_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT13_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT14_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT15_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT16_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT17_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT18_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT19_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT20_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT21_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT22_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT23_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT24_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT10_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT11_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT12_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT13_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT14_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT15_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT16_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT17_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT18_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT19_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT20_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT21_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT22_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT23_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT24_E,
    PRV_CPSS_TC_52_TXQ1_RES_31_E,

    /* Cause 2                             */
    /* Indexes 416 - 447                   */
    PRV_CPSS_TC_52_TXQ2_RES_0_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT25_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT26_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT27_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT28_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT29_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT30_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT31_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT32_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT33_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT34_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT35_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT36_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT37_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT38_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT39_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT25_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT26_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT27_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT28_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT29_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT30_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT31_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT32_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT33_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT34_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT35_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT36_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT37_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT38_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT39_E,
    PRV_CPSS_TC_52_TXQ2_RES_31_E,

    /* Cause 3                             */
    /* Indexes 448 - 479                   */
    PRV_CPSS_TC_52_TXQ3_RES_0_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT40_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT41_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT42_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT43_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT44_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT45_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT46_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT47_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT48_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT49_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT50_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT51_E,
    PRV_CPSS_TC_52_TQ_WATCHDOG_EX_PORT52_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT40_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT41_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT42_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT43_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT44_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT45_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT46_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT47_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT48_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT49_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT50_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT51_E,
    PRV_CPSS_TC_52_TQ_TXQ2_FLUSH_PORT52_E,
    PRV_CPSS_TC_52_TQ_MC_FIFO_OVERRUN_E,
    PRV_CPSS_TC_52_TQ_TOTAL_DESC_UNDERFLOW_E,
    PRV_CPSS_TC_52_TQ_TOTAL_DESC_OVERFLOW_E,
    PRV_CPSS_TC_52_TQ_SNIFF_DESC_DROP_E,
    PRV_CPSS_TC_52_MC_FIFO_FULL_E,

    /* Cause 4                             */
    /* Indexes 480 - 511                   */
    PRV_CPSS_TC_52_TXQ4_RES_0_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT0_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT1_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT2_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT3_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT4_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT5_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT6_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT7_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT8_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT9_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT10_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT11_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT12_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT13_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT14_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT15_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT16_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT17_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT18_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT19_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT20_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT21_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT22_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT23_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT24_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT25_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT26_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT27_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT28_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT29_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT30_E,

    /* Cause 5                             */
    /* Indexes 512 - 543                   */
    PRV_CPSS_TC_52_TXQ5_RES_0_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT31_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT32_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT33_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT34_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT35_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT36_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT37_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT38_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT39_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT40_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT41_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT42_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT43_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT44_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT45_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT46_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT47_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT48_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT49_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT50_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT51_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT52_E,
    PRV_CPSS_TC_52_TQ_RED_REACHED_PORT_CPU_63_E,
    PRV_CPSS_TC_52_TXQ5_RES_24_E,
    PRV_CPSS_TC_52_TXQ5_RES_25_E,
    PRV_CPSS_TC_52_TXQ5_RES_26_E,
    PRV_CPSS_TC_52_TXQ5_RES_27_E,
    PRV_CPSS_TC_52_TXQ5_RES_28_E,
    PRV_CPSS_TC_52_TXQ5_RES_29_E,
    PRV_CPSS_TC_52_TXQ5_RES_30_E,
    PRV_CPSS_TC_52_TXQ5_RES_31_E,

    /* Miscellaneous interrupts             */
    /* Indexes 544 - 575                    */
    PRV_CPSS_TC_52_MISC_RES_0_E,
    PRV_CPSS_TC_52_MAC_AUQ_PENDING_E,
    PRV_CPSS_TC_52_EB_AUQ_FULL_E,
    PRV_CPSS_TC_52_MISC_RES_3_E,
    PRV_CPSS_TC_52_MISC_RES_4_E,
    PRV_CPSS_TC_52_MAC_AU_PROCESSED_E,
    PRV_CPSS_TC_52_MISC_C2C_W_FAR_END_UP_E,
    PRV_CPSS_TC_52_MISC_C2C_N_FAR_END_UP_E,
    PRV_CPSS_TC_52_MISC_C2C_DATA_ERR_E,
    PRV_CPSS_TC_52_MISC_MSG_TIME_OUT_E,
    PRV_CPSS_TC_52_MISC_ILLEGAL_ADDR_E,
    PRV_CPSS_TC_52_MISC_RES_11_E,
    PRV_CPSS_TC_52_MISC_RES_12_E,
    PRV_CPSS_TC_52_MISC_RES_13_E,
    PRV_CPSS_TC_52_MISC_RES_14_E,
    PRV_CPSS_TC_52_MISC_RES_15_E,
    PRV_CPSS_TC_52_MISC_RES_16_E,
    PRV_CPSS_TC_52_MISC_RES_17_E,
    PRV_CPSS_TC_52_MISC_RES_18_E,
    PRV_CPSS_TC_52_MISC_RES_19_E,
    PRV_CPSS_TC_52_MISC_RES_20_E,
    PRV_CPSS_TC_52_MISC_RES_21_E,
    PRV_CPSS_TC_52_MISC_RES_22_E,
    PRV_CPSS_TC_52_MISC_RES_23_E,
    PRV_CPSS_TC_52_MISC_RES_24_E,
    PRV_CPSS_TC_52_MISC_RES_25_E,
    PRV_CPSS_TC_52_MISC_RES_26_E,
    PRV_CPSS_TC_52_MISC_RES_27_E,
    PRV_CPSS_TC_52_MISC_RES_28_E,
    PRV_CPSS_TC_52_MISC_RES_29_E,
    PRV_CPSS_TC_52_MISC_RES_30_E,
    PRV_CPSS_TC_52_MISC_RES_31_E,


    /* Rx SDMA related interrupts           */
    /* Indexes 576 - 607                    */
    PRV_CPSS_TC_52_RX_RES_0_E,
    PRV_CPSS_TC_52_RX_RES_1_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE0_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE1_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE2_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE3_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE4_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE5_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE6_E,
    PRV_CPSS_TC_52_RX_BUFFER_QUEUE7_E,
    PRV_CPSS_TC_52_RX_RES_10_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE0_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE1_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE2_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE3_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE4_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE5_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE6_E,
    PRV_CPSS_TC_52_RX_ERR_QUEUE7_E,
    PRV_CPSS_TC_52_RX_RES_19_E,
    PRV_CPSS_TC_52_RX_RES_20_E,
    PRV_CPSS_TC_52_RX_RES_21_E,
    PRV_CPSS_TC_52_RX_RES_22_E,
    PRV_CPSS_TC_52_RX_RES_23_E,
    PRV_CPSS_TC_52_RX_RES_24_E,
    PRV_CPSS_TC_52_RX_RES_25_E,
    PRV_CPSS_TC_52_RX_RES_26_E,
    PRV_CPSS_TC_52_RX_RES_27_E,
    PRV_CPSS_TC_52_RX_RES_28_E,
    PRV_CPSS_TC_52_RX_RES_29_E,
    PRV_CPSS_TC_52_RX_RES_30_E,
    PRV_CPSS_TC_52_RX_RES_31_E,


    /* Tx SDMA related interrupts           */
    /* Indexes 608 - 639                    */
    PRV_CPSS_TC_52_TX_RES_0_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE0_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE1_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE2_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE3_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE4_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE5_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE6_E,
    PRV_CPSS_TC_52_TX_BUFFER_QUEUE7_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE0_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE1_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE2_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE3_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE4_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE5_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE6_E,
    PRV_CPSS_TC_52_TX_ERR_QUEUE7_E,
    PRV_CPSS_TC_52_TX_END_QUEUE0_E,
    PRV_CPSS_TC_52_TX_END_QUEUE1_E,
    PRV_CPSS_TC_52_TX_END_QUEUE2_E,
    PRV_CPSS_TC_52_TX_END_QUEUE3_E,
    PRV_CPSS_TC_52_TX_END_QUEUE4_E,
    PRV_CPSS_TC_52_TX_END_QUEUE5_E,
    PRV_CPSS_TC_52_TX_END_QUEUE6_E,
    PRV_CPSS_TC_52_TX_END_QUEUE7_E,
    PRV_CPSS_TC_52_TX_RES_25_E,
    PRV_CPSS_TC_52_TX_RES_26_E,
    PRV_CPSS_TC_52_TX_RES_27_E,
    PRV_CPSS_TC_52_TX_RES_28_E,
    PRV_CPSS_TC_52_TX_RES_29_E,
    PRV_CPSS_TC_52_TX_RES_30_E,
    PRV_CPSS_TC_52_TX_RES_31_E,

    /* MAC1 related interrupts.             */
    /* GOP 5                                */
    /* Indexes 640 - 671                    */
    PRV_CPSS_TC_52_MAC1_RES_0_E,
    PRV_CPSS_TC_52_MAC1_RES_1_E,
    PRV_CPSS_TC_52_MAC1_RES_2_E,
    PRV_CPSS_TC_52_MAC1_RES_3_E,
    PRV_CPSS_TC_52_MAC1_RES_4_E,
    PRV_CPSS_TC_52_MAC1_RES_5_E,
    PRV_CPSS_TC_52_MAC1_RES_6_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT0_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT1_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT2_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT3_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT4_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT5_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT6_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT7_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT8_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT9_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT10_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT11_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT0_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT1_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT2_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT3_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT4_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT5_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT6_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT7_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT8_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT9_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT10_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT11_E,
    PRV_CPSS_TC_52_MAC1_RES_31_E,

    /* GOP 6                                */
    /* Indexes 672 - 703                    */
    PRV_CPSS_TC_52_GOP6_RES_0_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT12_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT13_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT14_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT15_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT16_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT17_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT18_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT19_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT20_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT21_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT22_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT23_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT24_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT25_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT26_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT12_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT13_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT14_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT15_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT16_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT17_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT18_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT19_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT20_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT21_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT22_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT23_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT24_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT25_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT26_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT52_E,

    /* GOP 7                                */
    /* Indexes 704 - 735                    */
    PRV_CPSS_TC_52_GOP7_RES_0_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT27_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT28_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT29_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT30_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT31_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT32_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT33_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT34_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT35_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT36_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT37_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT38_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT39_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT40_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT41_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT27_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT28_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT29_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT30_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT31_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT32_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT33_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT34_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT35_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT36_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT37_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT38_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT39_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT40_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT41_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT53_E,

    /* GOP 8                                */
    /* Indexes 736 - 767                    */
    PRV_CPSS_TC_52_GOP8_RES_0_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT42_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT43_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT44_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT45_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT46_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT47_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT48_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT49_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT50_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT51_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT52_E,
    PRV_CPSS_TC_52_TX_FIFO_UNDERRUN_PORT53_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT42_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT43_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT44_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT45_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT46_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT47_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT48_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT49_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT50_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT51_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT52_E,
    PRV_CPSS_TC_52_RX_FIFO_OVERRUN_PORT53_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT0_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT1_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT2_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT3_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT4_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT5_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT6_E,

    /* GOP 9                                */
    /* Indexes 768 - 799                    */
    PRV_CPSS_TC_52_GOP9_RES_0_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT7_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT8_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT9_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT10_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT11_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT12_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT13_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT14_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT15_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT16_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT17_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT18_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT19_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT20_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT21_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT22_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT23_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT24_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT25_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT26_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT27_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT28_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT29_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT30_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT31_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT32_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT33_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT34_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT35_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT36_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT37_E,

    /* GOP 10                               */
    /* Indexes 800 - 831                    */
    PRV_CPSS_TC_52_GOP10_RES_0_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT38_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT39_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT40_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT41_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT42_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT43_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT44_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT45_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT46_E,
    PRV_CPSS_TC_52_IPG_TOO_SMALL_PORT47_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT0_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT1_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT2_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT3_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT4_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT5_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT6_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT7_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT8_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT9_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT10_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT11_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT12_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT13_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT14_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT15_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT16_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT17_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT18_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT19_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT20_E,

    /* GOP 11                               */
    /* Indexes 832 - 863                    */
    PRV_CPSS_TC_52_GOP11_RES_0_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT21_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT22_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT23_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT24_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT25_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT26_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT27_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT28_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT29_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT30_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT31_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT32_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT33_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT34_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT35_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT36_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT37_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT38_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT39_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT40_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT41_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT42_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT43_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT44_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT45_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT46_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT47_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT48_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT49_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT50_E,
    PRV_CPSS_TC_52_ILLEGAL_SEQUENCE_PORT51_E,

    PRV_CPSS_TC_52_LAST_INT         /* should be always last in enum */

}PRV_CPSS_TC_52_INT_CAUSE_ENT;


#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* __prvCpssDrvExMxEventsTwistCh */

