{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@36:73@HdlStmProcess", "   assign prog_full   = (rd_count[AW-1:0] == PROG_FULL);\n   assign ptr_match   = (wr_addr[AW-1:0] == rd_addr[AW-1:0]);\n   assign full        = ptr_match & (wr_addr[AW]==!rd_addr[AW]);\n   assign fifo_empty  = ptr_match & (wr_addr[AW]==rd_addr[AW]);\n   \n   always @ (posedge clk or negedge nreset) \n     if(~nreset) \n       begin\t   \n          wr_addr[AW:0]   <= 'd0;\n          rd_addr[AW:0]   <= 'b0;\n          rd_count[AW:0]  <= 'b0;\n       end\n     else if(clear) \n       begin\t   \n          wr_addr[AW:0]   <= 'd0;\n          rd_addr[AW:0]   <= 'b0;\n          rd_count[AW:0]  <= 'b0;\n       end\n     else if(fifo_write & fifo_read) \n       begin\n\t  wr_addr[AW:0] <= wr_addr[AW:0] + 'd1;\n\t  rd_addr[AW:0] <= rd_addr[AW:0] + 'd1;\t      \n       end \n     else if(fifo_write) \n       begin\n\t  wr_addr[AW:0]   <=  wr_addr[AW:0]   + 'd1;\n\t  rd_count[AW-1:0]<= rd_count[AW-1:0] + 'd1;\t\n       end \n     else if(fifo_read) \n       begin\t      \n          rd_addr[AW:0]   <= rd_addr[AW:0]  + 'd1;\n          rd_count[AW-1:0]<= rd_count[AW-1:0] - 'd1;\n       end\n\n   //Empty register to account for RAM output register  \n   generate\n      if(REG)\n\tbegin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[46, "          rd_count[AW:0]  <= 'b0;\n"], [52, "          rd_count[AW:0]  <= 'b0;\n"]], "Add": [[46, "          rd_count[AW-1:0]  <= 'b0;\n"], [52, "          rd_count[AW-1:0]  <= 'b0;\n"]]}}