
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186515                       # Simulator instruction rate (inst/s)
host_op_rate                                   234797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237426                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371452                       # Number of bytes of host memory used
host_seconds                                 43404.83                       # Real time elapsed on the host
sim_insts                                  8095660769                       # Number of instructions simulated
sim_ops                                   10191327941                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       320512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1064320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       501248                       # Number of bytes written to this memory
system.physmem.bytes_written::total            501248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2504                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8315                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3916                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3916                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       484405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       385040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31101279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103277611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       484405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       385040                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3651668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48639221                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48639221                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48639221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       484405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       385040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31101279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151916832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983299                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577709     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991508                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262508     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824634                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528240     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2009263                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1643984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198450                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       820933                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          788825                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          207156                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8941                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19350834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11238592                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2009263                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       995981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2344039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         542962                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        503343                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1185676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       198421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22540168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.954563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20196129     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          108768      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          172809      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234750      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          241245      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204343      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          114693      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          170922      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1096509      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22540168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081303                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454760                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19153949                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       702220                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2339590                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        341691                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       330554                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13788926                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1534                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        341691                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19206321                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133526                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       448010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2290533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       120084                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13783377                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19232687                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64118969                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64118969                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16639972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2592710                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3384                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           360926                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1290888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       698563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8124                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       241976                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13766447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13065003                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2012                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1541680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3689922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22540168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16954857     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2342900     10.39%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173315      5.21%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       845699      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       670595      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       275818      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       174248      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90470      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12266      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22540168                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2501     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7997     36.64%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11330     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10988175     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194908      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1184089      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       696196      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13065003                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528664                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21828                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48694012                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15311580                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12866216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13086831                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       209569                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10681                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        341691                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         105212                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11676                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13769869                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1290888                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       698563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1749                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226840                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12882592                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1113593                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       182409                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1809729                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1829927                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            696136                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521283                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12866338                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12866216                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7386643                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19908221                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371035                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9700434                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11936835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1833043                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200708                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22198477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17251932     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2475476     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       912593      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437069      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397831      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       213050      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165773      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84270      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       260483      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22198477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9700434                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11936835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1769198                       # Number of memory references committed
system.switch_cpus1.commit.loads              1081319                       # Number of loads committed
system.switch_cpus1.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721471                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10754897                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245885                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       260483                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35707794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27881472                       # The number of ROB writes
system.switch_cpus1.timesIdled                 295408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2173090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9700434                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11936835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9700434                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.547645                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.547645                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392519                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392519                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57979484                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17922082                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12782185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24713254                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2009776                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644409                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       821147                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          789027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8947                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19355837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11241656                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2009776                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       996234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2344667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        508787                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1185986                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20206931     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108802      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172879      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234801      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          241305      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204384      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          114715      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          170956      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1096825      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081324                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454884                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19159092                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       707795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2340220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        341773                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       330632                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13792612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        341773                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19211486                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         135891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       451185                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2291145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       120115                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13787042                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16976                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19237905                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64135996                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64135996                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16644522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2593383                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3388                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       698750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8123                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       242000                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13770078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13068492                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1542038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3690619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16964753     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2343612     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1173594      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       845923      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       670784      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       275852      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174309      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90495      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12276      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2501     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8009     36.66%     48.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11337     51.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10991109     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194951      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1184402      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696394      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13068492                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528805                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48712416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15315574                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12869672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13090339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10676                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        341773                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         107590                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11680                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13773505                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291227                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       698750                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       111860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226899                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12886046                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1113901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       182446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1810236                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1830386                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696335                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521422                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12869793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12869672                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7388723                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19913555                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9703129                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11940044                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1833478                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17261927     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2476170     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       912839      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437182      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397958      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213092      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165798      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84302      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       260557      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9703129                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11940044                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1769679                       # Number of memory references committed
system.switch_cpus2.commit.loads              1081605                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721897                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10757794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245934                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       260557                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35722712                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27888834                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2161656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9703129                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11940044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9703129                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392629                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392629                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57995154                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17926956                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12785704                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2009314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1644023                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198454                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       820950                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          788840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207165                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8942                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19351259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11238873                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2009314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       996005                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2344102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         542976                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        509462                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1185705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22547058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.954320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20202956     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108773      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172813      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          234755      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          241248      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          204345      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          114696      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          170928      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1096544      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22547058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081305                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454771                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19154637                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       708353                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2339649                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341701                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       330562                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13789284                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341701                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19207009                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         135052                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       452621                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2290587                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       120085                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13783738                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16968                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19233138                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64120631                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64120631                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16640284                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2592803                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3385                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           360953                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1290952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       698581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241976                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13766784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13065348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1989                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1541728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3689766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22547058                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579470                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.266987                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16961620     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2342944     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1173346      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       845712      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       670617      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       275822      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174248      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90482      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12267      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22547058                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2499     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8005     36.66%     48.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11331     51.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10988436     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194910      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1184145      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       696222      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13065348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528678                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21835                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48701577                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15311966                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12866562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13087183                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25962                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       209590                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10679                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341701                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         106717                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11688                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13770207                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1290952                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       698581                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9913                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226846                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12882939                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1113653                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       182408                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1809816                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1829971                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            696163                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521297                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12866683                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12866562                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7386837                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19908662                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520634                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9700626                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11937089                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1833091                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22205357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376977                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17258696     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2475536     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       912618      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437077      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       397842      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213056      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165773      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84272      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       260487      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22205357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9700626                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11937089                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1769254                       # Number of memory references committed
system.switch_cpus3.commit.loads              1081355                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1721508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10755130                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245891                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       260487                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35714972                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27882122                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2166200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9700626                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11937089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9700626                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.547594                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.547594                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392527                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392527                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57981098                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17922500                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12782548                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2212759                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1842450                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       202758                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       847900                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          809456                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          237883                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19254264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12137377                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2212759                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1047339                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2530287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         565349                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        961179                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1197119                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       193753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23106479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20576192     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          154747      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          196589      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          310836      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          130153      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          168284      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          195356      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           89632      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1284690      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23106479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089537                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491128                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19140187                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1086435                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2518165                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        360452                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336459                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14836783                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        360452                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19160193                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          62397                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       969180                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2499363                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        54890                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14744602                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7825                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20591811                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68566346                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68566346                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17207255                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3384544                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193634                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1382983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       721648                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164673                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14394691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13800382                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        13357                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1764259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3605265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23106479                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597252                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319095                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17257154     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2668860     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1090503      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       612006      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       827066      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       255322      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       250132      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       134656      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10780      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23106479                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          94655     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12908     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11625701     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       188656      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265245      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       719073      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13800382                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.558420                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             119914                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50840514                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16162600                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13439837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13920296                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10105                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       264389                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        360452                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          47598                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14398257                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1382983                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       721648                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       119379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233669                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13559122                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1244198                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       241260                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1963151                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1917195                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            718953                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548658                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13439927                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13439837                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8054085                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21634132                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543831                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372286                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10011204                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12336151                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2062153                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       204268                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22746027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542343                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.361888                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17522288     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2648078     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       961788      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       478539      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       437900      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       183804      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       182074      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86632      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       244924      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22746027                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10011204                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12336151                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1829605                       # Number of memory references committed
system.switch_cpus4.commit.loads              1118591                       # Number of loads committed
system.switch_cpus4.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1787954                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11106680                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       254743                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       244924                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36899329                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29157085                       # The number of ROB writes
system.switch_cpus4.timesIdled                 294302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1606779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10011204                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12336151                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10011204                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.468560                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.468560                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405094                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405094                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61008560                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18780833                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13719961                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2212824                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1842506                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       202762                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       847920                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          809476                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          237890                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19254809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12137752                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2212824                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1047366                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2530364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         565360                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        961253                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1197152                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       193757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23107182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20576818     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          154752      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          196593      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          310850      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          130156      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          168288      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          195360      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           89632      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1284733      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23107182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089540                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491143                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19140732                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1086511                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2518240                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        360459                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       336468                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14837227                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        360459                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19160738                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          62398                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       969250                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2499438                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54895                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14745052                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7828                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20592469                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68568448                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68568448                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17207848                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3384597                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193647                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1383021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       721669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164682                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14395135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13800821                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13359                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1764279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3605292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23107182                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597252                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319095                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17257672     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2668938     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1090545      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       612028      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       827086      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255331      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       250141      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       134664      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10777      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23107182                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          94658     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12907     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11626072     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       188668      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1265280      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719094      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13800821                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.558438                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             119916                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50842098                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16163064                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13440270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13920737                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10105                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       264392                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        360459                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          47601                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14398701                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1383021                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       721669                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233675                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13559558                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1244235                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       241262                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1963209                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1917255                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            718974                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548675                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13440360                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13440270                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8054363                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21634816                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.543849                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10011539                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12336561                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2062184                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       204272                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22746723                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542345                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361888                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17522809     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2648165     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       961820      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       478555      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       437916      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       183814      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       182079      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86637      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       244928      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22746723                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10011539                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12336561                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1829661                       # Number of memory references committed
system.switch_cpus5.commit.loads              1118626                       # Number of loads committed
system.switch_cpus5.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1788010                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11107052                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       254752                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       244928                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36900462                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29157980                       # The number of ROB writes
system.switch_cpus5.timesIdled                 294311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1606076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10011539                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12336561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10011539                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.468477                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.468477                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405108                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405108                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61010536                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18781461                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13720382                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1942528                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1592300                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       192471                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       814790                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          757686                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          199847                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8707                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18587391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11045980                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1942528                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       957533                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2429433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545777                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1015775                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1146338                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22382800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19953367     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          263164      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          304008      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          168026      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          190706      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          107148      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73129      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          187958      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1135294      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22382800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078603                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446966                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18433884                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1172494                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2408541                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19707                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348172                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       315562                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2029                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13485230                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10583                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348172                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18464283                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         364840                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       724001                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398903                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        82599                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13476180                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20193                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     18730152                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     62747856                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     62747856                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15987655                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2742492                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2039                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           224308                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1289977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       701337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17680                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       155082                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13455365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12720453                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18228                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1679060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3875322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22382800                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568314                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259626                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17023835     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2155536      9.63%     85.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1159213      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       800452      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       699788      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       357722      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        88279      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56101      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        41874      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22382800                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3183     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12078     43.64%     55.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12413     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10646131     83.69%     83.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       198590      1.56%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1557      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1178271      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       695904      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12720453                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514722                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27674                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47869608                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15138169                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12505220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12748127                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31898                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       230255                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15636                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          779                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348172                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         323247                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12897                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13459003                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1289977                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       701337                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       111234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       107955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       219189                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12529470                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1105602                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190983                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1801320                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1753465                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            695718                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.506994                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12505476                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12505220                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7432553                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19463530                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506013                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381871                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9389511                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11520010                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1939171                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3143                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       193406                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22034628                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522814                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.340728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17327863     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2182778      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       915244      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       548877      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       380377      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       246375      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       127789      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102604      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       202721      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22034628                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9389511                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11520010                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1745423                       # Number of memory references committed
system.switch_cpus6.commit.loads              1059722                       # Number of loads committed
system.switch_cpus6.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648766                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10385761                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234413                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       202721                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35291023                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27266553                       # The number of ROB writes
system.switch_cpus6.timesIdled                 286566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2330458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9389511                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11520010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9389511                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.632007                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.632007                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379938                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379938                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56522275                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17356422                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12585426                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1848125                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1667117                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        98842                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       700733                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          657789                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          101636                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4327                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19582754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11624522                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1848125                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       759425                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2297323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         310837                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1201060                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1125641                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        99173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23290724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.585555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.905166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20993401     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           81526      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          167815      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           70127      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          380959      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          340007      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           65340      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          137844      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1053705      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23290724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074783                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.470376                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19452959                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1332280                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2288845                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7282                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        209353                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       162575                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13629397                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1427                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        209353                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19475020                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1160377                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       100935                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2275624                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        69410                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13621381                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         30140                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        24423                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1644                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     15998820                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     64149515                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     64149515                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14161496                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1837260                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1583                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          803                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           169944                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3212678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1624143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        14889                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        79072                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13593269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13060303                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7600                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1064322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2555495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23290724                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.560751                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.356400                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18636772     80.02%     80.02% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1398832      6.01%     86.02% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1147464      4.93%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       496248      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       625409      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       600478      2.58%     98.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       341760      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        26875      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        16886      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23290724                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          33054     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        255105     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7401      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8193760     62.74%     62.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       114100      0.87%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3131574     23.98%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1620089     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13060303                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528474                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             295560                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022630                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49714488                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14659526                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12947941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13355863                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        23937                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       126439                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10646                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1150                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        209353                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1118596                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        18930                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13594866                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3212678                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1624143                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         12610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        56751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        58870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       115621                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12968580                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3121152                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        91721                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4741045                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1698640                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1619893                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524762                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12948401                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12947941                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6994155                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         13785479                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523927                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507357                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10512106                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12352928                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1243386                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       100770                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23081371                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.535190                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.357435                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18596986     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1639642      7.10%     87.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       767975      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       759551      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       206713      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       877769      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        65413      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        48068      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       119254      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23081371                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10512106                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12352928                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4699726                       # Number of memory references committed
system.switch_cpus7.commit.loads              3086231                       # Number of loads committed
system.switch_cpus7.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1630684                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10985030                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       119509                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       119254                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36558405                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27402067                       # The number of ROB writes
system.switch_cpus7.timesIdled                 427534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1422534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10512106                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12352928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10512106                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.350933                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.350933                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.425363                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.425363                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        64111242                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15041050                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16225983                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1568                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155153                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949286                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303245164                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353919270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303245164                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353919270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303245164                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353919270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467970.932099                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516670.467153                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467970.932099                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516670.467153                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467970.932099                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516670.467153                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256698117                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304715376                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256698117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304715376                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256698117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304715376                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396139.069444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444839.964964                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396139.069444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444839.964964                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396139.069444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444839.964964                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           823                       # number of replacements
system.l21.tagsinuse                      4095.371773                       # Cycle average of tags in use
system.l21.total_refs                          265090                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4916                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.923922                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.340015                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.819386                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   392.163121                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3591.049251                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008257                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.095743                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.876721                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3079                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3081                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             957                       # number of Writeback hits
system.l21.Writeback_hits::total                  957                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3097                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3099                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3097                       # number of overall hits
system.l21.overall_hits::total                   3099                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          785                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          785                       # number of demand (read+write) misses
system.l21.demand_misses::total                   824                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          785                       # number of overall misses
system.l21.overall_misses::total                  824                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     38854409                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    360645780                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      399500189                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     38854409                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    360645780                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       399500189                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     38854409                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    360645780                       # number of overall miss cycles
system.l21.overall_miss_latency::total      399500189                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3864                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3905                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          957                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              957                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3882                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3882                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.203157                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.211012                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.202215                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.210043                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.202215                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.210043                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459421.375796                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 484830.326456                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459421.375796                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 484830.326456                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 996266.897436                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459421.375796                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 484830.326456                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 446                       # number of writebacks
system.l21.writebacks::total                      446                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          784                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             823                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          784                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              823                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          784                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             823                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    302419177                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    338459136                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    302419177                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    338459136                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     36039959                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    302419177                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    338459136                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202899                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.210755                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201958                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.209788                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201958                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.209788                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 385738.746173                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 411250.469016                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 385738.746173                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 411250.469016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 924101.512821                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 385738.746173                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 411250.469016                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           824                       # number of replacements
system.l22.tagsinuse                      4095.370584                       # Cycle average of tags in use
system.l22.total_refs                          265097                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.914379                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.338612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.806431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   392.387178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3589.838363                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.095798                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.876425                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3086                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             959                       # number of Writeback hits
system.l22.Writeback_hits::total                  959                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3102                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3104                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3102                       # number of overall hits
system.l22.overall_hits::total                   3104                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          784                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          784                       # number of demand (read+write) misses
system.l22.demand_misses::total                   824                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          784                       # number of overall misses
system.l22.overall_misses::total                  824                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36371135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    356418717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      392789852                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36371135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    356418717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       392789852                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36371135                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    356418717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      392789852                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3868                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3910                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          959                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              959                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3886                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3928                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3886                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3928                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.202689                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.210742                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201750                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.209776                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201750                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.209776                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454615.710459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 476686.713592                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 447                       # number of writebacks
system.l22.writebacks::total                      447                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          784                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          784                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          784                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    300127517                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    333626652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    300127517                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    333626652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    300127517                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    333626652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202689                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.210742                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.209776                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.209776                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 404886.713592                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           824                       # number of replacements
system.l23.tagsinuse                      4095.371345                       # Cycle average of tags in use
system.l23.total_refs                          265091                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l23.avg_refs                         53.913158                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.339502                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.802880                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   392.252079                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3589.976885                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.095765                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.876459                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3080                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3082                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             957                       # number of Writeback hits
system.l23.Writeback_hits::total                  957                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3098                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3100                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3098                       # number of overall hits
system.l23.overall_hits::total                   3100                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          784                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          784                       # number of demand (read+write) misses
system.l23.demand_misses::total                   824                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          784                       # number of overall misses
system.l23.overall_misses::total                  824                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     39732027                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    360285464                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      400017491                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     39732027                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    360285464                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       400017491                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     39732027                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    360285464                       # number of overall miss cycles
system.l23.overall_miss_latency::total      400017491                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3864                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3906                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          957                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              957                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3882                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3924                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3882                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3924                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202899                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.210958                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201958                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.209990                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201958                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.209990                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 993300.675000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 459547.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 485458.120146                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 993300.675000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 459547.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 485458.120146                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 993300.675000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 459547.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 485458.120146                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 447                       # number of writebacks
system.l23.writebacks::total                      447                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          784                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          784                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          784                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     36858334                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    303949957                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    340808291                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     36858334                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    303949957                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    340808291                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     36858334                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    303949957                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    340808291                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202899                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.210958                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.209990                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.209990                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 921458.350000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 387691.271684                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 413602.294903                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 921458.350000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 387691.271684                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 413602.294903                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 921458.350000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 387691.271684                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 413602.294903                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           684                       # number of replacements
system.l24.tagsinuse                      4095.481829                       # Cycle average of tags in use
system.l24.total_refs                          252837                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.481829                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.077535                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   313.273058                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3627.649406                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007831                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.076483                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.885657                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         2982                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l24.Writeback_hits::total                  940                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         2996                       # number of demand (read+write) hits
system.l24.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         2996                       # number of overall hits
system.l24.overall_hits::total                   2998                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          649                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          649                       # number of demand (read+write) misses
system.l24.demand_misses::total                   684                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          649                       # number of overall misses
system.l24.overall_misses::total                  684                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     49997658                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    291370933                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      341368591                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     49997658                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    291370933                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       341368591                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     49997658                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    291370933                       # number of overall miss cycles
system.l24.overall_miss_latency::total      341368591                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3631                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           14                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3645                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3645                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.178739                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.178052                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.178052                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 448953.671803                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 499076.887427                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 448953.671803                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 499076.887427                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1428504.514286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 448953.671803                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 499076.887427                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 399                       # number of writebacks
system.l24.writebacks::total                      399                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          649                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          649                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          649                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    244754567                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    292239225                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    244754567                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    292239225                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     47484658                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    244754567                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    292239225                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.178052                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.178052                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 377125.681048                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 427250.328947                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 377125.681048                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 427250.328947                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1356704.514286                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 377125.681048                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 427250.328947                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           684                       # number of replacements
system.l25.tagsinuse                      4095.482050                       # Cycle average of tags in use
system.l25.total_refs                          252837                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          122.482050                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    32.077356                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   313.333578                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3627.589066                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007831                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.076497                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.885642                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         2982                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l25.Writeback_hits::total                  940                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         2996                       # number of demand (read+write) hits
system.l25.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         2996                       # number of overall hits
system.l25.overall_hits::total                   2998                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          649                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          649                       # number of demand (read+write) misses
system.l25.demand_misses::total                   684                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          649                       # number of overall misses
system.l25.overall_misses::total                  684                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     49538600                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    291632989                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      341171589                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     49538600                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    291632989                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       341171589                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     49538600                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    291632989                       # number of overall miss cycles
system.l25.overall_miss_latency::total      341171589                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3631                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3645                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3645                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.178739                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.178052                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.178052                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449357.456086                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 498788.872807                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449357.456086                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 498788.872807                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449357.456086                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 498788.872807                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 399                       # number of writebacks
system.l25.writebacks::total                      399                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          649                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          649                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          649                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    245023098                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    292048698                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    245023098                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    292048698                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    245023098                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    292048698                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.178052                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.178052                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377539.442219                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 426971.780702                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377539.442219                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 426971.780702                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377539.442219                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 426971.780702                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1256                       # number of replacements
system.l26.tagsinuse                      4095.464838                       # Cycle average of tags in use
system.l26.total_refs                          345866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5352                       # Sample count of references to valid blocks.
system.l26.avg_refs                         64.623692                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          149.398177                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    30.537149                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   559.735808                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3355.793704                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.036474                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007455                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.136654                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.819286                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3895                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3896                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2226                       # number of Writeback hits
system.l26.Writeback_hits::total                 2226                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3910                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3911                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3910                       # number of overall hits
system.l26.overall_hits::total                   3911                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1217                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1254                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1219                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1256                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1219                       # number of overall misses
system.l26.overall_misses::total                 1256                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31770836                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    641119209                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      672890045                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       829926                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       829926                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31770836                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    641949135                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       673719971                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31770836                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    641949135                       # number of overall miss cycles
system.l26.overall_miss_latency::total      673719971                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5112                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5150                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2226                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2226                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5129                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5167                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5129                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5167                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238067                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243495                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.237668                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.243081                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.237668                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.243081                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 526802.965489                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 536594.932217                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       414963                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       414963                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 526619.470878                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 536401.250796                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 526619.470878                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 536401.250796                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 797                       # number of writebacks
system.l26.writebacks::total                      797                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1217                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1254                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1219                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1256                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1219                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1256                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    553667819                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    582780763                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       686326                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       686326                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    554354145                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    583467089                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29112944                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    554354145                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    583467089                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238067                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243495                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.243081                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.243081                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 454944.797864                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 464737.450558                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       343163                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       343163                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 454761.398687                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 464543.860669                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 786836.324324                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 454761.398687                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 464543.860669                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2535                       # number of replacements
system.l27.tagsinuse                      4095.911177                       # Cycle average of tags in use
system.l27.total_refs                          324528                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6631                       # Sample count of references to valid blocks.
system.l27.avg_refs                         48.941035                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           12.541290                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    21.459391                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1196.377829                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2865.532667                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.003062                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005239                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.292084                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.699593                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5008                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5009                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2138                       # number of Writeback hits
system.l27.Writeback_hits::total                 2138                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5014                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5015                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5014                       # number of overall hits
system.l27.overall_hits::total                   5015                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2504                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2535                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2504                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2535                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2504                       # number of overall misses
system.l27.overall_misses::total                 2535                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     32115304                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1293321863                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1325437167                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     32115304                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1293321863                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1325437167                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     32115304                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1293321863                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1325437167                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           32                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7512                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7544                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2138                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2138                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           32                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7518                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7550                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           32                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7518                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7550                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.333333                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.336029                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.333067                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.335762                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.333067                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.335762                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1035977.548387                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 516502.341454                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 522854.898225                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1035977.548387                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 516502.341454                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 522854.898225                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1035977.548387                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 516502.341454                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 522854.898225                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 583                       # number of writebacks
system.l27.writebacks::total                      583                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2504                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2535                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2504                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2535                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2504                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2535                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     29889455                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1113443118                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1143332573                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     29889455                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1113443118                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1143332573                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     29889455                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1113443118                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1143332573                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.333333                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.336029                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.333067                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.335762                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.333067                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.335762                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 964175.967742                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 444665.781949                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 451018.766469                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 964175.967742                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 444665.781949                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 451018.766469                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 964175.967742                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 444665.781949                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 451018.766469                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1290975836                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1290975836                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297100250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297100250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297100250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297100250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139973.526618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139973.526618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139503.145838                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139503.145838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139503.145838                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139503.145838                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501828785                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501828785                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502967580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502967580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502967580                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502967580                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139049.261568                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139049.261568                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138749.677241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138749.677241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138749.677241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138749.677241                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.001099                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998098091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1934298.625969                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.001099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056092                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817309                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1185620                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1185620                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1185620                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1185620                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1185620                       # number of overall hits
system.cpu1.icache.overall_hits::total        1185620                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     47278275                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47278275                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     47278275                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47278275                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     47278275                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47278275                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1185676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1185676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1185676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1185676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1185676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1185676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 844254.910714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 844254.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 844254.910714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 844254.910714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39316718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39316718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     39316718                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39316718                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 958944.341463                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 958944.341463                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3882                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152129049                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4138                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36763.907443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.012616                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.987384                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       815479                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         815479                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684601                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684601                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1648                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1500080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1500080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1500080                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1500080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12583                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12583                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12583                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12583                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2293053377                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2293053377                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8501373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8501373                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2301554750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2301554750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2301554750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2301554750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       827958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       827958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1512663                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1512663                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1512663                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1512663                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015072                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183752.975158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183752.975158                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81743.971154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81743.971154                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182909.858539                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182909.858539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182909.858539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182909.858539                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu1.dcache.writebacks::total              957                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8615                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           86                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3864                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3882                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3882                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    567651991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    567651991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1170703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1170703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    568822694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    568822694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    568822694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    568822694                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002566                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146907.865166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146907.865166                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65039.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65039.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146528.257084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146528.257084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146528.257084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146528.257084                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.988534                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998098398                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930557.829787                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.988534                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057674                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818892                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1185927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1185927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1185927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1185927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1185927                       # number of overall hits
system.cpu2.icache.overall_hits::total        1185927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44027297                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44027297                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3886                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152129476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4142                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36728.507001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.036336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.963664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       815709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         815709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684794                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684794                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1500503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1500503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1500503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1500503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12487                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12487                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          104                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12591                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2282610885                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2282610885                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu2.dcache.writebacks::total              959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8705                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8705                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.984722                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998098119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930557.290135                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.984722                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057668                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818886                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1185648                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1185648                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1185648                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1185648                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1185648                       # number of overall hits
system.cpu3.icache.overall_hits::total        1185648                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     45460053                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45460053                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     45460053                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45460053                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     45460053                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45460053                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 811786.660714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 811786.660714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 811786.660714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 811786.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 811786.660714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 811786.660714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       119200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       119200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     40211918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40211918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     40211918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40211918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     40211918                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40211918                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 957426.619048                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 957426.619048                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 957426.619048                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 957426.619048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 957426.619048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 957426.619048                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3882                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152129125                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4138                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36763.925810                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.009971                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.990029                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871133                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128867                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       815535                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         815535                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       684621                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        684621                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1648                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1500156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1500156                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1500156                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1500156                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12478                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          104                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12582                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12582                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12582                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12582                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2271965060                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2271965060                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8512648                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8512648                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2280477708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2280477708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2280477708                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2280477708                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 182077.661484                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182077.661484                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81852.384615                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81852.384615                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181249.221745                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181249.221745                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181249.221745                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181249.221745                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu3.dcache.writebacks::total              957                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8700                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8700                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3882                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3882                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    567320338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    567320338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1172791                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1172791                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    568493129                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    568493129                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    568493129                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    568493129                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146822.033644                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146822.033644                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65155.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65155.055556                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146443.361412                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146443.361412                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146443.361412                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146443.361412                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.021589                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001205163                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2034969.843496                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.021589                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054522                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.783688                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1197063                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1197063                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1197063                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1197063                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1197063                       # number of overall hits
system.cpu4.icache.overall_hits::total        1197063                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77459565                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77459565                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77459565                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77459565                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77459565                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77459565                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1197119                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1197119                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1197119                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1197119                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1197119                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1197119                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1383206.517857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1383206.517857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1383206.517857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1383206.517857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       201191                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       201191                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     50417861                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     50417861                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     50417861                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     50417861                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1362644.891892                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1362644.891892                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3645                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148430417                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38049.325045                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.309760                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.690240                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860585                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139415                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       953015                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         953015                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       707478                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        707478                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1806                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1723                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1660493                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1660493                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1660493                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1660493                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9288                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           52                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9340                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9340                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1274753956                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1274753956                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      4314673                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4314673                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1279068629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1279068629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1279068629                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1279068629                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       962303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       962303                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       707530                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       707530                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1669833                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1669833                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1669833                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1669833                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009652                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000073                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005593                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005593                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137247.411283                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137247.411283                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82974.480769                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82974.480769                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 136945.249358                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 136945.249358                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 136945.249358                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 136945.249358                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu4.dcache.writebacks::total              940                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5657                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5695                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5695                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3631                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3645                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3645                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    491303762                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    491303762                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       935656                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       935656                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    492239418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    492239418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    492239418                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    492239418                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002183                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002183                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135308.114018                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135308.114018                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66832.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66832.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 135045.107819                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 135045.107819                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 135045.107819                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 135045.107819                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.021338                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001205196                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2034969.910569                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.021338                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054521                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1197096                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1197096                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1197096                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1197096                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1197096                       # number of overall hits
system.cpu5.icache.overall_hits::total        1197096                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     78198273                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     78198273                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     78198273                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     78198273                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     78198273                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     78198273                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1197152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1197152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1197152                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1197152                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1197152                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1197152                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1396397.732143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1396397.732143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1396397.732143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       203154                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       203154                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49966881                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49966881                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49966881                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1350456.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3645                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148430466                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38049.337606                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.306605                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.693395                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860573                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139427                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       953043                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         953043                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       707499                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        707499                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1806                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1723                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1660542                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1660542                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1660542                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1660542                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9288                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           52                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9340                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9340                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1276641962                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1276641962                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      4313863                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4313863                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1280955825                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1280955825                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1280955825                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1280955825                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       962331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       962331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       707551                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       707551                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1669882                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1669882                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1669882                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1669882                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009652                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000073                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005593                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005593                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137450.684970                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137450.684970                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82958.903846                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82958.903846                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 137147.304604                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 137147.304604                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 137147.304604                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 137147.304604                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu5.dcache.writebacks::total              940                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5657                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5695                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5695                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3631                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3645                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3645                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    491571996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    491571996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       935603                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       935603                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    492507599                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    492507599                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    492507599                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    492507599                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 135381.987331                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 135381.987331                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66828.785714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66828.785714                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 135118.682853                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 135118.682853                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 135118.682853                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 135118.682853                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               513.152365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999366030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1921857.750000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.456316                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.696048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.771949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.822360                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1146285                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1146285                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1146285                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1146285                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1146285                       # number of overall hits
system.cpu6.icache.overall_hits::total        1146285                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38985875                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38985875                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5129                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157999443                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5385                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              29340.657939                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.601367                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.398633                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873443                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126557                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       807922                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         807922                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       681861                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        681861                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1570                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1489783                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1489783                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1489783                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1489783                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17648                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17648                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          481                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18129                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18129                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18129                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18129                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4201746393                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4201746393                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    229238463                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    229238463                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4430984856                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4430984856                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4430984856                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4430984856                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238086.264336                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238086.264336                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 476587.241164                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 476587.241164                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244414.190303                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244414.190303                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244414.190303                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244414.190303                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       594660                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       148665                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu6.dcache.writebacks::total             2226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13000                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13000                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5129                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5129                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    906950977                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    906950977                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    908769572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    908769572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    908769572                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    908769572                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177416.075313                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177416.075313                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177182.603236                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177182.603236                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177182.603236                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177182.603236                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               565.240592                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1028840916                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1789288.549565                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    22.870803                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.369789                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.036652                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.869182                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.905834                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1125595                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1125595                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1125595                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1125595                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1125595                       # number of overall hits
system.cpu7.icache.overall_hits::total        1125595                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     46676577                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     46676577                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     46676577                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     46676577                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     46676577                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     46676577                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1125641                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1125641                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1125641                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1125641                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1125641                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1125641                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1014708.195652                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1014708.195652                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1014708.195652                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1014708.195652                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1014708.195652                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1014708.195652                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     32487090                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     32487090                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     32487090                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     32487090                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     32487090                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     32487090                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1015221.562500                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1015221.562500                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1015221.562500                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1015221.562500                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1015221.562500                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1015221.562500                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7518                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               405293659                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7774                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              52134.507203                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.046035                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.953965                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433774                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566226                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      2945013                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2945013                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1611886                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1611886                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          786                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          784                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4556899                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4556899                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4556899                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4556899                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        27030                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        27030                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           19                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        27049                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         27049                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        27049                       # number of overall misses
system.cpu7.dcache.overall_misses::total        27049                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   6426131542                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6426131542                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1476458                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1476458                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   6427608000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6427608000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   6427608000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6427608000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      2972043                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2972043                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1611905                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1611905                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4583948                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4583948                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4583948                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4583948                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009095                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009095                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000012                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005901                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005901                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 237740.715575                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 237740.715575                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77708.315789                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77708.315789                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 237628.304189                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 237628.304189                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 237628.304189                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 237628.304189                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2138                       # number of writebacks
system.cpu7.dcache.writebacks::total             2138                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        19518                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        19518                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        19531                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        19531                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        19531                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        19531                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7512                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7512                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7518                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7518                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7518                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7518                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1657652881                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1657652881                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1658037481                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1658037481                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1658037481                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1658037481                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001640                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001640                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 220667.316427                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 220667.316427                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 220542.362463                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 220542.362463                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 220542.362463                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 220542.362463                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
