DECL|CSD_CMODPADD_PIN|macro|CSD_CMODPADD_PIN
DECL|CSD_CMODPADD_PORT|macro|CSD_CMODPADD_PORT
DECL|CSD_CMODPADS_PIN|macro|CSD_CMODPADS_PIN
DECL|CSD_CMODPADS_PORT|macro|CSD_CMODPADS_PORT
DECL|CSD_CSHIELDPADS_PIN|macro|CSD_CSHIELDPADS_PIN
DECL|CSD_CSHIELDPADS_PORT|macro|CSD_CSHIELDPADS_PORT
DECL|CSD_CSH_TANKPADD_PIN|macro|CSD_CSH_TANKPADD_PIN
DECL|CSD_CSH_TANKPADD_PORT|macro|CSD_CSH_TANKPADD_PORT
DECL|CSD_CSH_TANKPADS_PIN|macro|CSD_CSH_TANKPADS_PIN
DECL|CSD_CSH_TANKPADS_PORT|macro|CSD_CSH_TANKPADS_PORT
DECL|CSD_VREF_EXT_PIN|macro|CSD_VREF_EXT_PIN
DECL|CSD_VREF_EXT_PORT|macro|CSD_VREF_EXT_PORT
DECL|CY_GPIO_PACKAGE_BGA|enumerator|CY_GPIO_PACKAGE_BGA,
DECL|CY_GPIO_PACKAGE_CSP|enumerator|CY_GPIO_PACKAGE_CSP,
DECL|CY_GPIO_PACKAGE_LQFP|enumerator|CY_GPIO_PACKAGE_LQFP,
DECL|CY_GPIO_PACKAGE_QFN|enumerator|CY_GPIO_PACKAGE_QFN,
DECL|CY_GPIO_PACKAGE_TYPE|macro|CY_GPIO_PACKAGE_TYPE
DECL|CY_GPIO_PACKAGE_WLCSP|enumerator|CY_GPIO_PACKAGE_WLCSP,
DECL|HSIOM_SEL_ACT_0|enumerator|HSIOM_SEL_ACT_0 = 8, /* Active functionality 0 */
DECL|HSIOM_SEL_ACT_10|enumerator|HSIOM_SEL_ACT_10 = 22, /* Active functionality 10 */
DECL|HSIOM_SEL_ACT_11|enumerator|HSIOM_SEL_ACT_11 = 23, /* Active functionality 11 */
DECL|HSIOM_SEL_ACT_12|enumerator|HSIOM_SEL_ACT_12 = 24, /* Active functionality 12 */
DECL|HSIOM_SEL_ACT_13|enumerator|HSIOM_SEL_ACT_13 = 25, /* Active functionality 13 */
DECL|HSIOM_SEL_ACT_14|enumerator|HSIOM_SEL_ACT_14 = 26, /* Active functionality 14 */
DECL|HSIOM_SEL_ACT_15|enumerator|HSIOM_SEL_ACT_15 = 27, /* Active functionality 15 */
DECL|HSIOM_SEL_ACT_1|enumerator|HSIOM_SEL_ACT_1 = 9, /* Active functionality 1 */
DECL|HSIOM_SEL_ACT_2|enumerator|HSIOM_SEL_ACT_2 = 10, /* Active functionality 2 */
DECL|HSIOM_SEL_ACT_3|enumerator|HSIOM_SEL_ACT_3 = 11, /* Active functionality 3 */
DECL|HSIOM_SEL_ACT_4|enumerator|HSIOM_SEL_ACT_4 = 16, /* Active functionality 4 */
DECL|HSIOM_SEL_ACT_5|enumerator|HSIOM_SEL_ACT_5 = 17, /* Active functionality 5 */
DECL|HSIOM_SEL_ACT_6|enumerator|HSIOM_SEL_ACT_6 = 18, /* Active functionality 6 */
DECL|HSIOM_SEL_ACT_7|enumerator|HSIOM_SEL_ACT_7 = 19, /* Active functionality 7 */
DECL|HSIOM_SEL_ACT_8|enumerator|HSIOM_SEL_ACT_8 = 20, /* Active functionality 8 */
DECL|HSIOM_SEL_ACT_9|enumerator|HSIOM_SEL_ACT_9 = 21, /* Active functionality 9 */
DECL|HSIOM_SEL_AMUXA_DSI|enumerator|HSIOM_SEL_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|HSIOM_SEL_AMUXA|enumerator|HSIOM_SEL_AMUXA = 4, /* Analog mux bus A */
DECL|HSIOM_SEL_AMUXB_DSI|enumerator|HSIOM_SEL_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|HSIOM_SEL_AMUXB|enumerator|HSIOM_SEL_AMUXB = 5, /* Analog mux bus B */
DECL|HSIOM_SEL_DSI_DSI|enumerator|HSIOM_SEL_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|HSIOM_SEL_DSI_GPIO|enumerator|HSIOM_SEL_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|HSIOM_SEL_DS_0|enumerator|HSIOM_SEL_DS_0 = 12, /* DeepSleep functionality 0 */
DECL|HSIOM_SEL_DS_1|enumerator|HSIOM_SEL_DS_1 = 13, /* DeepSleep functionality 1 */
DECL|HSIOM_SEL_DS_2|enumerator|HSIOM_SEL_DS_2 = 14, /* DeepSleep functionality 2 */
DECL|HSIOM_SEL_DS_3|enumerator|HSIOM_SEL_DS_3 = 15, /* DeepSleep functionality 3 */
DECL|HSIOM_SEL_DS_4|enumerator|HSIOM_SEL_DS_4 = 28, /* DeepSleep functionality 4 */
DECL|HSIOM_SEL_DS_5|enumerator|HSIOM_SEL_DS_5 = 29, /* DeepSleep functionality 5 */
DECL|HSIOM_SEL_DS_6|enumerator|HSIOM_SEL_DS_6 = 30, /* DeepSleep functionality 6 */
DECL|HSIOM_SEL_DS_7|enumerator|HSIOM_SEL_DS_7 = 31, /* DeepSleep functionality 7 */
DECL|HSIOM_SEL_GPIO_DSI|enumerator|HSIOM_SEL_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|HSIOM_SEL_GPIO|enumerator|HSIOM_SEL_GPIO = 0, /* GPIO controls 'out' */
DECL|IOSS_ADFT0_NET_PIN|macro|IOSS_ADFT0_NET_PIN
DECL|IOSS_ADFT0_NET_PORT|macro|IOSS_ADFT0_NET_PORT
DECL|IOSS_ADFT1_NET_PIN|macro|IOSS_ADFT1_NET_PIN
DECL|IOSS_ADFT1_NET_PORT|macro|IOSS_ADFT1_NET_PORT
DECL|LPCOMP_INN_COMP0_PIN|macro|LPCOMP_INN_COMP0_PIN
DECL|LPCOMP_INN_COMP0_PORT|macro|LPCOMP_INN_COMP0_PORT
DECL|LPCOMP_INN_COMP1_PIN|macro|LPCOMP_INN_COMP1_PIN
DECL|LPCOMP_INN_COMP1_PORT|macro|LPCOMP_INN_COMP1_PORT
DECL|LPCOMP_INP_COMP0_PIN|macro|LPCOMP_INP_COMP0_PIN
DECL|LPCOMP_INP_COMP0_PORT|macro|LPCOMP_INP_COMP0_PORT
DECL|LPCOMP_INP_COMP1_PIN|macro|LPCOMP_INP_COMP1_PIN
DECL|LPCOMP_INP_COMP1_PORT|macro|LPCOMP_INP_COMP1_PORT
DECL|P0_0_AMUXA_DSI|enumerator|P0_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_0_AMUXA|enumerator|P0_0_AMUXA = 4, /* Analog mux bus A */
DECL|P0_0_AMUXB_DSI|enumerator|P0_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_0_AMUXB|enumerator|P0_0_AMUXB = 5, /* Analog mux bus B */
DECL|P0_0_CSD_CSD_TX_N|enumerator|P0_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:0 */
DECL|P0_0_CSD_CSD_TX|enumerator|P0_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:0 */
DECL|P0_0_DSI_DSI|enumerator|P0_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_0_DSI_GPIO|enumerator|P0_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_0_GPIO_DSI|enumerator|P0_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_0_GPIO|enumerator|P0_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_0_LCD_COM0|enumerator|P0_0_LCD_COM0 = 12, /* Digital Deep Sleep - lcd.com[0]:0 */
DECL|P0_0_LCD_SEG0|enumerator|P0_0_LCD_SEG0 = 13, /* Digital Deep Sleep - lcd.seg[0]:0 */
DECL|P0_0_NUM|macro|P0_0_NUM
DECL|P0_0_PERI_TR_IO_INPUT0|enumerator|P0_0_PERI_TR_IO_INPUT0 = 24, /* Digital Active - peri.tr_io_input[0]:0 */
DECL|P0_0_PIN|macro|P0_0_PIN
DECL|P0_0_PORT|macro|P0_0_PORT
DECL|P0_0_SCB0_SPI_SELECT1|enumerator|P0_0_SCB0_SPI_SELECT1 = 20, /* Digital Active - scb[0].spi_select1:0 */
DECL|P0_0_SRSS_EXT_CLK|enumerator|P0_0_SRSS_EXT_CLK = 16, /* Digital Active - srss.ext_clk:0 */
DECL|P0_0_TCPWM0_LINE0|enumerator|P0_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:0 */
DECL|P0_0_TCPWM1_LINE0|enumerator|P0_0_TCPWM1_LINE0 = 9, /* Digital Active - tcpwm[1].line[0]:0 */
DECL|P0_1_AMUXA_DSI|enumerator|P0_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_1_AMUXA|enumerator|P0_1_AMUXA = 4, /* Analog mux bus A */
DECL|P0_1_AMUXB_DSI|enumerator|P0_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_1_AMUXB|enumerator|P0_1_AMUXB = 5, /* Analog mux bus B */
DECL|P0_1_CPUSS_SWJ_TRSTN|enumerator|P0_1_CPUSS_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.swj_trstn */
DECL|P0_1_CSD_CSD_TX_N|enumerator|P0_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:1 */
DECL|P0_1_CSD_CSD_TX|enumerator|P0_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:1 */
DECL|P0_1_DSI_DSI|enumerator|P0_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_1_DSI_GPIO|enumerator|P0_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_1_GPIO_DSI|enumerator|P0_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_1_GPIO|enumerator|P0_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_1_LCD_COM1|enumerator|P0_1_LCD_COM1 = 12, /* Digital Deep Sleep - lcd.com[1]:0 */
DECL|P0_1_LCD_SEG1|enumerator|P0_1_LCD_SEG1 = 13, /* Digital Deep Sleep - lcd.seg[1]:0 */
DECL|P0_1_NUM|macro|P0_1_NUM
DECL|P0_1_PERI_TR_IO_INPUT1|enumerator|P0_1_PERI_TR_IO_INPUT1 = 24, /* Digital Active - peri.tr_io_input[1]:0 */
DECL|P0_1_PIN|macro|P0_1_PIN
DECL|P0_1_PORT|macro|P0_1_PORT
DECL|P0_1_SCB0_SPI_SELECT2|enumerator|P0_1_SCB0_SPI_SELECT2 = 20, /* Digital Active - scb[0].spi_select2:0 */
DECL|P0_1_TCPWM0_LINE_COMPL0|enumerator|P0_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */
DECL|P0_1_TCPWM1_LINE_COMPL0|enumerator|P0_1_TCPWM1_LINE_COMPL0 = 9, /* Digital Active - tcpwm[1].line_compl[0]:0 */
DECL|P0_2_AMUXA_DSI|enumerator|P0_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_2_AMUXA|enumerator|P0_2_AMUXA = 4, /* Analog mux bus A */
DECL|P0_2_AMUXB_DSI|enumerator|P0_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_2_AMUXB|enumerator|P0_2_AMUXB = 5, /* Analog mux bus B */
DECL|P0_2_CSD_CSD_TX_N|enumerator|P0_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:2 */
DECL|P0_2_CSD_CSD_TX|enumerator|P0_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:2 */
DECL|P0_2_DSI_DSI|enumerator|P0_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_2_DSI_GPIO|enumerator|P0_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_2_GPIO_DSI|enumerator|P0_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_2_GPIO|enumerator|P0_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_2_LCD_COM2|enumerator|P0_2_LCD_COM2 = 12, /* Digital Deep Sleep - lcd.com[2]:0 */
DECL|P0_2_LCD_SEG2|enumerator|P0_2_LCD_SEG2 = 13, /* Digital Deep Sleep - lcd.seg[2]:0 */
DECL|P0_2_NUM|macro|P0_2_NUM
DECL|P0_2_PIN|macro|P0_2_PIN
DECL|P0_2_PORT|macro|P0_2_PORT
DECL|P0_2_SCB0_I2C_SCL|enumerator|P0_2_SCB0_I2C_SCL = 19, /* Digital Active - scb[0].i2c_scl:0 */
DECL|P0_2_SCB0_SPI_MOSI|enumerator|P0_2_SCB0_SPI_MOSI = 20, /* Digital Active - scb[0].spi_mosi:0 */
DECL|P0_2_SCB0_UART_RX|enumerator|P0_2_SCB0_UART_RX = 18, /* Digital Active - scb[0].uart_rx:0 */
DECL|P0_2_TCPWM0_LINE1|enumerator|P0_2_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:0 */
DECL|P0_2_TCPWM1_LINE1|enumerator|P0_2_TCPWM1_LINE1 = 9, /* Digital Active - tcpwm[1].line[1]:0 */
DECL|P0_3_AMUXA_DSI|enumerator|P0_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_3_AMUXA|enumerator|P0_3_AMUXA = 4, /* Analog mux bus A */
DECL|P0_3_AMUXB_DSI|enumerator|P0_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_3_AMUXB|enumerator|P0_3_AMUXB = 5, /* Analog mux bus B */
DECL|P0_3_CSD_CSD_TX_N|enumerator|P0_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:3 */
DECL|P0_3_CSD_CSD_TX|enumerator|P0_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:3 */
DECL|P0_3_DSI_DSI|enumerator|P0_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_3_DSI_GPIO|enumerator|P0_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_3_GPIO_DSI|enumerator|P0_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_3_GPIO|enumerator|P0_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_3_LCD_COM3|enumerator|P0_3_LCD_COM3 = 12, /* Digital Deep Sleep - lcd.com[3]:0 */
DECL|P0_3_LCD_SEG3|enumerator|P0_3_LCD_SEG3 = 13, /* Digital Deep Sleep - lcd.seg[3]:0 */
DECL|P0_3_NUM|macro|P0_3_NUM
DECL|P0_3_PIN|macro|P0_3_PIN
DECL|P0_3_PORT|macro|P0_3_PORT
DECL|P0_3_SCB0_I2C_SDA|enumerator|P0_3_SCB0_I2C_SDA = 19, /* Digital Active - scb[0].i2c_sda:0 */
DECL|P0_3_SCB0_SPI_MISO|enumerator|P0_3_SCB0_SPI_MISO = 20, /* Digital Active - scb[0].spi_miso:0 */
DECL|P0_3_SCB0_UART_TX|enumerator|P0_3_SCB0_UART_TX = 18, /* Digital Active - scb[0].uart_tx:0 */
DECL|P0_3_TCPWM0_LINE_COMPL1|enumerator|P0_3_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:0 */
DECL|P0_3_TCPWM1_LINE_COMPL1|enumerator|P0_3_TCPWM1_LINE_COMPL1 = 9, /* Digital Active - tcpwm[1].line_compl[1]:0 */
DECL|P0_4_AMUXA_DSI|enumerator|P0_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_4_AMUXA|enumerator|P0_4_AMUXA = 4, /* Analog mux bus A */
DECL|P0_4_AMUXB_DSI|enumerator|P0_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_4_AMUXB|enumerator|P0_4_AMUXB = 5, /* Analog mux bus B */
DECL|P0_4_CSD_CSD_TX_N|enumerator|P0_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:4 */
DECL|P0_4_CSD_CSD_TX|enumerator|P0_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:4 */
DECL|P0_4_DSI_DSI|enumerator|P0_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_4_DSI_GPIO|enumerator|P0_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_4_GPIO_DSI|enumerator|P0_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_4_GPIO|enumerator|P0_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_4_LCD_COM4|enumerator|P0_4_LCD_COM4 = 12, /* Digital Deep Sleep - lcd.com[4]:0 */
DECL|P0_4_LCD_SEG4|enumerator|P0_4_LCD_SEG4 = 13, /* Digital Deep Sleep - lcd.seg[4]:0 */
DECL|P0_4_NUM|macro|P0_4_NUM
DECL|P0_4_PERI_TR_IO_OUTPUT0|enumerator|P0_4_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:2 */
DECL|P0_4_PIN|macro|P0_4_PIN
DECL|P0_4_PORT|macro|P0_4_PORT
DECL|P0_4_SCB0_SPI_CLK|enumerator|P0_4_SCB0_SPI_CLK = 20, /* Digital Active - scb[0].spi_clk:0 */
DECL|P0_4_SCB0_UART_RTS|enumerator|P0_4_SCB0_UART_RTS = 18, /* Digital Active - scb[0].uart_rts:0 */
DECL|P0_4_TCPWM0_LINE2|enumerator|P0_4_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:0 */
DECL|P0_4_TCPWM1_LINE2|enumerator|P0_4_TCPWM1_LINE2 = 9, /* Digital Active - tcpwm[1].line[2]:0 */
DECL|P0_5_AMUXA_DSI|enumerator|P0_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P0_5_AMUXA|enumerator|P0_5_AMUXA = 4, /* Analog mux bus A */
DECL|P0_5_AMUXB_DSI|enumerator|P0_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P0_5_AMUXB|enumerator|P0_5_AMUXB = 5, /* Analog mux bus B */
DECL|P0_5_CSD_CSD_TX_N|enumerator|P0_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:5 */
DECL|P0_5_CSD_CSD_TX|enumerator|P0_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:5 */
DECL|P0_5_DSI_DSI|enumerator|P0_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P0_5_DSI_GPIO|enumerator|P0_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P0_5_GPIO_DSI|enumerator|P0_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P0_5_GPIO|enumerator|P0_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P0_5_LCD_COM5|enumerator|P0_5_LCD_COM5 = 12, /* Digital Deep Sleep - lcd.com[5]:0 */
DECL|P0_5_LCD_SEG5|enumerator|P0_5_LCD_SEG5 = 13, /* Digital Deep Sleep - lcd.seg[5]:0 */
DECL|P0_5_NUM|macro|P0_5_NUM
DECL|P0_5_PERI_TR_IO_OUTPUT1|enumerator|P0_5_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:2 */
DECL|P0_5_PIN|macro|P0_5_PIN
DECL|P0_5_PORT|macro|P0_5_PORT
DECL|P0_5_SCB0_SPI_SELECT0|enumerator|P0_5_SCB0_SPI_SELECT0 = 20, /* Digital Active - scb[0].spi_select0:0 */
DECL|P0_5_SCB0_UART_CTS|enumerator|P0_5_SCB0_UART_CTS = 18, /* Digital Active - scb[0].uart_cts:0 */
DECL|P0_5_SRSS_EXT_CLK|enumerator|P0_5_SRSS_EXT_CLK = 16, /* Digital Active - srss.ext_clk:1 */
DECL|P0_5_TCPWM0_LINE_COMPL2|enumerator|P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */
DECL|P0_5_TCPWM1_LINE_COMPL2|enumerator|P0_5_TCPWM1_LINE_COMPL2 = 9, /* Digital Active - tcpwm[1].line_compl[2]:0 */
DECL|P10_0_AMUXA_DSI|enumerator|P10_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_0_AMUXA|enumerator|P10_0_AMUXA = 4, /* Analog mux bus A */
DECL|P10_0_AMUXB_DSI|enumerator|P10_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_0_AMUXB|enumerator|P10_0_AMUXB = 5, /* Analog mux bus B */
DECL|P10_0_CPUSS_TRACE_DATA3|enumerator|P10_0_CPUSS_TRACE_DATA3 = 27, /* Digital Active - cpuss.trace_data[3]:1 */
DECL|P10_0_CSD_CSD_TX_N|enumerator|P10_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:70 */
DECL|P10_0_CSD_CSD_TX|enumerator|P10_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:70 */
DECL|P10_0_DSI_DSI|enumerator|P10_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_0_DSI_GPIO|enumerator|P10_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_0_GPIO_DSI|enumerator|P10_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_0_GPIO|enumerator|P10_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_0_LCD_COM8|enumerator|P10_0_LCD_COM8 = 12, /* Digital Deep Sleep - lcd.com[8]:1 */
DECL|P10_0_LCD_SEG8|enumerator|P10_0_LCD_SEG8 = 13, /* Digital Deep Sleep - lcd.seg[8]:1 */
DECL|P10_0_NUM|macro|P10_0_NUM
DECL|P10_0_PERI_TR_IO_INPUT20|enumerator|P10_0_PERI_TR_IO_INPUT20 = 24, /* Digital Active - peri.tr_io_input[20]:0 */
DECL|P10_0_PIN|macro|P10_0_PIN
DECL|P10_0_PORT|macro|P10_0_PORT
DECL|P10_0_SCB1_I2C_SCL|enumerator|P10_0_SCB1_I2C_SCL = 19, /* Digital Active - scb[1].i2c_scl:1 */
DECL|P10_0_SCB1_SPI_MOSI|enumerator|P10_0_SCB1_SPI_MOSI = 20, /* Digital Active - scb[1].spi_mosi:1 */
DECL|P10_0_SCB1_UART_RX|enumerator|P10_0_SCB1_UART_RX = 18, /* Digital Active - scb[1].uart_rx:1 */
DECL|P10_0_TCPWM0_LINE6|enumerator|P10_0_TCPWM0_LINE6 = 8, /* Digital Active - tcpwm[0].line[6]:2 */
DECL|P10_0_TCPWM1_LINE22|enumerator|P10_0_TCPWM1_LINE22 = 9, /* Digital Active - tcpwm[1].line[22]:0 */
DECL|P10_1_AMUXA_DSI|enumerator|P10_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_1_AMUXA|enumerator|P10_1_AMUXA = 4, /* Analog mux bus A */
DECL|P10_1_AMUXB_DSI|enumerator|P10_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_1_AMUXB|enumerator|P10_1_AMUXB = 5, /* Analog mux bus B */
DECL|P10_1_CPUSS_TRACE_DATA2|enumerator|P10_1_CPUSS_TRACE_DATA2 = 27, /* Digital Active - cpuss.trace_data[2]:1 */
DECL|P10_1_CSD_CSD_TX_N|enumerator|P10_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:71 */
DECL|P10_1_CSD_CSD_TX|enumerator|P10_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:71 */
DECL|P10_1_DSI_DSI|enumerator|P10_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_1_DSI_GPIO|enumerator|P10_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_1_GPIO_DSI|enumerator|P10_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_1_GPIO|enumerator|P10_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_1_LCD_COM9|enumerator|P10_1_LCD_COM9 = 12, /* Digital Deep Sleep - lcd.com[9]:1 */
DECL|P10_1_LCD_SEG9|enumerator|P10_1_LCD_SEG9 = 13, /* Digital Deep Sleep - lcd.seg[9]:1 */
DECL|P10_1_NUM|macro|P10_1_NUM
DECL|P10_1_PERI_TR_IO_INPUT21|enumerator|P10_1_PERI_TR_IO_INPUT21 = 24, /* Digital Active - peri.tr_io_input[21]:0 */
DECL|P10_1_PIN|macro|P10_1_PIN
DECL|P10_1_PORT|macro|P10_1_PORT
DECL|P10_1_SCB1_I2C_SDA|enumerator|P10_1_SCB1_I2C_SDA = 19, /* Digital Active - scb[1].i2c_sda:1 */
DECL|P10_1_SCB1_SPI_MISO|enumerator|P10_1_SCB1_SPI_MISO = 20, /* Digital Active - scb[1].spi_miso:1 */
DECL|P10_1_SCB1_UART_TX|enumerator|P10_1_SCB1_UART_TX = 18, /* Digital Active - scb[1].uart_tx:1 */
DECL|P10_1_TCPWM0_LINE_COMPL6|enumerator|P10_1_TCPWM0_LINE_COMPL6 = 8, /* Digital Active - tcpwm[0].line_compl[6]:2 */
DECL|P10_1_TCPWM1_LINE_COMPL22|enumerator|P10_1_TCPWM1_LINE_COMPL22 = 9, /* Digital Active - tcpwm[1].line_compl[22]:0 */
DECL|P10_2_AMUXA_DSI|enumerator|P10_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_2_AMUXA|enumerator|P10_2_AMUXA = 4, /* Analog mux bus A */
DECL|P10_2_AMUXB_DSI|enumerator|P10_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_2_AMUXB|enumerator|P10_2_AMUXB = 5, /* Analog mux bus B */
DECL|P10_2_CPUSS_TRACE_DATA1|enumerator|P10_2_CPUSS_TRACE_DATA1 = 27, /* Digital Active - cpuss.trace_data[1]:1 */
DECL|P10_2_CSD_CSD_TX_N|enumerator|P10_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:72 */
DECL|P10_2_CSD_CSD_TX|enumerator|P10_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:72 */
DECL|P10_2_DSI_DSI|enumerator|P10_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_2_DSI_GPIO|enumerator|P10_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_2_GPIO_DSI|enumerator|P10_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_2_GPIO|enumerator|P10_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_2_LCD_COM10|enumerator|P10_2_LCD_COM10 = 12, /* Digital Deep Sleep - lcd.com[10]:1 */
DECL|P10_2_LCD_SEG10|enumerator|P10_2_LCD_SEG10 = 13, /* Digital Deep Sleep - lcd.seg[10]:1 */
DECL|P10_2_NUM|macro|P10_2_NUM
DECL|P10_2_PIN|macro|P10_2_PIN
DECL|P10_2_PORT|macro|P10_2_PORT
DECL|P10_2_SCB1_SPI_CLK|enumerator|P10_2_SCB1_SPI_CLK = 20, /* Digital Active - scb[1].spi_clk:1 */
DECL|P10_2_SCB1_UART_RTS|enumerator|P10_2_SCB1_UART_RTS = 18, /* Digital Active - scb[1].uart_rts:1 */
DECL|P10_2_TCPWM0_LINE7|enumerator|P10_2_TCPWM0_LINE7 = 8, /* Digital Active - tcpwm[0].line[7]:2 */
DECL|P10_2_TCPWM1_LINE23|enumerator|P10_2_TCPWM1_LINE23 = 9, /* Digital Active - tcpwm[1].line[23]:0 */
DECL|P10_3_AMUXA_DSI|enumerator|P10_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_3_AMUXA|enumerator|P10_3_AMUXA = 4, /* Analog mux bus A */
DECL|P10_3_AMUXB_DSI|enumerator|P10_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_3_AMUXB|enumerator|P10_3_AMUXB = 5, /* Analog mux bus B */
DECL|P10_3_CPUSS_TRACE_DATA0|enumerator|P10_3_CPUSS_TRACE_DATA0 = 27, /* Digital Active - cpuss.trace_data[0]:1 */
DECL|P10_3_CSD_CSD_TX_N|enumerator|P10_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:73 */
DECL|P10_3_CSD_CSD_TX|enumerator|P10_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:73 */
DECL|P10_3_DSI_DSI|enumerator|P10_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_3_DSI_GPIO|enumerator|P10_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_3_GPIO_DSI|enumerator|P10_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_3_GPIO|enumerator|P10_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_3_LCD_COM11|enumerator|P10_3_LCD_COM11 = 12, /* Digital Deep Sleep - lcd.com[11]:1 */
DECL|P10_3_LCD_SEG11|enumerator|P10_3_LCD_SEG11 = 13, /* Digital Deep Sleep - lcd.seg[11]:1 */
DECL|P10_3_NUM|macro|P10_3_NUM
DECL|P10_3_PIN|macro|P10_3_PIN
DECL|P10_3_PORT|macro|P10_3_PORT
DECL|P10_3_SCB1_SPI_SELECT0|enumerator|P10_3_SCB1_SPI_SELECT0 = 20, /* Digital Active - scb[1].spi_select0:1 */
DECL|P10_3_SCB1_UART_CTS|enumerator|P10_3_SCB1_UART_CTS = 18, /* Digital Active - scb[1].uart_cts:1 */
DECL|P10_3_TCPWM0_LINE_COMPL7|enumerator|P10_3_TCPWM0_LINE_COMPL7 = 8, /* Digital Active - tcpwm[0].line_compl[7]:2 */
DECL|P10_3_TCPWM1_LINE_COMPL23|enumerator|P10_3_TCPWM1_LINE_COMPL23 = 9, /* Digital Active - tcpwm[1].line_compl[23]:0 */
DECL|P10_4_AMUXA_DSI|enumerator|P10_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_4_AMUXA|enumerator|P10_4_AMUXA = 4, /* Analog mux bus A */
DECL|P10_4_AMUXB_DSI|enumerator|P10_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_4_AMUXB|enumerator|P10_4_AMUXB = 5, /* Analog mux bus B */
DECL|P10_4_AUDIOSS_PDM_CLK|enumerator|P10_4_AUDIOSS_PDM_CLK = 21, /* Digital Active - audioss.pdm_clk:0 */
DECL|P10_4_CSD_CSD_TX_N|enumerator|P10_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:74 */
DECL|P10_4_CSD_CSD_TX|enumerator|P10_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:74 */
DECL|P10_4_DSI_DSI|enumerator|P10_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_4_DSI_GPIO|enumerator|P10_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_4_GPIO_DSI|enumerator|P10_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_4_GPIO|enumerator|P10_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_4_LCD_COM12|enumerator|P10_4_LCD_COM12 = 12, /* Digital Deep Sleep - lcd.com[12]:1 */
DECL|P10_4_LCD_SEG12|enumerator|P10_4_LCD_SEG12 = 13, /* Digital Deep Sleep - lcd.seg[12]:1 */
DECL|P10_4_NUM|macro|P10_4_NUM
DECL|P10_4_PIN|macro|P10_4_PIN
DECL|P10_4_PORT|macro|P10_4_PORT
DECL|P10_4_SCB1_SPI_SELECT1|enumerator|P10_4_SCB1_SPI_SELECT1 = 20, /* Digital Active - scb[1].spi_select1:1 */
DECL|P10_4_TCPWM0_LINE0|enumerator|P10_4_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:3 */
DECL|P10_4_TCPWM1_LINE0|enumerator|P10_4_TCPWM1_LINE0 = 9, /* Digital Active - tcpwm[1].line[0]:1 */
DECL|P10_5_AMUXA_DSI|enumerator|P10_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_5_AMUXA|enumerator|P10_5_AMUXA = 4, /* Analog mux bus A */
DECL|P10_5_AMUXB_DSI|enumerator|P10_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_5_AMUXB|enumerator|P10_5_AMUXB = 5, /* Analog mux bus B */
DECL|P10_5_AUDIOSS_PDM_DATA|enumerator|P10_5_AUDIOSS_PDM_DATA = 21, /* Digital Active - audioss.pdm_data:0 */
DECL|P10_5_CSD_CSD_TX_N|enumerator|P10_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:75 */
DECL|P10_5_CSD_CSD_TX|enumerator|P10_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:75 */
DECL|P10_5_DSI_DSI|enumerator|P10_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_5_DSI_GPIO|enumerator|P10_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_5_GPIO_DSI|enumerator|P10_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_5_GPIO|enumerator|P10_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_5_LCD_COM13|enumerator|P10_5_LCD_COM13 = 12, /* Digital Deep Sleep - lcd.com[13]:1 */
DECL|P10_5_LCD_SEG13|enumerator|P10_5_LCD_SEG13 = 13, /* Digital Deep Sleep - lcd.seg[13]:1 */
DECL|P10_5_NUM|macro|P10_5_NUM
DECL|P10_5_PIN|macro|P10_5_PIN
DECL|P10_5_PORT|macro|P10_5_PORT
DECL|P10_5_SCB1_SPI_SELECT2|enumerator|P10_5_SCB1_SPI_SELECT2 = 20, /* Digital Active - scb[1].spi_select2:1 */
DECL|P10_5_TCPWM0_LINE_COMPL0|enumerator|P10_5_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:3 */
DECL|P10_5_TCPWM1_LINE_COMPL0|enumerator|P10_5_TCPWM1_LINE_COMPL0 = 9, /* Digital Active - tcpwm[1].line_compl[0]:1 */
DECL|P10_6_AMUXA_DSI|enumerator|P10_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_6_AMUXA|enumerator|P10_6_AMUXA = 4, /* Analog mux bus A */
DECL|P10_6_AMUXB_DSI|enumerator|P10_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_6_AMUXB|enumerator|P10_6_AMUXB = 5, /* Analog mux bus B */
DECL|P10_6_CSD_CSD_TX_N|enumerator|P10_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:76 */
DECL|P10_6_CSD_CSD_TX|enumerator|P10_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:76 */
DECL|P10_6_DSI_DSI|enumerator|P10_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_6_DSI_GPIO|enumerator|P10_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_6_GPIO_DSI|enumerator|P10_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_6_GPIO|enumerator|P10_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_6_LCD_COM14|enumerator|P10_6_LCD_COM14 = 12, /* Digital Deep Sleep - lcd.com[14]:1 */
DECL|P10_6_LCD_SEG14|enumerator|P10_6_LCD_SEG14 = 13, /* Digital Deep Sleep - lcd.seg[14]:1 */
DECL|P10_6_NUM|macro|P10_6_NUM
DECL|P10_6_PIN|macro|P10_6_PIN
DECL|P10_6_PORT|macro|P10_6_PORT
DECL|P10_6_SCB1_SPI_SELECT3|enumerator|P10_6_SCB1_SPI_SELECT3 = 20, /* Digital Active - scb[1].spi_select3:1 */
DECL|P10_6_TCPWM0_LINE1|enumerator|P10_6_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:6 */
DECL|P10_6_TCPWM1_LINE2|enumerator|P10_6_TCPWM1_LINE2 = 9, /* Digital Active - tcpwm[1].line[2]:2 */
DECL|P10_7_AMUXA_DSI|enumerator|P10_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P10_7_AMUXA|enumerator|P10_7_AMUXA = 4, /* Analog mux bus A */
DECL|P10_7_AMUXB_DSI|enumerator|P10_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P10_7_AMUXB|enumerator|P10_7_AMUXB = 5, /* Analog mux bus B */
DECL|P10_7_CSD_CSD_TX_N|enumerator|P10_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:77 */
DECL|P10_7_CSD_CSD_TX|enumerator|P10_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:77 */
DECL|P10_7_DSI_DSI|enumerator|P10_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P10_7_DSI_GPIO|enumerator|P10_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P10_7_GPIO_DSI|enumerator|P10_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P10_7_GPIO|enumerator|P10_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P10_7_LCD_COM15|enumerator|P10_7_LCD_COM15 = 12, /* Digital Deep Sleep - lcd.com[15]:1 */
DECL|P10_7_LCD_SEG15|enumerator|P10_7_LCD_SEG15 = 13, /* Digital Deep Sleep - lcd.seg[15]:1 */
DECL|P10_7_NUM|macro|P10_7_NUM
DECL|P10_7_PIN|macro|P10_7_PIN
DECL|P10_7_PORT|macro|P10_7_PORT
DECL|P10_7_TCPWM0_LINE_COMPL1|enumerator|P10_7_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:6 */
DECL|P10_7_TCPWM1_LINE_COMPL2|enumerator|P10_7_TCPWM1_LINE_COMPL2 = 9, /* Digital Active - tcpwm[1].line_compl[2]:2 */
DECL|P11_0_AMUXA_DSI|enumerator|P11_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_0_AMUXA|enumerator|P11_0_AMUXA = 4, /* Analog mux bus A */
DECL|P11_0_AMUXB_DSI|enumerator|P11_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_0_AMUXB|enumerator|P11_0_AMUXB = 5, /* Analog mux bus B */
DECL|P11_0_CSD_CSD_TX_N|enumerator|P11_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:78 */
DECL|P11_0_CSD_CSD_TX|enumerator|P11_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:78 */
DECL|P11_0_DSI_DSI|enumerator|P11_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_0_DSI_GPIO|enumerator|P11_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_0_GPIO_DSI|enumerator|P11_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_0_GPIO|enumerator|P11_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_0_LCD_COM16|enumerator|P11_0_LCD_COM16 = 12, /* Digital Deep Sleep - lcd.com[16]:1 */
DECL|P11_0_LCD_SEG16|enumerator|P11_0_LCD_SEG16 = 13, /* Digital Deep Sleep - lcd.seg[16]:1 */
DECL|P11_0_NUM|macro|P11_0_NUM
DECL|P11_0_PERI_TR_IO_INPUT22|enumerator|P11_0_PERI_TR_IO_INPUT22 = 24, /* Digital Active - peri.tr_io_input[22]:0 */
DECL|P11_0_PIN|macro|P11_0_PIN
DECL|P11_0_PORT|macro|P11_0_PORT
DECL|P11_0_SCB5_I2C_SCL|enumerator|P11_0_SCB5_I2C_SCL = 19, /* Digital Active - scb[5].i2c_scl:1 */
DECL|P11_0_SCB5_SPI_MOSI|enumerator|P11_0_SCB5_SPI_MOSI = 20, /* Digital Active - scb[5].spi_mosi:1 */
DECL|P11_0_SCB5_UART_RX|enumerator|P11_0_SCB5_UART_RX = 18, /* Digital Active - scb[5].uart_rx:1 */
DECL|P11_0_SMIF_SPI_SELECT2|enumerator|P11_0_SMIF_SPI_SELECT2 = 17, /* Digital Active - smif.spi_select2 */
DECL|P11_0_TCPWM0_LINE1|enumerator|P11_0_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:3 */
DECL|P11_0_TCPWM1_LINE1|enumerator|P11_0_TCPWM1_LINE1 = 9, /* Digital Active - tcpwm[1].line[1]:1 */
DECL|P11_1_AMUXA_DSI|enumerator|P11_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_1_AMUXA|enumerator|P11_1_AMUXA = 4, /* Analog mux bus A */
DECL|P11_1_AMUXB_DSI|enumerator|P11_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_1_AMUXB|enumerator|P11_1_AMUXB = 5, /* Analog mux bus B */
DECL|P11_1_CSD_CSD_TX_N|enumerator|P11_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:79 */
DECL|P11_1_CSD_CSD_TX|enumerator|P11_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:79 */
DECL|P11_1_DSI_DSI|enumerator|P11_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_1_DSI_GPIO|enumerator|P11_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_1_GPIO_DSI|enumerator|P11_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_1_GPIO|enumerator|P11_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_1_LCD_COM17|enumerator|P11_1_LCD_COM17 = 12, /* Digital Deep Sleep - lcd.com[17]:1 */
DECL|P11_1_LCD_SEG17|enumerator|P11_1_LCD_SEG17 = 13, /* Digital Deep Sleep - lcd.seg[17]:1 */
DECL|P11_1_NUM|macro|P11_1_NUM
DECL|P11_1_PERI_TR_IO_INPUT23|enumerator|P11_1_PERI_TR_IO_INPUT23 = 24, /* Digital Active - peri.tr_io_input[23]:0 */
DECL|P11_1_PIN|macro|P11_1_PIN
DECL|P11_1_PORT|macro|P11_1_PORT
DECL|P11_1_SCB5_I2C_SDA|enumerator|P11_1_SCB5_I2C_SDA = 19, /* Digital Active - scb[5].i2c_sda:1 */
DECL|P11_1_SCB5_SPI_MISO|enumerator|P11_1_SCB5_SPI_MISO = 20, /* Digital Active - scb[5].spi_miso:1 */
DECL|P11_1_SCB5_UART_TX|enumerator|P11_1_SCB5_UART_TX = 18, /* Digital Active - scb[5].uart_tx:1 */
DECL|P11_1_SMIF_SPI_SELECT1|enumerator|P11_1_SMIF_SPI_SELECT1 = 17, /* Digital Active - smif.spi_select1 */
DECL|P11_1_TCPWM0_LINE_COMPL1|enumerator|P11_1_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:3 */
DECL|P11_1_TCPWM1_LINE_COMPL1|enumerator|P11_1_TCPWM1_LINE_COMPL1 = 9, /* Digital Active - tcpwm[1].line_compl[1]:1 */
DECL|P11_2_AMUXA_DSI|enumerator|P11_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_2_AMUXA|enumerator|P11_2_AMUXA = 4, /* Analog mux bus A */
DECL|P11_2_AMUXB_DSI|enumerator|P11_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_2_AMUXB|enumerator|P11_2_AMUXB = 5, /* Analog mux bus B */
DECL|P11_2_CSD_CSD_TX_N|enumerator|P11_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:80 */
DECL|P11_2_CSD_CSD_TX|enumerator|P11_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:80 */
DECL|P11_2_DSI_DSI|enumerator|P11_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_2_DSI_GPIO|enumerator|P11_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_2_GPIO_DSI|enumerator|P11_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_2_GPIO|enumerator|P11_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_2_LCD_COM18|enumerator|P11_2_LCD_COM18 = 12, /* Digital Deep Sleep - lcd.com[18]:1 */
DECL|P11_2_LCD_SEG18|enumerator|P11_2_LCD_SEG18 = 13, /* Digital Deep Sleep - lcd.seg[18]:1 */
DECL|P11_2_NUM|macro|P11_2_NUM
DECL|P11_2_PIN|macro|P11_2_PIN
DECL|P11_2_PORT|macro|P11_2_PORT
DECL|P11_2_SCB5_SPI_CLK|enumerator|P11_2_SCB5_SPI_CLK = 20, /* Digital Active - scb[5].spi_clk:1 */
DECL|P11_2_SCB5_UART_RTS|enumerator|P11_2_SCB5_UART_RTS = 18, /* Digital Active - scb[5].uart_rts:1 */
DECL|P11_2_SMIF_SPI_SELECT0|enumerator|P11_2_SMIF_SPI_SELECT0 = 17, /* Digital Active - smif.spi_select0 */
DECL|P11_2_TCPWM0_LINE2|enumerator|P11_2_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:3 */
DECL|P11_2_TCPWM1_LINE2|enumerator|P11_2_TCPWM1_LINE2 = 9, /* Digital Active - tcpwm[1].line[2]:1 */
DECL|P11_3_AMUXA_DSI|enumerator|P11_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_3_AMUXA|enumerator|P11_3_AMUXA = 4, /* Analog mux bus A */
DECL|P11_3_AMUXB_DSI|enumerator|P11_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_3_AMUXB|enumerator|P11_3_AMUXB = 5, /* Analog mux bus B */
DECL|P11_3_CSD_CSD_TX_N|enumerator|P11_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:81 */
DECL|P11_3_CSD_CSD_TX|enumerator|P11_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:81 */
DECL|P11_3_DSI_DSI|enumerator|P11_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_3_DSI_GPIO|enumerator|P11_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_3_GPIO_DSI|enumerator|P11_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_3_GPIO|enumerator|P11_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_3_LCD_COM19|enumerator|P11_3_LCD_COM19 = 12, /* Digital Deep Sleep - lcd.com[19]:1 */
DECL|P11_3_LCD_SEG19|enumerator|P11_3_LCD_SEG19 = 13, /* Digital Deep Sleep - lcd.seg[19]:1 */
DECL|P11_3_NUM|macro|P11_3_NUM
DECL|P11_3_PERI_TR_IO_OUTPUT0|enumerator|P11_3_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:0 */
DECL|P11_3_PIN|macro|P11_3_PIN
DECL|P11_3_PORT|macro|P11_3_PORT
DECL|P11_3_SCB5_SPI_SELECT0|enumerator|P11_3_SCB5_SPI_SELECT0 = 20, /* Digital Active - scb[5].spi_select0:1 */
DECL|P11_3_SCB5_UART_CTS|enumerator|P11_3_SCB5_UART_CTS = 18, /* Digital Active - scb[5].uart_cts:1 */
DECL|P11_3_SMIF_SPI_DATA3|enumerator|P11_3_SMIF_SPI_DATA3 = 17, /* Digital Active - smif.spi_data3 */
DECL|P11_3_TCPWM0_LINE_COMPL2|enumerator|P11_3_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:3 */
DECL|P11_3_TCPWM1_LINE_COMPL2|enumerator|P11_3_TCPWM1_LINE_COMPL2 = 9, /* Digital Active - tcpwm[1].line_compl[2]:1 */
DECL|P11_4_AMUXA_DSI|enumerator|P11_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_4_AMUXA|enumerator|P11_4_AMUXA = 4, /* Analog mux bus A */
DECL|P11_4_AMUXB_DSI|enumerator|P11_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_4_AMUXB|enumerator|P11_4_AMUXB = 5, /* Analog mux bus B */
DECL|P11_4_CSD_CSD_TX_N|enumerator|P11_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:82 */
DECL|P11_4_CSD_CSD_TX|enumerator|P11_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:82 */
DECL|P11_4_DSI_DSI|enumerator|P11_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_4_DSI_GPIO|enumerator|P11_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_4_GPIO_DSI|enumerator|P11_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_4_GPIO|enumerator|P11_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_4_LCD_COM20|enumerator|P11_4_LCD_COM20 = 12, /* Digital Deep Sleep - lcd.com[20]:1 */
DECL|P11_4_LCD_SEG20|enumerator|P11_4_LCD_SEG20 = 13, /* Digital Deep Sleep - lcd.seg[20]:1 */
DECL|P11_4_NUM|macro|P11_4_NUM
DECL|P11_4_PERI_TR_IO_OUTPUT1|enumerator|P11_4_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:0 */
DECL|P11_4_PIN|macro|P11_4_PIN
DECL|P11_4_PORT|macro|P11_4_PORT
DECL|P11_4_SCB5_SPI_SELECT1|enumerator|P11_4_SCB5_SPI_SELECT1 = 20, /* Digital Active - scb[5].spi_select1:1 */
DECL|P11_4_SMIF_SPI_DATA2|enumerator|P11_4_SMIF_SPI_DATA2 = 17, /* Digital Active - smif.spi_data2 */
DECL|P11_4_TCPWM0_LINE3|enumerator|P11_4_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:3 */
DECL|P11_4_TCPWM1_LINE3|enumerator|P11_4_TCPWM1_LINE3 = 9, /* Digital Active - tcpwm[1].line[3]:1 */
DECL|P11_5_AMUXA_DSI|enumerator|P11_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_5_AMUXA|enumerator|P11_5_AMUXA = 4, /* Analog mux bus A */
DECL|P11_5_AMUXB_DSI|enumerator|P11_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_5_AMUXB|enumerator|P11_5_AMUXB = 5, /* Analog mux bus B */
DECL|P11_5_CSD_CSD_TX_N|enumerator|P11_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:83 */
DECL|P11_5_CSD_CSD_TX|enumerator|P11_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:83 */
DECL|P11_5_DSI_DSI|enumerator|P11_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_5_DSI_GPIO|enumerator|P11_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_5_GPIO_DSI|enumerator|P11_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_5_GPIO|enumerator|P11_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_5_LCD_COM21|enumerator|P11_5_LCD_COM21 = 12, /* Digital Deep Sleep - lcd.com[21]:1 */
DECL|P11_5_LCD_SEG21|enumerator|P11_5_LCD_SEG21 = 13, /* Digital Deep Sleep - lcd.seg[21]:1 */
DECL|P11_5_NUM|macro|P11_5_NUM
DECL|P11_5_PIN|macro|P11_5_PIN
DECL|P11_5_PORT|macro|P11_5_PORT
DECL|P11_5_SCB5_SPI_SELECT2|enumerator|P11_5_SCB5_SPI_SELECT2 = 20, /* Digital Active - scb[5].spi_select2:1 */
DECL|P11_5_SMIF_SPI_DATA1|enumerator|P11_5_SMIF_SPI_DATA1 = 17, /* Digital Active - smif.spi_data1 */
DECL|P11_5_TCPWM0_LINE_COMPL3|enumerator|P11_5_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:3 */
DECL|P11_5_TCPWM1_LINE_COMPL3|enumerator|P11_5_TCPWM1_LINE_COMPL3 = 9, /* Digital Active - tcpwm[1].line_compl[3]:1 */
DECL|P11_6_AMUXA_DSI|enumerator|P11_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_6_AMUXA|enumerator|P11_6_AMUXA = 4, /* Analog mux bus A */
DECL|P11_6_AMUXB_DSI|enumerator|P11_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_6_AMUXB|enumerator|P11_6_AMUXB = 5, /* Analog mux bus B */
DECL|P11_6_CSD_CSD_TX_N|enumerator|P11_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:84 */
DECL|P11_6_CSD_CSD_TX|enumerator|P11_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:84 */
DECL|P11_6_DSI_DSI|enumerator|P11_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_6_DSI_GPIO|enumerator|P11_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_6_GPIO_DSI|enumerator|P11_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_6_GPIO|enumerator|P11_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_6_LCD_COM22|enumerator|P11_6_LCD_COM22 = 12, /* Digital Deep Sleep - lcd.com[22]:1 */
DECL|P11_6_LCD_SEG22|enumerator|P11_6_LCD_SEG22 = 13, /* Digital Deep Sleep - lcd.seg[22]:1 */
DECL|P11_6_NUM|macro|P11_6_NUM
DECL|P11_6_PIN|macro|P11_6_PIN
DECL|P11_6_PORT|macro|P11_6_PORT
DECL|P11_6_SCB5_SPI_SELECT3|enumerator|P11_6_SCB5_SPI_SELECT3 = 20, /* Digital Active - scb[5].spi_select3:1 */
DECL|P11_6_SMIF_SPI_DATA0|enumerator|P11_6_SMIF_SPI_DATA0 = 17, /* Digital Active - smif.spi_data0 */
DECL|P11_7_AMUXA_DSI|enumerator|P11_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P11_7_AMUXA|enumerator|P11_7_AMUXA = 4, /* Analog mux bus A */
DECL|P11_7_AMUXB_DSI|enumerator|P11_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P11_7_AMUXB|enumerator|P11_7_AMUXB = 5, /* Analog mux bus B */
DECL|P11_7_DSI_DSI|enumerator|P11_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P11_7_DSI_GPIO|enumerator|P11_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P11_7_GPIO_DSI|enumerator|P11_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P11_7_GPIO|enumerator|P11_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P11_7_NUM|macro|P11_7_NUM
DECL|P11_7_PIN|macro|P11_7_PIN
DECL|P11_7_PORT|macro|P11_7_PORT
DECL|P11_7_SMIF_SPI_CLK|enumerator|P11_7_SMIF_SPI_CLK = 17, /* Digital Active - smif.spi_clk */
DECL|P12_0_AMUXA_DSI|enumerator|P12_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P12_0_AMUXA|enumerator|P12_0_AMUXA = 4, /* Analog mux bus A */
DECL|P12_0_AMUXB_DSI|enumerator|P12_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P12_0_AMUXB|enumerator|P12_0_AMUXB = 5, /* Analog mux bus B */
DECL|P12_0_CSD_CSD_TX_N|enumerator|P12_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:85 */
DECL|P12_0_CSD_CSD_TX|enumerator|P12_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:85 */
DECL|P12_0_DSI_DSI|enumerator|P12_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P12_0_DSI_GPIO|enumerator|P12_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P12_0_GPIO_DSI|enumerator|P12_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P12_0_GPIO|enumerator|P12_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P12_0_LCD_COM23|enumerator|P12_0_LCD_COM23 = 12, /* Digital Deep Sleep - lcd.com[23]:1 */
DECL|P12_0_LCD_SEG23|enumerator|P12_0_LCD_SEG23 = 13, /* Digital Deep Sleep - lcd.seg[23]:1 */
DECL|P12_0_NUM|macro|P12_0_NUM
DECL|P12_0_PERI_TR_IO_INPUT24|enumerator|P12_0_PERI_TR_IO_INPUT24 = 24, /* Digital Active - peri.tr_io_input[24]:0 */
DECL|P12_0_PIN|macro|P12_0_PIN
DECL|P12_0_PORT|macro|P12_0_PORT
DECL|P12_0_SCB6_I2C_SCL|enumerator|P12_0_SCB6_I2C_SCL = 19, /* Digital Active - scb[6].i2c_scl:0 */
DECL|P12_0_SCB6_SPI_MOSI|enumerator|P12_0_SCB6_SPI_MOSI = 20, /* Digital Active - scb[6].spi_mosi:0 */
DECL|P12_0_SCB6_UART_RX|enumerator|P12_0_SCB6_UART_RX = 18, /* Digital Active - scb[6].uart_rx:0 */
DECL|P12_0_SMIF_SPI_DATA4|enumerator|P12_0_SMIF_SPI_DATA4 = 17, /* Digital Active - smif.spi_data4 */
DECL|P12_0_TCPWM0_LINE4|enumerator|P12_0_TCPWM0_LINE4 = 8, /* Digital Active - tcpwm[0].line[4]:3 */
DECL|P12_0_TCPWM1_LINE4|enumerator|P12_0_TCPWM1_LINE4 = 9, /* Digital Active - tcpwm[1].line[4]:1 */
DECL|P12_1_AMUXA_DSI|enumerator|P12_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P12_1_AMUXA|enumerator|P12_1_AMUXA = 4, /* Analog mux bus A */
DECL|P12_1_AMUXB_DSI|enumerator|P12_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P12_1_AMUXB|enumerator|P12_1_AMUXB = 5, /* Analog mux bus B */
DECL|P12_1_CSD_CSD_TX_N|enumerator|P12_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:86 */
DECL|P12_1_CSD_CSD_TX|enumerator|P12_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:86 */
DECL|P12_1_DSI_DSI|enumerator|P12_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P12_1_DSI_GPIO|enumerator|P12_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P12_1_GPIO_DSI|enumerator|P12_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P12_1_GPIO|enumerator|P12_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P12_1_LCD_COM24|enumerator|P12_1_LCD_COM24 = 12, /* Digital Deep Sleep - lcd.com[24]:1 */
DECL|P12_1_LCD_SEG24|enumerator|P12_1_LCD_SEG24 = 13, /* Digital Deep Sleep - lcd.seg[24]:1 */
DECL|P12_1_NUM|macro|P12_1_NUM
DECL|P12_1_PERI_TR_IO_INPUT25|enumerator|P12_1_PERI_TR_IO_INPUT25 = 24, /* Digital Active - peri.tr_io_input[25]:0 */
DECL|P12_1_PIN|macro|P12_1_PIN
DECL|P12_1_PORT|macro|P12_1_PORT
DECL|P12_1_SCB6_I2C_SDA|enumerator|P12_1_SCB6_I2C_SDA = 19, /* Digital Active - scb[6].i2c_sda:0 */
DECL|P12_1_SCB6_SPI_MISO|enumerator|P12_1_SCB6_SPI_MISO = 20, /* Digital Active - scb[6].spi_miso:0 */
DECL|P12_1_SCB6_UART_TX|enumerator|P12_1_SCB6_UART_TX = 18, /* Digital Active - scb[6].uart_tx:0 */
DECL|P12_1_SMIF_SPI_DATA5|enumerator|P12_1_SMIF_SPI_DATA5 = 17, /* Digital Active - smif.spi_data5 */
DECL|P12_1_TCPWM0_LINE_COMPL4|enumerator|P12_1_TCPWM0_LINE_COMPL4 = 8, /* Digital Active - tcpwm[0].line_compl[4]:3 */
DECL|P12_1_TCPWM1_LINE_COMPL4|enumerator|P12_1_TCPWM1_LINE_COMPL4 = 9, /* Digital Active - tcpwm[1].line_compl[4]:1 */
DECL|P12_2_AMUXA_DSI|enumerator|P12_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P12_2_AMUXA|enumerator|P12_2_AMUXA = 4, /* Analog mux bus A */
DECL|P12_2_AMUXB_DSI|enumerator|P12_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P12_2_AMUXB|enumerator|P12_2_AMUXB = 5, /* Analog mux bus B */
DECL|P12_2_CSD_CSD_TX_N|enumerator|P12_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:87 */
DECL|P12_2_CSD_CSD_TX|enumerator|P12_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:87 */
DECL|P12_2_DSI_DSI|enumerator|P12_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P12_2_DSI_GPIO|enumerator|P12_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P12_2_GPIO_DSI|enumerator|P12_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P12_2_GPIO|enumerator|P12_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P12_2_LCD_COM25|enumerator|P12_2_LCD_COM25 = 12, /* Digital Deep Sleep - lcd.com[25]:1 */
DECL|P12_2_LCD_SEG25|enumerator|P12_2_LCD_SEG25 = 13, /* Digital Deep Sleep - lcd.seg[25]:1 */
DECL|P12_2_NUM|macro|P12_2_NUM
DECL|P12_2_PIN|macro|P12_2_PIN
DECL|P12_2_PORT|macro|P12_2_PORT
DECL|P12_2_SCB6_SPI_CLK|enumerator|P12_2_SCB6_SPI_CLK = 20, /* Digital Active - scb[6].spi_clk:0 */
DECL|P12_2_SCB6_UART_RTS|enumerator|P12_2_SCB6_UART_RTS = 18, /* Digital Active - scb[6].uart_rts:0 */
DECL|P12_2_SMIF_SPI_DATA6|enumerator|P12_2_SMIF_SPI_DATA6 = 17, /* Digital Active - smif.spi_data6 */
DECL|P12_2_TCPWM0_LINE5|enumerator|P12_2_TCPWM0_LINE5 = 8, /* Digital Active - tcpwm[0].line[5]:3 */
DECL|P12_2_TCPWM1_LINE5|enumerator|P12_2_TCPWM1_LINE5 = 9, /* Digital Active - tcpwm[1].line[5]:1 */
DECL|P12_3_AMUXA_DSI|enumerator|P12_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P12_3_AMUXA|enumerator|P12_3_AMUXA = 4, /* Analog mux bus A */
DECL|P12_3_AMUXB_DSI|enumerator|P12_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P12_3_AMUXB|enumerator|P12_3_AMUXB = 5, /* Analog mux bus B */
DECL|P12_3_CSD_CSD_TX_N|enumerator|P12_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:88 */
DECL|P12_3_CSD_CSD_TX|enumerator|P12_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:88 */
DECL|P12_3_DSI_DSI|enumerator|P12_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P12_3_DSI_GPIO|enumerator|P12_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P12_3_GPIO_DSI|enumerator|P12_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P12_3_GPIO|enumerator|P12_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P12_3_LCD_COM26|enumerator|P12_3_LCD_COM26 = 12, /* Digital Deep Sleep - lcd.com[26]:1 */
DECL|P12_3_LCD_SEG26|enumerator|P12_3_LCD_SEG26 = 13, /* Digital Deep Sleep - lcd.seg[26]:1 */
DECL|P12_3_NUM|macro|P12_3_NUM
DECL|P12_3_PIN|macro|P12_3_PIN
DECL|P12_3_PORT|macro|P12_3_PORT
DECL|P12_3_SCB6_SPI_SELECT0|enumerator|P12_3_SCB6_SPI_SELECT0 = 20, /* Digital Active - scb[6].spi_select0:0 */
DECL|P12_3_SCB6_UART_CTS|enumerator|P12_3_SCB6_UART_CTS = 18, /* Digital Active - scb[6].uart_cts:0 */
DECL|P12_3_SMIF_SPI_DATA7|enumerator|P12_3_SMIF_SPI_DATA7 = 17, /* Digital Active - smif.spi_data7 */
DECL|P12_3_TCPWM0_LINE_COMPL5|enumerator|P12_3_TCPWM0_LINE_COMPL5 = 8, /* Digital Active - tcpwm[0].line_compl[5]:3 */
DECL|P12_3_TCPWM1_LINE_COMPL5|enumerator|P12_3_TCPWM1_LINE_COMPL5 = 9, /* Digital Active - tcpwm[1].line_compl[5]:1 */
DECL|P12_4_AMUXA_DSI|enumerator|P12_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P12_4_AMUXA|enumerator|P12_4_AMUXA = 4, /* Analog mux bus A */
DECL|P12_4_AMUXB_DSI|enumerator|P12_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P12_4_AMUXB|enumerator|P12_4_AMUXB = 5, /* Analog mux bus B */
DECL|P12_4_AUDIOSS_PDM_CLK|enumerator|P12_4_AUDIOSS_PDM_CLK = 21, /* Digital Active - audioss.pdm_clk:1 */
DECL|P12_4_CSD_CSD_TX_N|enumerator|P12_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:89 */
DECL|P12_4_CSD_CSD_TX|enumerator|P12_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:89 */
DECL|P12_4_DSI_DSI|enumerator|P12_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P12_4_DSI_GPIO|enumerator|P12_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P12_4_GPIO_DSI|enumerator|P12_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P12_4_GPIO|enumerator|P12_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P12_4_LCD_COM27|enumerator|P12_4_LCD_COM27 = 12, /* Digital Deep Sleep - lcd.com[27]:1 */
DECL|P12_4_LCD_SEG27|enumerator|P12_4_LCD_SEG27 = 13, /* Digital Deep Sleep - lcd.seg[27]:1 */
DECL|P12_4_NUM|macro|P12_4_NUM
DECL|P12_4_PIN|macro|P12_4_PIN
DECL|P12_4_PORT|macro|P12_4_PORT
DECL|P12_4_SCB6_SPI_SELECT1|enumerator|P12_4_SCB6_SPI_SELECT1 = 20, /* Digital Active - scb[6].spi_select1:0 */
DECL|P12_4_SMIF_SPI_SELECT3|enumerator|P12_4_SMIF_SPI_SELECT3 = 17, /* Digital Active - smif.spi_select3 */
DECL|P12_4_TCPWM0_LINE6|enumerator|P12_4_TCPWM0_LINE6 = 8, /* Digital Active - tcpwm[0].line[6]:3 */
DECL|P12_4_TCPWM1_LINE6|enumerator|P12_4_TCPWM1_LINE6 = 9, /* Digital Active - tcpwm[1].line[6]:1 */
DECL|P13_0_AMUXA_DSI|enumerator|P13_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P13_0_AMUXA|enumerator|P13_0_AMUXA = 4, /* Analog mux bus A */
DECL|P13_0_AMUXB_DSI|enumerator|P13_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P13_0_AMUXB|enumerator|P13_0_AMUXB = 5, /* Analog mux bus B */
DECL|P13_0_CSD_CSD_TX_N|enumerator|P13_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:93 */
DECL|P13_0_CSD_CSD_TX|enumerator|P13_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:93 */
DECL|P13_0_DSI_DSI|enumerator|P13_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P13_0_DSI_GPIO|enumerator|P13_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P13_0_GPIO_DSI|enumerator|P13_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P13_0_GPIO|enumerator|P13_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P13_0_LCD_COM31|enumerator|P13_0_LCD_COM31 = 12, /* Digital Deep Sleep - lcd.com[31]:1 */
DECL|P13_0_LCD_SEG31|enumerator|P13_0_LCD_SEG31 = 13, /* Digital Deep Sleep - lcd.seg[31]:1 */
DECL|P13_0_NUM|macro|P13_0_NUM
DECL|P13_0_PERI_TR_IO_INPUT26|enumerator|P13_0_PERI_TR_IO_INPUT26 = 24, /* Digital Active - peri.tr_io_input[26]:0 */
DECL|P13_0_PIN|macro|P13_0_PIN
DECL|P13_0_PORT|macro|P13_0_PORT
DECL|P13_0_SCB6_I2C_SCL|enumerator|P13_0_SCB6_I2C_SCL = 19, /* Digital Active - scb[6].i2c_scl:1 */
DECL|P13_0_SCB6_SPI_MOSI|enumerator|P13_0_SCB6_SPI_MOSI = 20, /* Digital Active - scb[6].spi_mosi:1 */
DECL|P13_0_SCB6_UART_RX|enumerator|P13_0_SCB6_UART_RX = 18, /* Digital Active - scb[6].uart_rx:1 */
DECL|P13_0_TCPWM0_LINE0|enumerator|P13_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:4 */
DECL|P13_0_TCPWM1_LINE8|enumerator|P13_0_TCPWM1_LINE8 = 9, /* Digital Active - tcpwm[1].line[8]:1 */
DECL|P13_1_AMUXA_DSI|enumerator|P13_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P13_1_AMUXA|enumerator|P13_1_AMUXA = 4, /* Analog mux bus A */
DECL|P13_1_AMUXB_DSI|enumerator|P13_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P13_1_AMUXB|enumerator|P13_1_AMUXB = 5, /* Analog mux bus B */
DECL|P13_1_CSD_CSD_TX_N|enumerator|P13_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:94 */
DECL|P13_1_CSD_CSD_TX|enumerator|P13_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:94 */
DECL|P13_1_DSI_DSI|enumerator|P13_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P13_1_DSI_GPIO|enumerator|P13_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P13_1_GPIO_DSI|enumerator|P13_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P13_1_GPIO|enumerator|P13_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P13_1_LCD_COM32|enumerator|P13_1_LCD_COM32 = 12, /* Digital Deep Sleep - lcd.com[32]:1 */
DECL|P13_1_LCD_SEG32|enumerator|P13_1_LCD_SEG32 = 13, /* Digital Deep Sleep - lcd.seg[32]:1 */
DECL|P13_1_NUM|macro|P13_1_NUM
DECL|P13_1_PERI_TR_IO_INPUT27|enumerator|P13_1_PERI_TR_IO_INPUT27 = 24 /* Digital Active - peri.tr_io_input[27]:0 */
DECL|P13_1_PIN|macro|P13_1_PIN
DECL|P13_1_PORT|macro|P13_1_PORT
DECL|P13_1_SCB6_I2C_SDA|enumerator|P13_1_SCB6_I2C_SDA = 19, /* Digital Active - scb[6].i2c_sda:1 */
DECL|P13_1_SCB6_SPI_MISO|enumerator|P13_1_SCB6_SPI_MISO = 20, /* Digital Active - scb[6].spi_miso:1 */
DECL|P13_1_SCB6_UART_TX|enumerator|P13_1_SCB6_UART_TX = 18, /* Digital Active - scb[6].uart_tx:1 */
DECL|P13_1_TCPWM0_LINE_COMPL0|enumerator|P13_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:4 */
DECL|P13_1_TCPWM1_LINE_COMPL8|enumerator|P13_1_TCPWM1_LINE_COMPL8 = 9, /* Digital Active - tcpwm[1].line_compl[8]:1 */
DECL|P1_0_AMUXA_DSI|enumerator|P1_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P1_0_AMUXA|enumerator|P1_0_AMUXA = 4, /* Analog mux bus A */
DECL|P1_0_AMUXB_DSI|enumerator|P1_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P1_0_AMUXB|enumerator|P1_0_AMUXB = 5, /* Analog mux bus B */
DECL|P1_0_CSD_CSD_TX_N|enumerator|P1_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:6 */
DECL|P1_0_CSD_CSD_TX|enumerator|P1_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:6 */
DECL|P1_0_DSI_DSI|enumerator|P1_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P1_0_DSI_GPIO|enumerator|P1_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P1_0_GPIO_DSI|enumerator|P1_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P1_0_GPIO|enumerator|P1_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P1_0_LCD_COM6|enumerator|P1_0_LCD_COM6 = 12, /* Digital Deep Sleep - lcd.com[6]:0 */
DECL|P1_0_LCD_SEG6|enumerator|P1_0_LCD_SEG6 = 13, /* Digital Deep Sleep - lcd.seg[6]:0 */
DECL|P1_0_NUM|macro|P1_0_NUM
DECL|P1_0_PERI_TR_IO_INPUT2|enumerator|P1_0_PERI_TR_IO_INPUT2 = 24, /* Digital Active - peri.tr_io_input[2]:0 */
DECL|P1_0_PIN|macro|P1_0_PIN
DECL|P1_0_PORT|macro|P1_0_PORT
DECL|P1_0_SCB7_I2C_SCL|enumerator|P1_0_SCB7_I2C_SCL = 19, /* Digital Active - scb[7].i2c_scl:0 */
DECL|P1_0_SCB7_SPI_MOSI|enumerator|P1_0_SCB7_SPI_MOSI = 20, /* Digital Active - scb[7].spi_mosi:0 */
DECL|P1_0_SCB7_UART_RX|enumerator|P1_0_SCB7_UART_RX = 18, /* Digital Active - scb[7].uart_rx:0 */
DECL|P1_0_TCPWM0_LINE3|enumerator|P1_0_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:0 */
DECL|P1_0_TCPWM1_LINE3|enumerator|P1_0_TCPWM1_LINE3 = 9, /* Digital Active - tcpwm[1].line[3]:0 */
DECL|P1_1_AMUXA_DSI|enumerator|P1_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P1_1_AMUXA|enumerator|P1_1_AMUXA = 4, /* Analog mux bus A */
DECL|P1_1_AMUXB_DSI|enumerator|P1_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P1_1_AMUXB|enumerator|P1_1_AMUXB = 5, /* Analog mux bus B */
DECL|P1_1_CSD_CSD_TX_N|enumerator|P1_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:7 */
DECL|P1_1_CSD_CSD_TX|enumerator|P1_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:7 */
DECL|P1_1_DSI_DSI|enumerator|P1_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P1_1_DSI_GPIO|enumerator|P1_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P1_1_GPIO_DSI|enumerator|P1_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P1_1_GPIO|enumerator|P1_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P1_1_LCD_COM7|enumerator|P1_1_LCD_COM7 = 12, /* Digital Deep Sleep - lcd.com[7]:0 */
DECL|P1_1_LCD_SEG7|enumerator|P1_1_LCD_SEG7 = 13, /* Digital Deep Sleep - lcd.seg[7]:0 */
DECL|P1_1_NUM|macro|P1_1_NUM
DECL|P1_1_PERI_TR_IO_INPUT3|enumerator|P1_1_PERI_TR_IO_INPUT3 = 24, /* Digital Active - peri.tr_io_input[3]:0 */
DECL|P1_1_PIN|macro|P1_1_PIN
DECL|P1_1_PORT|macro|P1_1_PORT
DECL|P1_1_SCB7_I2C_SDA|enumerator|P1_1_SCB7_I2C_SDA = 19, /* Digital Active - scb[7].i2c_sda:0 */
DECL|P1_1_SCB7_SPI_MISO|enumerator|P1_1_SCB7_SPI_MISO = 20, /* Digital Active - scb[7].spi_miso:0 */
DECL|P1_1_SCB7_UART_TX|enumerator|P1_1_SCB7_UART_TX = 18, /* Digital Active - scb[7].uart_tx:0 */
DECL|P1_1_TCPWM0_LINE_COMPL3|enumerator|P1_1_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:0 */
DECL|P1_1_TCPWM1_LINE_COMPL3|enumerator|P1_1_TCPWM1_LINE_COMPL3 = 9, /* Digital Active - tcpwm[1].line_compl[3]:0 */
DECL|P1_3_AMUXA_DSI|enumerator|P1_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P1_3_AMUXA|enumerator|P1_3_AMUXA = 4, /* Analog mux bus A */
DECL|P1_3_AMUXB_DSI|enumerator|P1_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P1_3_AMUXB|enumerator|P1_3_AMUXB = 5, /* Analog mux bus B */
DECL|P1_3_CSD_CSD_TX_N|enumerator|P1_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:9 */
DECL|P1_3_CSD_CSD_TX|enumerator|P1_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:9 */
DECL|P1_3_DSI_DSI|enumerator|P1_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P1_3_DSI_GPIO|enumerator|P1_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P1_3_GPIO_DSI|enumerator|P1_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P1_3_GPIO|enumerator|P1_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P1_3_LCD_COM9|enumerator|P1_3_LCD_COM9 = 12, /* Digital Deep Sleep - lcd.com[9]:0 */
DECL|P1_3_LCD_SEG9|enumerator|P1_3_LCD_SEG9 = 13, /* Digital Deep Sleep - lcd.seg[9]:0 */
DECL|P1_3_NUM|macro|P1_3_NUM
DECL|P1_3_PIN|macro|P1_3_PIN
DECL|P1_3_PORT|macro|P1_3_PORT
DECL|P1_3_SCB7_SPI_SELECT0|enumerator|P1_3_SCB7_SPI_SELECT0 = 20, /* Digital Active - scb[7].spi_select0:0 */
DECL|P1_3_SCB7_UART_CTS|enumerator|P1_3_SCB7_UART_CTS = 18, /* Digital Active - scb[7].uart_cts:0 */
DECL|P1_3_TCPWM0_LINE_COMPL4|enumerator|P1_3_TCPWM0_LINE_COMPL4 = 8, /* Digital Active - tcpwm[0].line_compl[4]:4 */
DECL|P1_3_TCPWM1_LINE_COMPL12|enumerator|P1_3_TCPWM1_LINE_COMPL12 = 9, /* Digital Active - tcpwm[1].line_compl[12]:1 */
DECL|P1_4_AMUXA_DSI|enumerator|P1_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P1_4_AMUXA|enumerator|P1_4_AMUXA = 4, /* Analog mux bus A */
DECL|P1_4_AMUXB_DSI|enumerator|P1_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P1_4_AMUXB|enumerator|P1_4_AMUXB = 5, /* Analog mux bus B */
DECL|P1_4_CSD_CSD_TX_N|enumerator|P1_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:10 */
DECL|P1_4_CSD_CSD_TX|enumerator|P1_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:10 */
DECL|P1_4_DSI_DSI|enumerator|P1_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P1_4_DSI_GPIO|enumerator|P1_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P1_4_GPIO_DSI|enumerator|P1_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P1_4_GPIO|enumerator|P1_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P1_4_LCD_COM10|enumerator|P1_4_LCD_COM10 = 12, /* Digital Deep Sleep - lcd.com[10]:0 */
DECL|P1_4_LCD_SEG10|enumerator|P1_4_LCD_SEG10 = 13, /* Digital Deep Sleep - lcd.seg[10]:0 */
DECL|P1_4_NUM|macro|P1_4_NUM
DECL|P1_4_PIN|macro|P1_4_PIN
DECL|P1_4_PORT|macro|P1_4_PORT
DECL|P1_4_SCB7_SPI_SELECT1|enumerator|P1_4_SCB7_SPI_SELECT1 = 20, /* Digital Active - scb[7].spi_select1:0 */
DECL|P1_4_TCPWM0_LINE5|enumerator|P1_4_TCPWM0_LINE5 = 8, /* Digital Active - tcpwm[0].line[5]:4 */
DECL|P1_4_TCPWM1_LINE13|enumerator|P1_4_TCPWM1_LINE13 = 9, /* Digital Active - tcpwm[1].line[13]:1 */
DECL|P1_5_AMUXA_DSI|enumerator|P1_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P1_5_AMUXA|enumerator|P1_5_AMUXA = 4, /* Analog mux bus A */
DECL|P1_5_AMUXB_DSI|enumerator|P1_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P1_5_AMUXB|enumerator|P1_5_AMUXB = 5, /* Analog mux bus B */
DECL|P1_5_CSD_CSD_TX_N|enumerator|P1_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:11 */
DECL|P1_5_CSD_CSD_TX|enumerator|P1_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:11 */
DECL|P1_5_DSI_DSI|enumerator|P1_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P1_5_DSI_GPIO|enumerator|P1_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P1_5_GPIO_DSI|enumerator|P1_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P1_5_GPIO|enumerator|P1_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P1_5_LCD_COM11|enumerator|P1_5_LCD_COM11 = 12, /* Digital Deep Sleep - lcd.com[11]:0 */
DECL|P1_5_LCD_SEG11|enumerator|P1_5_LCD_SEG11 = 13, /* Digital Deep Sleep - lcd.seg[11]:0 */
DECL|P1_5_NUM|macro|P1_5_NUM
DECL|P1_5_PIN|macro|P1_5_PIN
DECL|P1_5_PORT|macro|P1_5_PORT
DECL|P1_5_SCB7_SPI_SELECT2|enumerator|P1_5_SCB7_SPI_SELECT2 = 20, /* Digital Active - scb[7].spi_select2:0 */
DECL|P1_5_TCPWM0_LINE_COMPL5|enumerator|P1_5_TCPWM0_LINE_COMPL5 = 8, /* Digital Active - tcpwm[0].line_compl[5]:4 */
DECL|P1_5_TCPWM1_LINE_COMPL14|enumerator|P1_5_TCPWM1_LINE_COMPL14 = 9, /* Digital Active - tcpwm[1].line_compl[14]:1 */
DECL|P5_0_AMUXA_DSI|enumerator|P5_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_0_AMUXA|enumerator|P5_0_AMUXA = 4, /* Analog mux bus A */
DECL|P5_0_AMUXB_DSI|enumerator|P5_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_0_AMUXB|enumerator|P5_0_AMUXB = 5, /* Analog mux bus B */
DECL|P5_0_AUDIOSS_CLK_I2S_IF|enumerator|P5_0_AUDIOSS_CLK_I2S_IF = 22, /* Digital Active - audioss.clk_i2s_if */
DECL|P5_0_CSD_CSD_TX_N|enumerator|P5_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:30 */
DECL|P5_0_CSD_CSD_TX|enumerator|P5_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:30 */
DECL|P5_0_DSI_DSI|enumerator|P5_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_0_DSI_GPIO|enumerator|P5_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_0_GPIO_DSI|enumerator|P5_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_0_GPIO|enumerator|P5_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_0_LCD_COM30|enumerator|P5_0_LCD_COM30 = 12, /* Digital Deep Sleep - lcd.com[30]:0 */
DECL|P5_0_LCD_SEG30|enumerator|P5_0_LCD_SEG30 = 13, /* Digital Deep Sleep - lcd.seg[30]:0 */
DECL|P5_0_NUM|macro|P5_0_NUM
DECL|P5_0_PERI_TR_IO_INPUT10|enumerator|P5_0_PERI_TR_IO_INPUT10 = 24, /* Digital Active - peri.tr_io_input[10]:0 */
DECL|P5_0_PIN|macro|P5_0_PIN
DECL|P5_0_PORT|macro|P5_0_PORT
DECL|P5_0_SCB5_I2C_SCL|enumerator|P5_0_SCB5_I2C_SCL = 19, /* Digital Active - scb[5].i2c_scl:0 */
DECL|P5_0_SCB5_SPI_MOSI|enumerator|P5_0_SCB5_SPI_MOSI = 20, /* Digital Active - scb[5].spi_mosi:0 */
DECL|P5_0_SCB5_UART_RX|enumerator|P5_0_SCB5_UART_RX = 18, /* Digital Active - scb[5].uart_rx:0 */
DECL|P5_0_TCPWM0_LINE4|enumerator|P5_0_TCPWM0_LINE4 = 8, /* Digital Active - tcpwm[0].line[4]:0 */
DECL|P5_0_TCPWM1_LINE4|enumerator|P5_0_TCPWM1_LINE4 = 9, /* Digital Active - tcpwm[1].line[4]:0 */
DECL|P5_1_AMUXA_DSI|enumerator|P5_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_1_AMUXA|enumerator|P5_1_AMUXA = 4, /* Analog mux bus A */
DECL|P5_1_AMUXB_DSI|enumerator|P5_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_1_AMUXB|enumerator|P5_1_AMUXB = 5, /* Analog mux bus B */
DECL|P5_1_AUDIOSS_TX_SCK|enumerator|P5_1_AUDIOSS_TX_SCK = 22, /* Digital Active - audioss.tx_sck */
DECL|P5_1_CSD_CSD_TX_N|enumerator|P5_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:31 */
DECL|P5_1_CSD_CSD_TX|enumerator|P5_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:31 */
DECL|P5_1_DSI_DSI|enumerator|P5_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_1_DSI_GPIO|enumerator|P5_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_1_GPIO_DSI|enumerator|P5_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_1_GPIO|enumerator|P5_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_1_LCD_COM31|enumerator|P5_1_LCD_COM31 = 12, /* Digital Deep Sleep - lcd.com[31]:0 */
DECL|P5_1_LCD_SEG31|enumerator|P5_1_LCD_SEG31 = 13, /* Digital Deep Sleep - lcd.seg[31]:0 */
DECL|P5_1_NUM|macro|P5_1_NUM
DECL|P5_1_PERI_TR_IO_INPUT11|enumerator|P5_1_PERI_TR_IO_INPUT11 = 24, /* Digital Active - peri.tr_io_input[11]:0 */
DECL|P5_1_PIN|macro|P5_1_PIN
DECL|P5_1_PORT|macro|P5_1_PORT
DECL|P5_1_SCB5_I2C_SDA|enumerator|P5_1_SCB5_I2C_SDA = 19, /* Digital Active - scb[5].i2c_sda:0 */
DECL|P5_1_SCB5_SPI_MISO|enumerator|P5_1_SCB5_SPI_MISO = 20, /* Digital Active - scb[5].spi_miso:0 */
DECL|P5_1_SCB5_UART_TX|enumerator|P5_1_SCB5_UART_TX = 18, /* Digital Active - scb[5].uart_tx:0 */
DECL|P5_1_TCPWM0_LINE_COMPL4|enumerator|P5_1_TCPWM0_LINE_COMPL4 = 8, /* Digital Active - tcpwm[0].line_compl[4]:0 */
DECL|P5_1_TCPWM1_LINE_COMPL4|enumerator|P5_1_TCPWM1_LINE_COMPL4 = 9, /* Digital Active - tcpwm[1].line_compl[4]:0 */
DECL|P5_2_AMUXA_DSI|enumerator|P5_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_2_AMUXA|enumerator|P5_2_AMUXA = 4, /* Analog mux bus A */
DECL|P5_2_AMUXB_DSI|enumerator|P5_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_2_AMUXB|enumerator|P5_2_AMUXB = 5, /* Analog mux bus B */
DECL|P5_2_AUDIOSS_TX_WS|enumerator|P5_2_AUDIOSS_TX_WS = 22, /* Digital Active - audioss.tx_ws */
DECL|P5_2_CSD_CSD_TX_N|enumerator|P5_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:32 */
DECL|P5_2_CSD_CSD_TX|enumerator|P5_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:32 */
DECL|P5_2_DSI_DSI|enumerator|P5_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_2_DSI_GPIO|enumerator|P5_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_2_GPIO_DSI|enumerator|P5_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_2_GPIO|enumerator|P5_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_2_LCD_COM32|enumerator|P5_2_LCD_COM32 = 12, /* Digital Deep Sleep - lcd.com[32]:0 */
DECL|P5_2_LCD_SEG32|enumerator|P5_2_LCD_SEG32 = 13, /* Digital Deep Sleep - lcd.seg[32]:0 */
DECL|P5_2_NUM|macro|P5_2_NUM
DECL|P5_2_PIN|macro|P5_2_PIN
DECL|P5_2_PORT|macro|P5_2_PORT
DECL|P5_2_SCB5_SPI_CLK|enumerator|P5_2_SCB5_SPI_CLK = 20, /* Digital Active - scb[5].spi_clk:0 */
DECL|P5_2_SCB5_UART_RTS|enumerator|P5_2_SCB5_UART_RTS = 18, /* Digital Active - scb[5].uart_rts:0 */
DECL|P5_2_TCPWM0_LINE5|enumerator|P5_2_TCPWM0_LINE5 = 8, /* Digital Active - tcpwm[0].line[5]:0 */
DECL|P5_2_TCPWM1_LINE5|enumerator|P5_2_TCPWM1_LINE5 = 9, /* Digital Active - tcpwm[1].line[5]:0 */
DECL|P5_3_AMUXA_DSI|enumerator|P5_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_3_AMUXA|enumerator|P5_3_AMUXA = 4, /* Analog mux bus A */
DECL|P5_3_AMUXB_DSI|enumerator|P5_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_3_AMUXB|enumerator|P5_3_AMUXB = 5, /* Analog mux bus B */
DECL|P5_3_AUDIOSS_TX_SDO|enumerator|P5_3_AUDIOSS_TX_SDO = 22, /* Digital Active - audioss.tx_sdo */
DECL|P5_3_CSD_CSD_TX_N|enumerator|P5_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:33 */
DECL|P5_3_CSD_CSD_TX|enumerator|P5_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:33 */
DECL|P5_3_DSI_DSI|enumerator|P5_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_3_DSI_GPIO|enumerator|P5_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_3_GPIO_DSI|enumerator|P5_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_3_GPIO|enumerator|P5_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_3_LCD_COM33|enumerator|P5_3_LCD_COM33 = 12, /* Digital Deep Sleep - lcd.com[33]:0 */
DECL|P5_3_LCD_SEG33|enumerator|P5_3_LCD_SEG33 = 13, /* Digital Deep Sleep - lcd.seg[33]:0 */
DECL|P5_3_NUM|macro|P5_3_NUM
DECL|P5_3_PIN|macro|P5_3_PIN
DECL|P5_3_PORT|macro|P5_3_PORT
DECL|P5_3_SCB5_SPI_SELECT0|enumerator|P5_3_SCB5_SPI_SELECT0 = 20, /* Digital Active - scb[5].spi_select0:0 */
DECL|P5_3_SCB5_UART_CTS|enumerator|P5_3_SCB5_UART_CTS = 18, /* Digital Active - scb[5].uart_cts:0 */
DECL|P5_3_TCPWM0_LINE_COMPL5|enumerator|P5_3_TCPWM0_LINE_COMPL5 = 8, /* Digital Active - tcpwm[0].line_compl[5]:0 */
DECL|P5_3_TCPWM1_LINE_COMPL5|enumerator|P5_3_TCPWM1_LINE_COMPL5 = 9, /* Digital Active - tcpwm[1].line_compl[5]:0 */
DECL|P5_4_AMUXA_DSI|enumerator|P5_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_4_AMUXA|enumerator|P5_4_AMUXA = 4, /* Analog mux bus A */
DECL|P5_4_AMUXB_DSI|enumerator|P5_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_4_AMUXB|enumerator|P5_4_AMUXB = 5, /* Analog mux bus B */
DECL|P5_4_AUDIOSS_RX_SCK|enumerator|P5_4_AUDIOSS_RX_SCK = 22, /* Digital Active - audioss.rx_sck */
DECL|P5_4_CSD_CSD_TX_N|enumerator|P5_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:34 */
DECL|P5_4_CSD_CSD_TX|enumerator|P5_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:34 */
DECL|P5_4_DSI_DSI|enumerator|P5_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_4_DSI_GPIO|enumerator|P5_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_4_GPIO_DSI|enumerator|P5_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_4_GPIO|enumerator|P5_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_4_LCD_COM34|enumerator|P5_4_LCD_COM34 = 12, /* Digital Deep Sleep - lcd.com[34]:0 */
DECL|P5_4_LCD_SEG34|enumerator|P5_4_LCD_SEG34 = 13, /* Digital Deep Sleep - lcd.seg[34]:0 */
DECL|P5_4_NUM|macro|P5_4_NUM
DECL|P5_4_PIN|macro|P5_4_PIN
DECL|P5_4_PORT|macro|P5_4_PORT
DECL|P5_4_SCB5_SPI_SELECT1|enumerator|P5_4_SCB5_SPI_SELECT1 = 20, /* Digital Active - scb[5].spi_select1:0 */
DECL|P5_4_TCPWM0_LINE6|enumerator|P5_4_TCPWM0_LINE6 = 8, /* Digital Active - tcpwm[0].line[6]:0 */
DECL|P5_4_TCPWM1_LINE6|enumerator|P5_4_TCPWM1_LINE6 = 9, /* Digital Active - tcpwm[1].line[6]:0 */
DECL|P5_5_AMUXA_DSI|enumerator|P5_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_5_AMUXA|enumerator|P5_5_AMUXA = 4, /* Analog mux bus A */
DECL|P5_5_AMUXB_DSI|enumerator|P5_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_5_AMUXB|enumerator|P5_5_AMUXB = 5, /* Analog mux bus B */
DECL|P5_5_AUDIOSS_RX_WS|enumerator|P5_5_AUDIOSS_RX_WS = 22, /* Digital Active - audioss.rx_ws */
DECL|P5_5_CSD_CSD_TX_N|enumerator|P5_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:35 */
DECL|P5_5_CSD_CSD_TX|enumerator|P5_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:35 */
DECL|P5_5_DSI_DSI|enumerator|P5_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_5_DSI_GPIO|enumerator|P5_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_5_GPIO_DSI|enumerator|P5_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_5_GPIO|enumerator|P5_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_5_LCD_COM35|enumerator|P5_5_LCD_COM35 = 12, /* Digital Deep Sleep - lcd.com[35]:0 */
DECL|P5_5_LCD_SEG35|enumerator|P5_5_LCD_SEG35 = 13, /* Digital Deep Sleep - lcd.seg[35]:0 */
DECL|P5_5_NUM|macro|P5_5_NUM
DECL|P5_5_PIN|macro|P5_5_PIN
DECL|P5_5_PORT|macro|P5_5_PORT
DECL|P5_5_SCB5_SPI_SELECT2|enumerator|P5_5_SCB5_SPI_SELECT2 = 20, /* Digital Active - scb[5].spi_select2:0 */
DECL|P5_5_TCPWM0_LINE_COMPL6|enumerator|P5_5_TCPWM0_LINE_COMPL6 = 8, /* Digital Active - tcpwm[0].line_compl[6]:0 */
DECL|P5_5_TCPWM1_LINE_COMPL6|enumerator|P5_5_TCPWM1_LINE_COMPL6 = 9, /* Digital Active - tcpwm[1].line_compl[6]:0 */
DECL|P5_6_AMUXA_DSI|enumerator|P5_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_6_AMUXA|enumerator|P5_6_AMUXA = 4, /* Analog mux bus A */
DECL|P5_6_AMUXB_DSI|enumerator|P5_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_6_AMUXB|enumerator|P5_6_AMUXB = 5, /* Analog mux bus B */
DECL|P5_6_AUDIOSS_RX_SDI|enumerator|P5_6_AUDIOSS_RX_SDI = 22, /* Digital Active - audioss.rx_sdi */
DECL|P5_6_CSD_CSD_TX_N|enumerator|P5_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:36 */
DECL|P5_6_CSD_CSD_TX|enumerator|P5_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:36 */
DECL|P5_6_DSI_DSI|enumerator|P5_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_6_DSI_GPIO|enumerator|P5_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_6_GPIO_DSI|enumerator|P5_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_6_GPIO|enumerator|P5_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_6_LCD_COM36|enumerator|P5_6_LCD_COM36 = 12, /* Digital Deep Sleep - lcd.com[36]:0 */
DECL|P5_6_LCD_SEG36|enumerator|P5_6_LCD_SEG36 = 13, /* Digital Deep Sleep - lcd.seg[36]:0 */
DECL|P5_6_NUM|macro|P5_6_NUM
DECL|P5_6_PIN|macro|P5_6_PIN
DECL|P5_6_PORT|macro|P5_6_PORT
DECL|P5_6_SCB5_SPI_SELECT3|enumerator|P5_6_SCB5_SPI_SELECT3 = 20, /* Digital Active - scb[5].spi_select3:0 */
DECL|P5_6_TCPWM0_LINE7|enumerator|P5_6_TCPWM0_LINE7 = 8, /* Digital Active - tcpwm[0].line[7]:0 */
DECL|P5_6_TCPWM1_LINE7|enumerator|P5_6_TCPWM1_LINE7 = 9, /* Digital Active - tcpwm[1].line[7]:0 */
DECL|P5_7_AMUXA_DSI|enumerator|P5_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P5_7_AMUXA|enumerator|P5_7_AMUXA = 4, /* Analog mux bus A */
DECL|P5_7_AMUXB_DSI|enumerator|P5_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P5_7_AMUXB|enumerator|P5_7_AMUXB = 5, /* Analog mux bus B */
DECL|P5_7_CSD_CSD_TX_N|enumerator|P5_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:37 */
DECL|P5_7_CSD_CSD_TX|enumerator|P5_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:37 */
DECL|P5_7_DSI_DSI|enumerator|P5_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P5_7_DSI_GPIO|enumerator|P5_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P5_7_GPIO_DSI|enumerator|P5_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P5_7_GPIO|enumerator|P5_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P5_7_LCD_COM37|enumerator|P5_7_LCD_COM37 = 12, /* Digital Deep Sleep - lcd.com[37]:0 */
DECL|P5_7_LCD_SEG37|enumerator|P5_7_LCD_SEG37 = 13, /* Digital Deep Sleep - lcd.seg[37]:0 */
DECL|P5_7_NUM|macro|P5_7_NUM
DECL|P5_7_PIN|macro|P5_7_PIN
DECL|P5_7_PORT|macro|P5_7_PORT
DECL|P5_7_SCB3_SPI_SELECT3|enumerator|P5_7_SCB3_SPI_SELECT3 = 20, /* Digital Active - scb[3].spi_select3:0 */
DECL|P5_7_TCPWM0_LINE_COMPL7|enumerator|P5_7_TCPWM0_LINE_COMPL7 = 8, /* Digital Active - tcpwm[0].line_compl[7]:0 */
DECL|P5_7_TCPWM1_LINE_COMPL7|enumerator|P5_7_TCPWM1_LINE_COMPL7 = 9, /* Digital Active - tcpwm[1].line_compl[7]:0 */
DECL|P6_0_AMUXA_DSI|enumerator|P6_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_0_AMUXA|enumerator|P6_0_AMUXA = 4, /* Analog mux bus A */
DECL|P6_0_AMUXB_DSI|enumerator|P6_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_0_AMUXB|enumerator|P6_0_AMUXB = 5, /* Analog mux bus B */
DECL|P6_0_CPUSS_FAULT_OUT0|enumerator|P6_0_CPUSS_FAULT_OUT0 = 25, /* Digital Active - cpuss.fault_out[0] */
DECL|P6_0_CSD_CSD_TX_N|enumerator|P6_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:38 */
DECL|P6_0_CSD_CSD_TX|enumerator|P6_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:38 */
DECL|P6_0_DSI_DSI|enumerator|P6_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_0_DSI_GPIO|enumerator|P6_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_0_GPIO_DSI|enumerator|P6_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_0_GPIO|enumerator|P6_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_0_LCD_COM38|enumerator|P6_0_LCD_COM38 = 12, /* Digital Deep Sleep - lcd.com[38]:0 */
DECL|P6_0_LCD_SEG38|enumerator|P6_0_LCD_SEG38 = 13, /* Digital Deep Sleep - lcd.seg[38]:0 */
DECL|P6_0_NUM|macro|P6_0_NUM
DECL|P6_0_PIN|macro|P6_0_PIN
DECL|P6_0_PORT|macro|P6_0_PORT
DECL|P6_0_SCB3_I2C_SCL|enumerator|P6_0_SCB3_I2C_SCL = 19, /* Digital Active - scb[3].i2c_scl:0 */
DECL|P6_0_SCB3_SPI_MOSI|enumerator|P6_0_SCB3_SPI_MOSI = 20, /* Digital Active - scb[3].spi_mosi:0 */
DECL|P6_0_SCB3_UART_RX|enumerator|P6_0_SCB3_UART_RX = 18, /* Digital Active - scb[3].uart_rx:0 */
DECL|P6_0_SCB8_I2C_SCL|enumerator|P6_0_SCB8_I2C_SCL = 14, /* Digital Deep Sleep - scb[8].i2c_scl:0 */
DECL|P6_0_SCB8_SPI_MOSI|enumerator|P6_0_SCB8_SPI_MOSI = 30, /* Digital Deep Sleep - scb[8].spi_mosi:0 */
DECL|P6_0_TCPWM0_LINE0|enumerator|P6_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */
DECL|P6_0_TCPWM1_LINE8|enumerator|P6_0_TCPWM1_LINE8 = 9, /* Digital Active - tcpwm[1].line[8]:0 */
DECL|P6_1_AMUXA_DSI|enumerator|P6_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_1_AMUXA|enumerator|P6_1_AMUXA = 4, /* Analog mux bus A */
DECL|P6_1_AMUXB_DSI|enumerator|P6_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_1_AMUXB|enumerator|P6_1_AMUXB = 5, /* Analog mux bus B */
DECL|P6_1_CPUSS_FAULT_OUT1|enumerator|P6_1_CPUSS_FAULT_OUT1 = 25, /* Digital Active - cpuss.fault_out[1] */
DECL|P6_1_CSD_CSD_TX_N|enumerator|P6_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:39 */
DECL|P6_1_CSD_CSD_TX|enumerator|P6_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:39 */
DECL|P6_1_DSI_DSI|enumerator|P6_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_1_DSI_GPIO|enumerator|P6_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_1_GPIO_DSI|enumerator|P6_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_1_GPIO|enumerator|P6_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_1_LCD_COM39|enumerator|P6_1_LCD_COM39 = 12, /* Digital Deep Sleep - lcd.com[39]:0 */
DECL|P6_1_LCD_SEG39|enumerator|P6_1_LCD_SEG39 = 13, /* Digital Deep Sleep - lcd.seg[39]:0 */
DECL|P6_1_NUM|macro|P6_1_NUM
DECL|P6_1_PIN|macro|P6_1_PIN
DECL|P6_1_PORT|macro|P6_1_PORT
DECL|P6_1_SCB3_I2C_SDA|enumerator|P6_1_SCB3_I2C_SDA = 19, /* Digital Active - scb[3].i2c_sda:0 */
DECL|P6_1_SCB3_SPI_MISO|enumerator|P6_1_SCB3_SPI_MISO = 20, /* Digital Active - scb[3].spi_miso:0 */
DECL|P6_1_SCB3_UART_TX|enumerator|P6_1_SCB3_UART_TX = 18, /* Digital Active - scb[3].uart_tx:0 */
DECL|P6_1_SCB8_I2C_SDA|enumerator|P6_1_SCB8_I2C_SDA = 14, /* Digital Deep Sleep - scb[8].i2c_sda:0 */
DECL|P6_1_SCB8_SPI_MISO|enumerator|P6_1_SCB8_SPI_MISO = 30, /* Digital Deep Sleep - scb[8].spi_miso:0 */
DECL|P6_1_TCPWM0_LINE_COMPL0|enumerator|P6_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:1 */
DECL|P6_1_TCPWM1_LINE_COMPL8|enumerator|P6_1_TCPWM1_LINE_COMPL8 = 9, /* Digital Active - tcpwm[1].line_compl[8]:0 */
DECL|P6_2_AMUXA_DSI|enumerator|P6_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_2_AMUXA|enumerator|P6_2_AMUXA = 4, /* Analog mux bus A */
DECL|P6_2_AMUXB_DSI|enumerator|P6_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_2_AMUXB|enumerator|P6_2_AMUXB = 5, /* Analog mux bus B */
DECL|P6_2_CSD_CSD_TX_N|enumerator|P6_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:40 */
DECL|P6_2_CSD_CSD_TX|enumerator|P6_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:40 */
DECL|P6_2_DSI_DSI|enumerator|P6_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_2_DSI_GPIO|enumerator|P6_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_2_GPIO_DSI|enumerator|P6_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_2_GPIO|enumerator|P6_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_2_LCD_COM40|enumerator|P6_2_LCD_COM40 = 12, /* Digital Deep Sleep - lcd.com[40]:0 */
DECL|P6_2_LCD_SEG40|enumerator|P6_2_LCD_SEG40 = 13, /* Digital Deep Sleep - lcd.seg[40]:0 */
DECL|P6_2_NUM|macro|P6_2_NUM
DECL|P6_2_PIN|macro|P6_2_PIN
DECL|P6_2_PORT|macro|P6_2_PORT
DECL|P6_2_SCB3_SPI_CLK|enumerator|P6_2_SCB3_SPI_CLK = 20, /* Digital Active - scb[3].spi_clk:0 */
DECL|P6_2_SCB3_UART_RTS|enumerator|P6_2_SCB3_UART_RTS = 18, /* Digital Active - scb[3].uart_rts:0 */
DECL|P6_2_SCB8_SPI_CLK|enumerator|P6_2_SCB8_SPI_CLK = 30, /* Digital Deep Sleep - scb[8].spi_clk:0 */
DECL|P6_2_TCPWM0_LINE1|enumerator|P6_2_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:1 */
DECL|P6_2_TCPWM1_LINE9|enumerator|P6_2_TCPWM1_LINE9 = 9, /* Digital Active - tcpwm[1].line[9]:0 */
DECL|P6_3_AMUXA_DSI|enumerator|P6_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_3_AMUXA|enumerator|P6_3_AMUXA = 4, /* Analog mux bus A */
DECL|P6_3_AMUXB_DSI|enumerator|P6_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_3_AMUXB|enumerator|P6_3_AMUXB = 5, /* Analog mux bus B */
DECL|P6_3_CSD_CSD_TX_N|enumerator|P6_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:41 */
DECL|P6_3_CSD_CSD_TX|enumerator|P6_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:41 */
DECL|P6_3_DSI_DSI|enumerator|P6_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_3_DSI_GPIO|enumerator|P6_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_3_GPIO_DSI|enumerator|P6_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_3_GPIO|enumerator|P6_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_3_LCD_COM41|enumerator|P6_3_LCD_COM41 = 12, /* Digital Deep Sleep - lcd.com[41]:0 */
DECL|P6_3_LCD_SEG41|enumerator|P6_3_LCD_SEG41 = 13, /* Digital Deep Sleep - lcd.seg[41]:0 */
DECL|P6_3_NUM|macro|P6_3_NUM
DECL|P6_3_PIN|macro|P6_3_PIN
DECL|P6_3_PORT|macro|P6_3_PORT
DECL|P6_3_SCB3_SPI_SELECT0|enumerator|P6_3_SCB3_SPI_SELECT0 = 20, /* Digital Active - scb[3].spi_select0:0 */
DECL|P6_3_SCB3_UART_CTS|enumerator|P6_3_SCB3_UART_CTS = 18, /* Digital Active - scb[3].uart_cts:0 */
DECL|P6_3_SCB8_SPI_SELECT0|enumerator|P6_3_SCB8_SPI_SELECT0 = 30, /* Digital Deep Sleep - scb[8].spi_select0:0 */
DECL|P6_3_TCPWM0_LINE_COMPL1|enumerator|P6_3_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:1 */
DECL|P6_3_TCPWM1_LINE_COMPL9|enumerator|P6_3_TCPWM1_LINE_COMPL9 = 9, /* Digital Active - tcpwm[1].line_compl[9]:0 */
DECL|P6_4_AMUXA_DSI|enumerator|P6_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_4_AMUXA|enumerator|P6_4_AMUXA = 4, /* Analog mux bus A */
DECL|P6_4_AMUXB_DSI|enumerator|P6_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_4_AMUXB|enumerator|P6_4_AMUXB = 5, /* Analog mux bus B */
DECL|P6_4_CPUSS_SWJ_SWO_TDO|enumerator|P6_4_CPUSS_SWJ_SWO_TDO = 29, /* Digital Deep Sleep - cpuss.swj_swo_tdo */
DECL|P6_4_CSD_CSD_TX_N|enumerator|P6_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:42 */
DECL|P6_4_CSD_CSD_TX|enumerator|P6_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:42 */
DECL|P6_4_DSI_DSI|enumerator|P6_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_4_DSI_GPIO|enumerator|P6_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_4_GPIO_DSI|enumerator|P6_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_4_GPIO|enumerator|P6_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_4_LCD_COM42|enumerator|P6_4_LCD_COM42 = 12, /* Digital Deep Sleep - lcd.com[42]:0 */
DECL|P6_4_LCD_SEG42|enumerator|P6_4_LCD_SEG42 = 13, /* Digital Deep Sleep - lcd.seg[42]:0 */
DECL|P6_4_NUM|macro|P6_4_NUM
DECL|P6_4_PERI_TR_IO_INPUT12|enumerator|P6_4_PERI_TR_IO_INPUT12 = 24, /* Digital Active - peri.tr_io_input[12]:0 */
DECL|P6_4_PERI_TR_IO_OUTPUT0|enumerator|P6_4_PERI_TR_IO_OUTPUT0 = 25, /* Digital Active - peri.tr_io_output[0]:1 */
DECL|P6_4_PIN|macro|P6_4_PIN
DECL|P6_4_PORT|macro|P6_4_PORT
DECL|P6_4_SCB6_I2C_SCL|enumerator|P6_4_SCB6_I2C_SCL = 19, /* Digital Active - scb[6].i2c_scl:2 */
DECL|P6_4_SCB6_SPI_MOSI|enumerator|P6_4_SCB6_SPI_MOSI = 20, /* Digital Active - scb[6].spi_mosi:2 */
DECL|P6_4_SCB6_UART_RX|enumerator|P6_4_SCB6_UART_RX = 18, /* Digital Active - scb[6].uart_rx:2 */
DECL|P6_4_SCB8_I2C_SCL|enumerator|P6_4_SCB8_I2C_SCL = 14, /* Digital Deep Sleep - scb[8].i2c_scl:1 */
DECL|P6_4_SCB8_SPI_MOSI|enumerator|P6_4_SCB8_SPI_MOSI = 30, /* Digital Deep Sleep - scb[8].spi_mosi:1 */
DECL|P6_4_SRSS_DDFT_PIN_IN0|enumerator|P6_4_SRSS_DDFT_PIN_IN0 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[0]:0 */
DECL|P6_4_TCPWM0_LINE2|enumerator|P6_4_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:1 */
DECL|P6_4_TCPWM1_LINE10|enumerator|P6_4_TCPWM1_LINE10 = 9, /* Digital Active - tcpwm[1].line[10]:0 */
DECL|P6_5_AMUXA_DSI|enumerator|P6_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_5_AMUXA|enumerator|P6_5_AMUXA = 4, /* Analog mux bus A */
DECL|P6_5_AMUXB_DSI|enumerator|P6_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_5_AMUXB|enumerator|P6_5_AMUXB = 5, /* Analog mux bus B */
DECL|P6_5_CPUSS_SWJ_SWDOE_TDI|enumerator|P6_5_CPUSS_SWJ_SWDOE_TDI = 29, /* Digital Deep Sleep - cpuss.swj_swdoe_tdi */
DECL|P6_5_CSD_CSD_TX_N|enumerator|P6_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:43 */
DECL|P6_5_CSD_CSD_TX|enumerator|P6_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:43 */
DECL|P6_5_DSI_DSI|enumerator|P6_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_5_DSI_GPIO|enumerator|P6_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_5_GPIO_DSI|enumerator|P6_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_5_GPIO|enumerator|P6_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_5_LCD_COM43|enumerator|P6_5_LCD_COM43 = 12, /* Digital Deep Sleep - lcd.com[43]:0 */
DECL|P6_5_LCD_SEG43|enumerator|P6_5_LCD_SEG43 = 13, /* Digital Deep Sleep - lcd.seg[43]:0 */
DECL|P6_5_NUM|macro|P6_5_NUM
DECL|P6_5_PERI_TR_IO_INPUT13|enumerator|P6_5_PERI_TR_IO_INPUT13 = 24, /* Digital Active - peri.tr_io_input[13]:0 */
DECL|P6_5_PERI_TR_IO_OUTPUT1|enumerator|P6_5_PERI_TR_IO_OUTPUT1 = 25, /* Digital Active - peri.tr_io_output[1]:1 */
DECL|P6_5_PIN|macro|P6_5_PIN
DECL|P6_5_PORT|macro|P6_5_PORT
DECL|P6_5_SCB6_I2C_SDA|enumerator|P6_5_SCB6_I2C_SDA = 19, /* Digital Active - scb[6].i2c_sda:2 */
DECL|P6_5_SCB6_SPI_MISO|enumerator|P6_5_SCB6_SPI_MISO = 20, /* Digital Active - scb[6].spi_miso:2 */
DECL|P6_5_SCB6_UART_TX|enumerator|P6_5_SCB6_UART_TX = 18, /* Digital Active - scb[6].uart_tx:2 */
DECL|P6_5_SCB8_I2C_SDA|enumerator|P6_5_SCB8_I2C_SDA = 14, /* Digital Deep Sleep - scb[8].i2c_sda:1 */
DECL|P6_5_SCB8_SPI_MISO|enumerator|P6_5_SCB8_SPI_MISO = 30, /* Digital Deep Sleep - scb[8].spi_miso:1 */
DECL|P6_5_SRSS_DDFT_PIN_IN1|enumerator|P6_5_SRSS_DDFT_PIN_IN1 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[1]:0 */
DECL|P6_5_TCPWM0_LINE_COMPL2|enumerator|P6_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:1 */
DECL|P6_5_TCPWM1_LINE_COMPL10|enumerator|P6_5_TCPWM1_LINE_COMPL10 = 9, /* Digital Active - tcpwm[1].line_compl[10]:0 */
DECL|P6_6_AMUXA_DSI|enumerator|P6_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_6_AMUXA|enumerator|P6_6_AMUXA = 4, /* Analog mux bus A */
DECL|P6_6_AMUXB_DSI|enumerator|P6_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_6_AMUXB|enumerator|P6_6_AMUXB = 5, /* Analog mux bus B */
DECL|P6_6_CPUSS_SWJ_SWDIO_TMS|enumerator|P6_6_CPUSS_SWJ_SWDIO_TMS = 29, /* Digital Deep Sleep - cpuss.swj_swdio_tms */
DECL|P6_6_CSD_CSD_TX_N|enumerator|P6_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:44 */
DECL|P6_6_CSD_CSD_TX|enumerator|P6_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:44 */
DECL|P6_6_DSI_DSI|enumerator|P6_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_6_DSI_GPIO|enumerator|P6_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_6_GPIO_DSI|enumerator|P6_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_6_GPIO|enumerator|P6_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_6_LCD_COM44|enumerator|P6_6_LCD_COM44 = 12, /* Digital Deep Sleep - lcd.com[44]:0 */
DECL|P6_6_LCD_SEG44|enumerator|P6_6_LCD_SEG44 = 13, /* Digital Deep Sleep - lcd.seg[44]:0 */
DECL|P6_6_NUM|macro|P6_6_NUM
DECL|P6_6_PIN|macro|P6_6_PIN
DECL|P6_6_PORT|macro|P6_6_PORT
DECL|P6_6_SCB6_SPI_CLK|enumerator|P6_6_SCB6_SPI_CLK = 20, /* Digital Active - scb[6].spi_clk:2 */
DECL|P6_6_SCB6_UART_RTS|enumerator|P6_6_SCB6_UART_RTS = 18, /* Digital Active - scb[6].uart_rts:2 */
DECL|P6_6_SCB8_SPI_CLK|enumerator|P6_6_SCB8_SPI_CLK = 30, /* Digital Deep Sleep - scb[8].spi_clk:1 */
DECL|P6_6_TCPWM0_LINE3|enumerator|P6_6_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:1 */
DECL|P6_6_TCPWM1_LINE11|enumerator|P6_6_TCPWM1_LINE11 = 9, /* Digital Active - tcpwm[1].line[11]:0 */
DECL|P6_7_AMUXA_DSI|enumerator|P6_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P6_7_AMUXA|enumerator|P6_7_AMUXA = 4, /* Analog mux bus A */
DECL|P6_7_AMUXB_DSI|enumerator|P6_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P6_7_AMUXB|enumerator|P6_7_AMUXB = 5, /* Analog mux bus B */
DECL|P6_7_CPUSS_SWJ_SWCLK_TCLK|enumerator|P6_7_CPUSS_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.swj_swclk_tclk */
DECL|P6_7_CSD_CSD_TX_N|enumerator|P6_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:45 */
DECL|P6_7_CSD_CSD_TX|enumerator|P6_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:45 */
DECL|P6_7_DSI_DSI|enumerator|P6_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P6_7_DSI_GPIO|enumerator|P6_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P6_7_GPIO_DSI|enumerator|P6_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P6_7_GPIO|enumerator|P6_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P6_7_LCD_COM45|enumerator|P6_7_LCD_COM45 = 12, /* Digital Deep Sleep - lcd.com[45]:0 */
DECL|P6_7_LCD_SEG45|enumerator|P6_7_LCD_SEG45 = 13, /* Digital Deep Sleep - lcd.seg[45]:0 */
DECL|P6_7_NUM|macro|P6_7_NUM
DECL|P6_7_PIN|macro|P6_7_PIN
DECL|P6_7_PORT|macro|P6_7_PORT
DECL|P6_7_SCB6_SPI_SELECT0|enumerator|P6_7_SCB6_SPI_SELECT0 = 20, /* Digital Active - scb[6].spi_select0:2 */
DECL|P6_7_SCB6_UART_CTS|enumerator|P6_7_SCB6_UART_CTS = 18, /* Digital Active - scb[6].uart_cts:2 */
DECL|P6_7_SCB8_SPI_SELECT0|enumerator|P6_7_SCB8_SPI_SELECT0 = 30, /* Digital Deep Sleep - scb[8].spi_select0:1 */
DECL|P6_7_TCPWM0_LINE_COMPL3|enumerator|P6_7_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:1 */
DECL|P6_7_TCPWM1_LINE_COMPL11|enumerator|P6_7_TCPWM1_LINE_COMPL11 = 9, /* Digital Active - tcpwm[1].line_compl[11]:0 */
DECL|P7_0_AMUXA_DSI|enumerator|P7_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_0_AMUXA|enumerator|P7_0_AMUXA = 4, /* Analog mux bus A */
DECL|P7_0_AMUXB_DSI|enumerator|P7_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_0_AMUXB|enumerator|P7_0_AMUXB = 5, /* Analog mux bus B */
DECL|P7_0_CPUSS_TRACE_CLOCK|enumerator|P7_0_CPUSS_TRACE_CLOCK = 26, /* Digital Active - cpuss.trace_clock */
DECL|P7_0_CSD_CSD_TX_N|enumerator|P7_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:46 */
DECL|P7_0_CSD_CSD_TX|enumerator|P7_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:46 */
DECL|P7_0_DSI_DSI|enumerator|P7_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_0_DSI_GPIO|enumerator|P7_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_0_GPIO_DSI|enumerator|P7_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_0_GPIO|enumerator|P7_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_0_LCD_COM46|enumerator|P7_0_LCD_COM46 = 12, /* Digital Deep Sleep - lcd.com[46]:0 */
DECL|P7_0_LCD_SEG46|enumerator|P7_0_LCD_SEG46 = 13, /* Digital Deep Sleep - lcd.seg[46]:0 */
DECL|P7_0_NUM|macro|P7_0_NUM
DECL|P7_0_PERI_TR_IO_INPUT14|enumerator|P7_0_PERI_TR_IO_INPUT14 = 24, /* Digital Active - peri.tr_io_input[14]:0 */
DECL|P7_0_PIN|macro|P7_0_PIN
DECL|P7_0_PORT|macro|P7_0_PORT
DECL|P7_0_SCB4_I2C_SCL|enumerator|P7_0_SCB4_I2C_SCL = 19, /* Digital Active - scb[4].i2c_scl:1 */
DECL|P7_0_SCB4_SPI_MOSI|enumerator|P7_0_SCB4_SPI_MOSI = 20, /* Digital Active - scb[4].spi_mosi:1 */
DECL|P7_0_SCB4_UART_RX|enumerator|P7_0_SCB4_UART_RX = 18, /* Digital Active - scb[4].uart_rx:1 */
DECL|P7_0_TCPWM0_LINE4|enumerator|P7_0_TCPWM0_LINE4 = 8, /* Digital Active - tcpwm[0].line[4]:1 */
DECL|P7_0_TCPWM1_LINE12|enumerator|P7_0_TCPWM1_LINE12 = 9, /* Digital Active - tcpwm[1].line[12]:0 */
DECL|P7_1_AMUXA_DSI|enumerator|P7_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_1_AMUXA|enumerator|P7_1_AMUXA = 4, /* Analog mux bus A */
DECL|P7_1_AMUXB_DSI|enumerator|P7_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_1_AMUXB|enumerator|P7_1_AMUXB = 5, /* Analog mux bus B */
DECL|P7_1_CSD_CSD_TX_N|enumerator|P7_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:47 */
DECL|P7_1_CSD_CSD_TX|enumerator|P7_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:47 */
DECL|P7_1_DSI_DSI|enumerator|P7_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_1_DSI_GPIO|enumerator|P7_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_1_GPIO_DSI|enumerator|P7_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_1_GPIO|enumerator|P7_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_1_LCD_COM47|enumerator|P7_1_LCD_COM47 = 12, /* Digital Deep Sleep - lcd.com[47]:0 */
DECL|P7_1_LCD_SEG47|enumerator|P7_1_LCD_SEG47 = 13, /* Digital Deep Sleep - lcd.seg[47]:0 */
DECL|P7_1_NUM|macro|P7_1_NUM
DECL|P7_1_PERI_TR_IO_INPUT15|enumerator|P7_1_PERI_TR_IO_INPUT15 = 24, /* Digital Active - peri.tr_io_input[15]:0 */
DECL|P7_1_PIN|macro|P7_1_PIN
DECL|P7_1_PORT|macro|P7_1_PORT
DECL|P7_1_SCB4_I2C_SDA|enumerator|P7_1_SCB4_I2C_SDA = 19, /* Digital Active - scb[4].i2c_sda:1 */
DECL|P7_1_SCB4_SPI_MISO|enumerator|P7_1_SCB4_SPI_MISO = 20, /* Digital Active - scb[4].spi_miso:1 */
DECL|P7_1_SCB4_UART_TX|enumerator|P7_1_SCB4_UART_TX = 18, /* Digital Active - scb[4].uart_tx:1 */
DECL|P7_1_TCPWM0_LINE_COMPL4|enumerator|P7_1_TCPWM0_LINE_COMPL4 = 8, /* Digital Active - tcpwm[0].line_compl[4]:1 */
DECL|P7_1_TCPWM1_LINE_COMPL12|enumerator|P7_1_TCPWM1_LINE_COMPL12 = 9, /* Digital Active - tcpwm[1].line_compl[12]:0 */
DECL|P7_2_AMUXA_DSI|enumerator|P7_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_2_AMUXA|enumerator|P7_2_AMUXA = 4, /* Analog mux bus A */
DECL|P7_2_AMUXB_DSI|enumerator|P7_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_2_AMUXB|enumerator|P7_2_AMUXB = 5, /* Analog mux bus B */
DECL|P7_2_CSD_CSD_TX_N|enumerator|P7_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:48 */
DECL|P7_2_CSD_CSD_TX|enumerator|P7_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:48 */
DECL|P7_2_DSI_DSI|enumerator|P7_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_2_DSI_GPIO|enumerator|P7_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_2_GPIO_DSI|enumerator|P7_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_2_GPIO|enumerator|P7_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_2_LCD_COM48|enumerator|P7_2_LCD_COM48 = 12, /* Digital Deep Sleep - lcd.com[48]:0 */
DECL|P7_2_LCD_SEG48|enumerator|P7_2_LCD_SEG48 = 13, /* Digital Deep Sleep - lcd.seg[48]:0 */
DECL|P7_2_NUM|macro|P7_2_NUM
DECL|P7_2_PIN|macro|P7_2_PIN
DECL|P7_2_PORT|macro|P7_2_PORT
DECL|P7_2_SCB4_SPI_CLK|enumerator|P7_2_SCB4_SPI_CLK = 20, /* Digital Active - scb[4].spi_clk:1 */
DECL|P7_2_SCB4_UART_RTS|enumerator|P7_2_SCB4_UART_RTS = 18, /* Digital Active - scb[4].uart_rts:1 */
DECL|P7_2_TCPWM0_LINE5|enumerator|P7_2_TCPWM0_LINE5 = 8, /* Digital Active - tcpwm[0].line[5]:1 */
DECL|P7_2_TCPWM1_LINE13|enumerator|P7_2_TCPWM1_LINE13 = 9, /* Digital Active - tcpwm[1].line[13]:0 */
DECL|P7_3_AMUXA_DSI|enumerator|P7_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_3_AMUXA|enumerator|P7_3_AMUXA = 4, /* Analog mux bus A */
DECL|P7_3_AMUXB_DSI|enumerator|P7_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_3_AMUXB|enumerator|P7_3_AMUXB = 5, /* Analog mux bus B */
DECL|P7_3_CSD_CSD_TX_N|enumerator|P7_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:49 */
DECL|P7_3_CSD_CSD_TX|enumerator|P7_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:49 */
DECL|P7_3_DSI_DSI|enumerator|P7_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_3_DSI_GPIO|enumerator|P7_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_3_GPIO_DSI|enumerator|P7_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_3_GPIO|enumerator|P7_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_3_LCD_COM49|enumerator|P7_3_LCD_COM49 = 12, /* Digital Deep Sleep - lcd.com[49]:0 */
DECL|P7_3_LCD_SEG49|enumerator|P7_3_LCD_SEG49 = 13, /* Digital Deep Sleep - lcd.seg[49]:0 */
DECL|P7_3_NUM|macro|P7_3_NUM
DECL|P7_3_PIN|macro|P7_3_PIN
DECL|P7_3_PORT|macro|P7_3_PORT
DECL|P7_3_SCB4_SPI_SELECT0|enumerator|P7_3_SCB4_SPI_SELECT0 = 20, /* Digital Active - scb[4].spi_select0:1 */
DECL|P7_3_SCB4_UART_CTS|enumerator|P7_3_SCB4_UART_CTS = 18, /* Digital Active - scb[4].uart_cts:1 */
DECL|P7_3_TCPWM0_LINE_COMPL5|enumerator|P7_3_TCPWM0_LINE_COMPL5 = 8, /* Digital Active - tcpwm[0].line_compl[5]:1 */
DECL|P7_3_TCPWM1_LINE_COMPL13|enumerator|P7_3_TCPWM1_LINE_COMPL13 = 9, /* Digital Active - tcpwm[1].line_compl[13]:0 */
DECL|P7_4_AMUXA_DSI|enumerator|P7_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_4_AMUXA|enumerator|P7_4_AMUXA = 4, /* Analog mux bus A */
DECL|P7_4_AMUXB_DSI|enumerator|P7_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_4_AMUXB|enumerator|P7_4_AMUXB = 5, /* Analog mux bus B */
DECL|P7_4_BLESS_EXT_LNA_RX_CTL_OUT|enumerator|P7_4_BLESS_EXT_LNA_RX_CTL_OUT = 26, /* Digital Active - bless.ext_lna_rx_ctl_out */
DECL|P7_4_CPUSS_TRACE_DATA3|enumerator|P7_4_CPUSS_TRACE_DATA3 = 27, /* Digital Active - cpuss.trace_data[3]:2 */
DECL|P7_4_CSD_CSD_TX_N|enumerator|P7_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:50 */
DECL|P7_4_CSD_CSD_TX|enumerator|P7_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:50 */
DECL|P7_4_DSI_DSI|enumerator|P7_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_4_DSI_GPIO|enumerator|P7_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_4_GPIO_DSI|enumerator|P7_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_4_GPIO|enumerator|P7_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_4_LCD_COM50|enumerator|P7_4_LCD_COM50 = 12, /* Digital Deep Sleep - lcd.com[50]:0 */
DECL|P7_4_LCD_SEG50|enumerator|P7_4_LCD_SEG50 = 13, /* Digital Deep Sleep - lcd.seg[50]:0 */
DECL|P7_4_NUM|macro|P7_4_NUM
DECL|P7_4_PIN|macro|P7_4_PIN
DECL|P7_4_PORT|macro|P7_4_PORT
DECL|P7_4_SCB4_SPI_SELECT1|enumerator|P7_4_SCB4_SPI_SELECT1 = 20, /* Digital Active - scb[4].spi_select1:1 */
DECL|P7_4_TCPWM0_LINE6|enumerator|P7_4_TCPWM0_LINE6 = 8, /* Digital Active - tcpwm[0].line[6]:1 */
DECL|P7_4_TCPWM1_LINE14|enumerator|P7_4_TCPWM1_LINE14 = 9, /* Digital Active - tcpwm[1].line[14]:0 */
DECL|P7_5_AMUXA_DSI|enumerator|P7_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_5_AMUXA|enumerator|P7_5_AMUXA = 4, /* Analog mux bus A */
DECL|P7_5_AMUXB_DSI|enumerator|P7_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_5_AMUXB|enumerator|P7_5_AMUXB = 5, /* Analog mux bus B */
DECL|P7_5_BLESS_EXT_PA_TX_CTL_OUT|enumerator|P7_5_BLESS_EXT_PA_TX_CTL_OUT = 26, /* Digital Active - bless.ext_pa_tx_ctl_out */
DECL|P7_5_CPUSS_TRACE_DATA2|enumerator|P7_5_CPUSS_TRACE_DATA2 = 27, /* Digital Active - cpuss.trace_data[2]:2 */
DECL|P7_5_CSD_CSD_TX_N|enumerator|P7_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:51 */
DECL|P7_5_CSD_CSD_TX|enumerator|P7_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:51 */
DECL|P7_5_DSI_DSI|enumerator|P7_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_5_DSI_GPIO|enumerator|P7_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_5_GPIO_DSI|enumerator|P7_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_5_GPIO|enumerator|P7_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_5_LCD_COM51|enumerator|P7_5_LCD_COM51 = 12, /* Digital Deep Sleep - lcd.com[51]:0 */
DECL|P7_5_LCD_SEG51|enumerator|P7_5_LCD_SEG51 = 13, /* Digital Deep Sleep - lcd.seg[51]:0 */
DECL|P7_5_NUM|macro|P7_5_NUM
DECL|P7_5_PIN|macro|P7_5_PIN
DECL|P7_5_PORT|macro|P7_5_PORT
DECL|P7_5_SCB4_SPI_SELECT2|enumerator|P7_5_SCB4_SPI_SELECT2 = 20, /* Digital Active - scb[4].spi_select2:1 */
DECL|P7_5_TCPWM0_LINE_COMPL6|enumerator|P7_5_TCPWM0_LINE_COMPL6 = 8, /* Digital Active - tcpwm[0].line_compl[6]:1 */
DECL|P7_5_TCPWM1_LINE_COMPL14|enumerator|P7_5_TCPWM1_LINE_COMPL14 = 9, /* Digital Active - tcpwm[1].line_compl[14]:0 */
DECL|P7_6_AMUXA_DSI|enumerator|P7_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_6_AMUXA|enumerator|P7_6_AMUXA = 4, /* Analog mux bus A */
DECL|P7_6_AMUXB_DSI|enumerator|P7_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_6_AMUXB|enumerator|P7_6_AMUXB = 5, /* Analog mux bus B */
DECL|P7_6_BLESS_EXT_PA_LNA_CHIP_EN_OUT|enumerator|P7_6_BLESS_EXT_PA_LNA_CHIP_EN_OUT = 26, /* Digital Active - bless.ext_pa_lna_chip_en_out */
DECL|P7_6_CPUSS_TRACE_DATA1|enumerator|P7_6_CPUSS_TRACE_DATA1 = 27, /* Digital Active - cpuss.trace_data[1]:2 */
DECL|P7_6_CSD_CSD_TX_N|enumerator|P7_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:52 */
DECL|P7_6_CSD_CSD_TX|enumerator|P7_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:52 */
DECL|P7_6_DSI_DSI|enumerator|P7_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_6_DSI_GPIO|enumerator|P7_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_6_GPIO_DSI|enumerator|P7_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_6_GPIO|enumerator|P7_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_6_LCD_COM52|enumerator|P7_6_LCD_COM52 = 12, /* Digital Deep Sleep - lcd.com[52]:0 */
DECL|P7_6_LCD_SEG52|enumerator|P7_6_LCD_SEG52 = 13, /* Digital Deep Sleep - lcd.seg[52]:0 */
DECL|P7_6_NUM|macro|P7_6_NUM
DECL|P7_6_PIN|macro|P7_6_PIN
DECL|P7_6_PORT|macro|P7_6_PORT
DECL|P7_6_SCB4_SPI_SELECT3|enumerator|P7_6_SCB4_SPI_SELECT3 = 20, /* Digital Active - scb[4].spi_select3:1 */
DECL|P7_6_TCPWM0_LINE7|enumerator|P7_6_TCPWM0_LINE7 = 8, /* Digital Active - tcpwm[0].line[7]:1 */
DECL|P7_6_TCPWM1_LINE15|enumerator|P7_6_TCPWM1_LINE15 = 9, /* Digital Active - tcpwm[1].line[15]:0 */
DECL|P7_7_AMUXA_DSI|enumerator|P7_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P7_7_AMUXA|enumerator|P7_7_AMUXA = 4, /* Analog mux bus A */
DECL|P7_7_AMUXB_DSI|enumerator|P7_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P7_7_AMUXB|enumerator|P7_7_AMUXB = 5, /* Analog mux bus B */
DECL|P7_7_CPUSS_CLK_FM_PUMP|enumerator|P7_7_CPUSS_CLK_FM_PUMP = 21, /* Digital Active - cpuss.clk_fm_pump */
DECL|P7_7_CPUSS_TRACE_DATA0|enumerator|P7_7_CPUSS_TRACE_DATA0 = 27, /* Digital Active - cpuss.trace_data[0]:2 */
DECL|P7_7_CSD_CSD_TX_N|enumerator|P7_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:53 */
DECL|P7_7_CSD_CSD_TX|enumerator|P7_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:53 */
DECL|P7_7_DSI_DSI|enumerator|P7_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P7_7_DSI_GPIO|enumerator|P7_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P7_7_GPIO_DSI|enumerator|P7_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P7_7_GPIO|enumerator|P7_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P7_7_LCD_COM53|enumerator|P7_7_LCD_COM53 = 12, /* Digital Deep Sleep - lcd.com[53]:0 */
DECL|P7_7_LCD_SEG53|enumerator|P7_7_LCD_SEG53 = 13, /* Digital Deep Sleep - lcd.seg[53]:0 */
DECL|P7_7_NUM|macro|P7_7_NUM
DECL|P7_7_PIN|macro|P7_7_PIN
DECL|P7_7_PORT|macro|P7_7_PORT
DECL|P7_7_SCB3_SPI_SELECT1|enumerator|P7_7_SCB3_SPI_SELECT1 = 20, /* Digital Active - scb[3].spi_select1:0 */
DECL|P7_7_TCPWM0_LINE_COMPL7|enumerator|P7_7_TCPWM0_LINE_COMPL7 = 8, /* Digital Active - tcpwm[0].line_compl[7]:1 */
DECL|P7_7_TCPWM1_LINE_COMPL15|enumerator|P7_7_TCPWM1_LINE_COMPL15 = 9, /* Digital Active - tcpwm[1].line_compl[15]:0 */
DECL|P8_0_AMUXA_DSI|enumerator|P8_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_0_AMUXA|enumerator|P8_0_AMUXA = 4, /* Analog mux bus A */
DECL|P8_0_AMUXB_DSI|enumerator|P8_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_0_AMUXB|enumerator|P8_0_AMUXB = 5, /* Analog mux bus B */
DECL|P8_0_CSD_CSD_TX_N|enumerator|P8_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:54 */
DECL|P8_0_CSD_CSD_TX|enumerator|P8_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:54 */
DECL|P8_0_DSI_DSI|enumerator|P8_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_0_DSI_GPIO|enumerator|P8_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_0_GPIO_DSI|enumerator|P8_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_0_GPIO|enumerator|P8_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_0_LCD_COM54|enumerator|P8_0_LCD_COM54 = 12, /* Digital Deep Sleep - lcd.com[54]:0 */
DECL|P8_0_LCD_SEG54|enumerator|P8_0_LCD_SEG54 = 13, /* Digital Deep Sleep - lcd.seg[54]:0 */
DECL|P8_0_NUM|macro|P8_0_NUM
DECL|P8_0_PERI_TR_IO_INPUT16|enumerator|P8_0_PERI_TR_IO_INPUT16 = 24, /* Digital Active - peri.tr_io_input[16]:0 */
DECL|P8_0_PIN|macro|P8_0_PIN
DECL|P8_0_PORT|macro|P8_0_PORT
DECL|P8_0_SCB4_I2C_SCL|enumerator|P8_0_SCB4_I2C_SCL = 19, /* Digital Active - scb[4].i2c_scl:0 */
DECL|P8_0_SCB4_SPI_MOSI|enumerator|P8_0_SCB4_SPI_MOSI = 20, /* Digital Active - scb[4].spi_mosi:0 */
DECL|P8_0_SCB4_UART_RX|enumerator|P8_0_SCB4_UART_RX = 18, /* Digital Active - scb[4].uart_rx:0 */
DECL|P8_0_TCPWM0_LINE0|enumerator|P8_0_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:2 */
DECL|P8_0_TCPWM1_LINE16|enumerator|P8_0_TCPWM1_LINE16 = 9, /* Digital Active - tcpwm[1].line[16]:0 */
DECL|P8_1_AMUXA_DSI|enumerator|P8_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_1_AMUXA|enumerator|P8_1_AMUXA = 4, /* Analog mux bus A */
DECL|P8_1_AMUXB_DSI|enumerator|P8_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_1_AMUXB|enumerator|P8_1_AMUXB = 5, /* Analog mux bus B */
DECL|P8_1_CSD_CSD_TX_N|enumerator|P8_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:55 */
DECL|P8_1_CSD_CSD_TX|enumerator|P8_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:55 */
DECL|P8_1_DSI_DSI|enumerator|P8_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_1_DSI_GPIO|enumerator|P8_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_1_GPIO_DSI|enumerator|P8_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_1_GPIO|enumerator|P8_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_1_LCD_COM55|enumerator|P8_1_LCD_COM55 = 12, /* Digital Deep Sleep - lcd.com[55]:0 */
DECL|P8_1_LCD_SEG55|enumerator|P8_1_LCD_SEG55 = 13, /* Digital Deep Sleep - lcd.seg[55]:0 */
DECL|P8_1_NUM|macro|P8_1_NUM
DECL|P8_1_PERI_TR_IO_INPUT17|enumerator|P8_1_PERI_TR_IO_INPUT17 = 24, /* Digital Active - peri.tr_io_input[17]:0 */
DECL|P8_1_PIN|macro|P8_1_PIN
DECL|P8_1_PORT|macro|P8_1_PORT
DECL|P8_1_SCB4_I2C_SDA|enumerator|P8_1_SCB4_I2C_SDA = 19, /* Digital Active - scb[4].i2c_sda:0 */
DECL|P8_1_SCB4_SPI_MISO|enumerator|P8_1_SCB4_SPI_MISO = 20, /* Digital Active - scb[4].spi_miso:0 */
DECL|P8_1_SCB4_UART_TX|enumerator|P8_1_SCB4_UART_TX = 18, /* Digital Active - scb[4].uart_tx:0 */
DECL|P8_1_TCPWM0_LINE_COMPL0|enumerator|P8_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:2 */
DECL|P8_1_TCPWM1_LINE_COMPL16|enumerator|P8_1_TCPWM1_LINE_COMPL16 = 9, /* Digital Active - tcpwm[1].line_compl[16]:0 */
DECL|P8_2_AMUXA_DSI|enumerator|P8_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_2_AMUXA|enumerator|P8_2_AMUXA = 4, /* Analog mux bus A */
DECL|P8_2_AMUXB_DSI|enumerator|P8_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_2_AMUXB|enumerator|P8_2_AMUXB = 5, /* Analog mux bus B */
DECL|P8_2_CSD_CSD_TX_N|enumerator|P8_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:56 */
DECL|P8_2_CSD_CSD_TX|enumerator|P8_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:56 */
DECL|P8_2_DSI_DSI|enumerator|P8_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_2_DSI_GPIO|enumerator|P8_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_2_GPIO_DSI|enumerator|P8_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_2_GPIO|enumerator|P8_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_2_LCD_COM56|enumerator|P8_2_LCD_COM56 = 12, /* Digital Deep Sleep - lcd.com[56]:0 */
DECL|P8_2_LCD_SEG56|enumerator|P8_2_LCD_SEG56 = 13, /* Digital Deep Sleep - lcd.seg[56]:0 */
DECL|P8_2_LPCOMP_DSI_COMP0|enumerator|P8_2_LPCOMP_DSI_COMP0 = 15, /* Digital Deep Sleep - lpcomp.dsi_comp0:0 */
DECL|P8_2_NUM|macro|P8_2_NUM
DECL|P8_2_PIN|macro|P8_2_PIN
DECL|P8_2_PORT|macro|P8_2_PORT
DECL|P8_2_SCB4_SPI_CLK|enumerator|P8_2_SCB4_SPI_CLK = 20, /* Digital Active - scb[4].spi_clk:0 */
DECL|P8_2_SCB4_UART_RTS|enumerator|P8_2_SCB4_UART_RTS = 18, /* Digital Active - scb[4].uart_rts:0 */
DECL|P8_2_TCPWM0_LINE1|enumerator|P8_2_TCPWM0_LINE1 = 8, /* Digital Active - tcpwm[0].line[1]:2 */
DECL|P8_2_TCPWM1_LINE17|enumerator|P8_2_TCPWM1_LINE17 = 9, /* Digital Active - tcpwm[1].line[17]:0 */
DECL|P8_3_AMUXA_DSI|enumerator|P8_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_3_AMUXA|enumerator|P8_3_AMUXA = 4, /* Analog mux bus A */
DECL|P8_3_AMUXB_DSI|enumerator|P8_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_3_AMUXB|enumerator|P8_3_AMUXB = 5, /* Analog mux bus B */
DECL|P8_3_CSD_CSD_TX_N|enumerator|P8_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:57 */
DECL|P8_3_CSD_CSD_TX|enumerator|P8_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:57 */
DECL|P8_3_DSI_DSI|enumerator|P8_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_3_DSI_GPIO|enumerator|P8_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_3_GPIO_DSI|enumerator|P8_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_3_GPIO|enumerator|P8_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_3_LCD_COM57|enumerator|P8_3_LCD_COM57 = 12, /* Digital Deep Sleep - lcd.com[57]:0 */
DECL|P8_3_LCD_SEG57|enumerator|P8_3_LCD_SEG57 = 13, /* Digital Deep Sleep - lcd.seg[57]:0 */
DECL|P8_3_LPCOMP_DSI_COMP1|enumerator|P8_3_LPCOMP_DSI_COMP1 = 15, /* Digital Deep Sleep - lpcomp.dsi_comp1:0 */
DECL|P8_3_NUM|macro|P8_3_NUM
DECL|P8_3_PIN|macro|P8_3_PIN
DECL|P8_3_PORT|macro|P8_3_PORT
DECL|P8_3_SCB4_SPI_SELECT0|enumerator|P8_3_SCB4_SPI_SELECT0 = 20, /* Digital Active - scb[4].spi_select0:0 */
DECL|P8_3_SCB4_UART_CTS|enumerator|P8_3_SCB4_UART_CTS = 18, /* Digital Active - scb[4].uart_cts:0 */
DECL|P8_3_TCPWM0_LINE_COMPL1|enumerator|P8_3_TCPWM0_LINE_COMPL1 = 8, /* Digital Active - tcpwm[0].line_compl[1]:2 */
DECL|P8_3_TCPWM1_LINE_COMPL17|enumerator|P8_3_TCPWM1_LINE_COMPL17 = 9, /* Digital Active - tcpwm[1].line_compl[17]:0 */
DECL|P8_4_AMUXA_DSI|enumerator|P8_4_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_4_AMUXA|enumerator|P8_4_AMUXA = 4, /* Analog mux bus A */
DECL|P8_4_AMUXB_DSI|enumerator|P8_4_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_4_AMUXB|enumerator|P8_4_AMUXB = 5, /* Analog mux bus B */
DECL|P8_4_CSD_CSD_TX_N|enumerator|P8_4_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:58 */
DECL|P8_4_CSD_CSD_TX|enumerator|P8_4_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:58 */
DECL|P8_4_DSI_DSI|enumerator|P8_4_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_4_DSI_GPIO|enumerator|P8_4_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_4_GPIO_DSI|enumerator|P8_4_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_4_GPIO|enumerator|P8_4_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_4_LCD_COM58|enumerator|P8_4_LCD_COM58 = 12, /* Digital Deep Sleep - lcd.com[58]:0 */
DECL|P8_4_LCD_SEG58|enumerator|P8_4_LCD_SEG58 = 13, /* Digital Deep Sleep - lcd.seg[58]:0 */
DECL|P8_4_NUM|macro|P8_4_NUM
DECL|P8_4_PIN|macro|P8_4_PIN
DECL|P8_4_PORT|macro|P8_4_PORT
DECL|P8_4_SCB4_SPI_SELECT1|enumerator|P8_4_SCB4_SPI_SELECT1 = 20, /* Digital Active - scb[4].spi_select1:0 */
DECL|P8_4_TCPWM0_LINE2|enumerator|P8_4_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:2 */
DECL|P8_4_TCPWM1_LINE18|enumerator|P8_4_TCPWM1_LINE18 = 9, /* Digital Active - tcpwm[1].line[18]:0 */
DECL|P8_5_AMUXA_DSI|enumerator|P8_5_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_5_AMUXA|enumerator|P8_5_AMUXA = 4, /* Analog mux bus A */
DECL|P8_5_AMUXB_DSI|enumerator|P8_5_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_5_AMUXB|enumerator|P8_5_AMUXB = 5, /* Analog mux bus B */
DECL|P8_5_CSD_CSD_TX_N|enumerator|P8_5_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:59 */
DECL|P8_5_CSD_CSD_TX|enumerator|P8_5_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:59 */
DECL|P8_5_DSI_DSI|enumerator|P8_5_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_5_DSI_GPIO|enumerator|P8_5_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_5_GPIO_DSI|enumerator|P8_5_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_5_GPIO|enumerator|P8_5_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_5_LCD_COM59|enumerator|P8_5_LCD_COM59 = 12, /* Digital Deep Sleep - lcd.com[59]:0 */
DECL|P8_5_LCD_SEG59|enumerator|P8_5_LCD_SEG59 = 13, /* Digital Deep Sleep - lcd.seg[59]:0 */
DECL|P8_5_NUM|macro|P8_5_NUM
DECL|P8_5_PIN|macro|P8_5_PIN
DECL|P8_5_PORT|macro|P8_5_PORT
DECL|P8_5_SCB4_SPI_SELECT2|enumerator|P8_5_SCB4_SPI_SELECT2 = 20, /* Digital Active - scb[4].spi_select2:0 */
DECL|P8_5_TCPWM0_LINE_COMPL2|enumerator|P8_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:2 */
DECL|P8_5_TCPWM1_LINE_COMPL18|enumerator|P8_5_TCPWM1_LINE_COMPL18 = 9, /* Digital Active - tcpwm[1].line_compl[18]:0 */
DECL|P8_6_AMUXA_DSI|enumerator|P8_6_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_6_AMUXA|enumerator|P8_6_AMUXA = 4, /* Analog mux bus A */
DECL|P8_6_AMUXB_DSI|enumerator|P8_6_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_6_AMUXB|enumerator|P8_6_AMUXB = 5, /* Analog mux bus B */
DECL|P8_6_CSD_CSD_TX_N|enumerator|P8_6_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:60 */
DECL|P8_6_CSD_CSD_TX|enumerator|P8_6_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:60 */
DECL|P8_6_DSI_DSI|enumerator|P8_6_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_6_DSI_GPIO|enumerator|P8_6_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_6_GPIO_DSI|enumerator|P8_6_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_6_GPIO|enumerator|P8_6_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_6_LCD_COM60|enumerator|P8_6_LCD_COM60 = 12, /* Digital Deep Sleep - lcd.com[60]:0 */
DECL|P8_6_LCD_SEG60|enumerator|P8_6_LCD_SEG60 = 13, /* Digital Deep Sleep - lcd.seg[60]:0 */
DECL|P8_6_NUM|macro|P8_6_NUM
DECL|P8_6_PIN|macro|P8_6_PIN
DECL|P8_6_PORT|macro|P8_6_PORT
DECL|P8_6_SCB4_SPI_SELECT3|enumerator|P8_6_SCB4_SPI_SELECT3 = 20, /* Digital Active - scb[4].spi_select3:0 */
DECL|P8_6_TCPWM0_LINE3|enumerator|P8_6_TCPWM0_LINE3 = 8, /* Digital Active - tcpwm[0].line[3]:2 */
DECL|P8_6_TCPWM1_LINE19|enumerator|P8_6_TCPWM1_LINE19 = 9, /* Digital Active - tcpwm[1].line[19]:0 */
DECL|P8_7_AMUXA_DSI|enumerator|P8_7_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P8_7_AMUXA|enumerator|P8_7_AMUXA = 4, /* Analog mux bus A */
DECL|P8_7_AMUXB_DSI|enumerator|P8_7_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P8_7_AMUXB|enumerator|P8_7_AMUXB = 5, /* Analog mux bus B */
DECL|P8_7_CSD_CSD_TX_N|enumerator|P8_7_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:61 */
DECL|P8_7_CSD_CSD_TX|enumerator|P8_7_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:61 */
DECL|P8_7_DSI_DSI|enumerator|P8_7_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P8_7_DSI_GPIO|enumerator|P8_7_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P8_7_GPIO_DSI|enumerator|P8_7_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P8_7_GPIO|enumerator|P8_7_GPIO = 0, /* GPIO controls 'out' */
DECL|P8_7_LCD_COM61|enumerator|P8_7_LCD_COM61 = 12, /* Digital Deep Sleep - lcd.com[61]:0 */
DECL|P8_7_LCD_SEG61|enumerator|P8_7_LCD_SEG61 = 13, /* Digital Deep Sleep - lcd.seg[61]:0 */
DECL|P8_7_NUM|macro|P8_7_NUM
DECL|P8_7_PIN|macro|P8_7_PIN
DECL|P8_7_PORT|macro|P8_7_PORT
DECL|P8_7_SCB3_SPI_SELECT2|enumerator|P8_7_SCB3_SPI_SELECT2 = 20, /* Digital Active - scb[3].spi_select2:0 */
DECL|P8_7_TCPWM0_LINE_COMPL3|enumerator|P8_7_TCPWM0_LINE_COMPL3 = 8, /* Digital Active - tcpwm[0].line_compl[3]:2 */
DECL|P8_7_TCPWM1_LINE_COMPL19|enumerator|P8_7_TCPWM1_LINE_COMPL19 = 9, /* Digital Active - tcpwm[1].line_compl[19]:0 */
DECL|P9_0_AMUXA_DSI|enumerator|P9_0_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P9_0_AMUXA|enumerator|P9_0_AMUXA = 4, /* Analog mux bus A */
DECL|P9_0_AMUXB_DSI|enumerator|P9_0_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P9_0_AMUXB|enumerator|P9_0_AMUXB = 5, /* Analog mux bus B */
DECL|P9_0_CPUSS_TRACE_DATA3|enumerator|P9_0_CPUSS_TRACE_DATA3 = 27, /* Digital Active - cpuss.trace_data[3]:0 */
DECL|P9_0_CSD_CSD_TX_N|enumerator|P9_0_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:62 */
DECL|P9_0_CSD_CSD_TX|enumerator|P9_0_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:62 */
DECL|P9_0_DSI_DSI|enumerator|P9_0_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P9_0_DSI_GPIO|enumerator|P9_0_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P9_0_GPIO_DSI|enumerator|P9_0_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P9_0_GPIO|enumerator|P9_0_GPIO = 0, /* GPIO controls 'out' */
DECL|P9_0_LCD_COM0|enumerator|P9_0_LCD_COM0 = 12, /* Digital Deep Sleep - lcd.com[0]:1 */
DECL|P9_0_LCD_SEG0|enumerator|P9_0_LCD_SEG0 = 13, /* Digital Deep Sleep - lcd.seg[0]:1 */
DECL|P9_0_NUM|macro|P9_0_NUM
DECL|P9_0_PERI_TR_IO_INPUT18|enumerator|P9_0_PERI_TR_IO_INPUT18 = 24, /* Digital Active - peri.tr_io_input[18]:0 */
DECL|P9_0_PIN|macro|P9_0_PIN
DECL|P9_0_PORT|macro|P9_0_PORT
DECL|P9_0_SCB2_I2C_SCL|enumerator|P9_0_SCB2_I2C_SCL = 19, /* Digital Active - scb[2].i2c_scl:0 */
DECL|P9_0_SCB2_SPI_MOSI|enumerator|P9_0_SCB2_SPI_MOSI = 20, /* Digital Active - scb[2].spi_mosi:0 */
DECL|P9_0_SCB2_UART_RX|enumerator|P9_0_SCB2_UART_RX = 18, /* Digital Active - scb[2].uart_rx:0 */
DECL|P9_0_TCPWM0_LINE4|enumerator|P9_0_TCPWM0_LINE4 = 8, /* Digital Active - tcpwm[0].line[4]:2 */
DECL|P9_0_TCPWM1_LINE20|enumerator|P9_0_TCPWM1_LINE20 = 9, /* Digital Active - tcpwm[1].line[20]:0 */
DECL|P9_1_AMUXA_DSI|enumerator|P9_1_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P9_1_AMUXA|enumerator|P9_1_AMUXA = 4, /* Analog mux bus A */
DECL|P9_1_AMUXB_DSI|enumerator|P9_1_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P9_1_AMUXB|enumerator|P9_1_AMUXB = 5, /* Analog mux bus B */
DECL|P9_1_CPUSS_TRACE_DATA2|enumerator|P9_1_CPUSS_TRACE_DATA2 = 27, /* Digital Active - cpuss.trace_data[2]:0 */
DECL|P9_1_CSD_CSD_TX_N|enumerator|P9_1_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:63 */
DECL|P9_1_CSD_CSD_TX|enumerator|P9_1_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:63 */
DECL|P9_1_DSI_DSI|enumerator|P9_1_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P9_1_DSI_GPIO|enumerator|P9_1_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P9_1_GPIO_DSI|enumerator|P9_1_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P9_1_GPIO|enumerator|P9_1_GPIO = 0, /* GPIO controls 'out' */
DECL|P9_1_LCD_COM1|enumerator|P9_1_LCD_COM1 = 12, /* Digital Deep Sleep - lcd.com[1]:1 */
DECL|P9_1_LCD_SEG1|enumerator|P9_1_LCD_SEG1 = 13, /* Digital Deep Sleep - lcd.seg[1]:1 */
DECL|P9_1_NUM|macro|P9_1_NUM
DECL|P9_1_PERI_TR_IO_INPUT19|enumerator|P9_1_PERI_TR_IO_INPUT19 = 24, /* Digital Active - peri.tr_io_input[19]:0 */
DECL|P9_1_PIN|macro|P9_1_PIN
DECL|P9_1_PORT|macro|P9_1_PORT
DECL|P9_1_SCB2_I2C_SDA|enumerator|P9_1_SCB2_I2C_SDA = 19, /* Digital Active - scb[2].i2c_sda:0 */
DECL|P9_1_SCB2_SPI_MISO|enumerator|P9_1_SCB2_SPI_MISO = 20, /* Digital Active - scb[2].spi_miso:0 */
DECL|P9_1_SCB2_UART_TX|enumerator|P9_1_SCB2_UART_TX = 18, /* Digital Active - scb[2].uart_tx:0 */
DECL|P9_1_SRSS_DDFT_PIN_IN0|enumerator|P9_1_SRSS_DDFT_PIN_IN0 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[0]:1 */
DECL|P9_1_TCPWM0_LINE_COMPL4|enumerator|P9_1_TCPWM0_LINE_COMPL4 = 8, /* Digital Active - tcpwm[0].line_compl[4]:2 */
DECL|P9_1_TCPWM1_LINE_COMPL20|enumerator|P9_1_TCPWM1_LINE_COMPL20 = 9, /* Digital Active - tcpwm[1].line_compl[20]:0 */
DECL|P9_2_AMUXA_DSI|enumerator|P9_2_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P9_2_AMUXA|enumerator|P9_2_AMUXA = 4, /* Analog mux bus A */
DECL|P9_2_AMUXB_DSI|enumerator|P9_2_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P9_2_AMUXB|enumerator|P9_2_AMUXB = 5, /* Analog mux bus B */
DECL|P9_2_CPUSS_TRACE_DATA1|enumerator|P9_2_CPUSS_TRACE_DATA1 = 27, /* Digital Active - cpuss.trace_data[1]:0 */
DECL|P9_2_CSD_CSD_TX_N|enumerator|P9_2_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:64 */
DECL|P9_2_CSD_CSD_TX|enumerator|P9_2_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:64 */
DECL|P9_2_DSI_DSI|enumerator|P9_2_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P9_2_DSI_GPIO|enumerator|P9_2_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P9_2_GPIO_DSI|enumerator|P9_2_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P9_2_GPIO|enumerator|P9_2_GPIO = 0, /* GPIO controls 'out' */
DECL|P9_2_LCD_COM2|enumerator|P9_2_LCD_COM2 = 12, /* Digital Deep Sleep - lcd.com[2]:1 */
DECL|P9_2_LCD_SEG2|enumerator|P9_2_LCD_SEG2 = 13, /* Digital Deep Sleep - lcd.seg[2]:1 */
DECL|P9_2_NUM|macro|P9_2_NUM
DECL|P9_2_PASS_DSI_CTB_CMP0|enumerator|P9_2_PASS_DSI_CTB_CMP0 = 22, /* Digital Active - pass.dsi_ctb_cmp0:1 */
DECL|P9_2_PIN|macro|P9_2_PIN
DECL|P9_2_PORT|macro|P9_2_PORT
DECL|P9_2_SCB2_SPI_CLK|enumerator|P9_2_SCB2_SPI_CLK = 20, /* Digital Active - scb[2].spi_clk:0 */
DECL|P9_2_SCB2_UART_RTS|enumerator|P9_2_SCB2_UART_RTS = 18, /* Digital Active - scb[2].uart_rts:0 */
DECL|P9_2_TCPWM0_LINE5|enumerator|P9_2_TCPWM0_LINE5 = 8, /* Digital Active - tcpwm[0].line[5]:2 */
DECL|P9_2_TCPWM1_LINE21|enumerator|P9_2_TCPWM1_LINE21 = 9, /* Digital Active - tcpwm[1].line[21]:0 */
DECL|P9_3_AMUXA_DSI|enumerator|P9_3_AMUXA_DSI = 6, /* Analog mux bus A, DSI control */
DECL|P9_3_AMUXA|enumerator|P9_3_AMUXA = 4, /* Analog mux bus A */
DECL|P9_3_AMUXB_DSI|enumerator|P9_3_AMUXB_DSI = 7, /* Analog mux bus B, DSI control */
DECL|P9_3_AMUXB|enumerator|P9_3_AMUXB = 5, /* Analog mux bus B */
DECL|P9_3_CPUSS_TRACE_DATA0|enumerator|P9_3_CPUSS_TRACE_DATA0 = 27, /* Digital Active - cpuss.trace_data[0]:0 */
DECL|P9_3_CSD_CSD_TX_N|enumerator|P9_3_CSD_CSD_TX_N = 11, /* Digital Active - csd.csd_tx_n:65 */
DECL|P9_3_CSD_CSD_TX|enumerator|P9_3_CSD_CSD_TX = 10, /* Digital Active - csd.csd_tx:65 */
DECL|P9_3_DSI_DSI|enumerator|P9_3_DSI_DSI = 2, /* DSI controls 'out' and 'output enable' */
DECL|P9_3_DSI_GPIO|enumerator|P9_3_DSI_GPIO = 3, /* DSI controls 'out', GPIO controls 'output enable' */
DECL|P9_3_GPIO_DSI|enumerator|P9_3_GPIO_DSI = 1, /* GPIO controls 'out', DSI controls 'output enable' */
DECL|P9_3_GPIO|enumerator|P9_3_GPIO = 0, /* GPIO controls 'out' */
DECL|P9_3_LCD_COM3|enumerator|P9_3_LCD_COM3 = 12, /* Digital Deep Sleep - lcd.com[3]:1 */
DECL|P9_3_LCD_SEG3|enumerator|P9_3_LCD_SEG3 = 13, /* Digital Deep Sleep - lcd.seg[3]:1 */
DECL|P9_3_NUM|macro|P9_3_NUM
DECL|P9_3_PASS_DSI_CTB_CMP1|enumerator|P9_3_PASS_DSI_CTB_CMP1 = 22, /* Digital Active - pass.dsi_ctb_cmp1:1 */
DECL|P9_3_PIN|macro|P9_3_PIN
DECL|P9_3_PORT|macro|P9_3_PORT
DECL|P9_3_SCB2_SPI_SELECT0|enumerator|P9_3_SCB2_SPI_SELECT0 = 20, /* Digital Active - scb[2].spi_select0:0 */
DECL|P9_3_SCB2_UART_CTS|enumerator|P9_3_SCB2_UART_CTS = 18, /* Digital Active - scb[2].uart_cts:0 */
DECL|P9_3_SRSS_DDFT_PIN_IN1|enumerator|P9_3_SRSS_DDFT_PIN_IN1 = 31, /* Digital Deep Sleep - srss.ddft_pin_in[1]:1 */
DECL|P9_3_TCPWM0_LINE_COMPL5|enumerator|P9_3_TCPWM0_LINE_COMPL5 = 8, /* Digital Active - tcpwm[0].line_compl[5]:2 */
DECL|P9_3_TCPWM1_LINE_COMPL21|enumerator|P9_3_TCPWM1_LINE_COMPL21 = 9, /* Digital Active - tcpwm[1].line_compl[21]:0 */
DECL|PASS_CTB_OA0_OUT_10X_PIN|macro|PASS_CTB_OA0_OUT_10X_PIN
DECL|PASS_CTB_OA0_OUT_10X_PORT|macro|PASS_CTB_OA0_OUT_10X_PORT
DECL|PASS_CTB_OA1_OUT_10X_PIN|macro|PASS_CTB_OA1_OUT_10X_PIN
DECL|PASS_CTB_OA1_OUT_10X_PORT|macro|PASS_CTB_OA1_OUT_10X_PORT
DECL|PASS_CTB_PADS0_PIN|macro|PASS_CTB_PADS0_PIN
DECL|PASS_CTB_PADS0_PORT|macro|PASS_CTB_PADS0_PORT
DECL|PASS_CTB_PADS1_PIN|macro|PASS_CTB_PADS1_PIN
DECL|PASS_CTB_PADS1_PORT|macro|PASS_CTB_PADS1_PORT
DECL|PASS_CTB_PADS2_PIN|macro|PASS_CTB_PADS2_PIN
DECL|PASS_CTB_PADS2_PORT|macro|PASS_CTB_PADS2_PORT
DECL|PASS_CTB_PADS3_PIN|macro|PASS_CTB_PADS3_PIN
DECL|PASS_CTB_PADS3_PORT|macro|PASS_CTB_PADS3_PORT
DECL|PASS_SARMUX_PADS0_PIN|macro|PASS_SARMUX_PADS0_PIN
DECL|PASS_SARMUX_PADS0_PORT|macro|PASS_SARMUX_PADS0_PORT
DECL|PASS_SARMUX_PADS1_PIN|macro|PASS_SARMUX_PADS1_PIN
DECL|PASS_SARMUX_PADS1_PORT|macro|PASS_SARMUX_PADS1_PORT
DECL|PASS_SARMUX_PADS2_PIN|macro|PASS_SARMUX_PADS2_PIN
DECL|PASS_SARMUX_PADS2_PORT|macro|PASS_SARMUX_PADS2_PORT
DECL|PASS_SARMUX_PADS3_PIN|macro|PASS_SARMUX_PADS3_PIN
DECL|PASS_SARMUX_PADS3_PORT|macro|PASS_SARMUX_PADS3_PORT
DECL|PASS_SARMUX_PADS4_PIN|macro|PASS_SARMUX_PADS4_PIN
DECL|PASS_SARMUX_PADS4_PORT|macro|PASS_SARMUX_PADS4_PORT
DECL|PASS_SARMUX_PADS5_PIN|macro|PASS_SARMUX_PADS5_PIN
DECL|PASS_SARMUX_PADS5_PORT|macro|PASS_SARMUX_PADS5_PORT
DECL|PASS_SARMUX_PADS6_PIN|macro|PASS_SARMUX_PADS6_PIN
DECL|PASS_SARMUX_PADS6_PORT|macro|PASS_SARMUX_PADS6_PORT
DECL|PASS_SARMUX_PADS7_PIN|macro|PASS_SARMUX_PADS7_PIN
DECL|PASS_SARMUX_PADS7_PORT|macro|PASS_SARMUX_PADS7_PORT
DECL|SRSS_ADFT_PIN0_PIN|macro|SRSS_ADFT_PIN0_PIN
DECL|SRSS_ADFT_PIN0_PORT|macro|SRSS_ADFT_PIN0_PORT
DECL|SRSS_ADFT_PIN1_PIN|macro|SRSS_ADFT_PIN1_PIN
DECL|SRSS_ADFT_PIN1_PORT|macro|SRSS_ADFT_PIN1_PORT
DECL|SRSS_WCO_IN_PIN|macro|SRSS_WCO_IN_PIN
DECL|SRSS_WCO_IN_PORT|macro|SRSS_WCO_IN_PORT
DECL|SRSS_WCO_OUT_PIN|macro|SRSS_WCO_OUT_PIN
DECL|SRSS_WCO_OUT_PORT|macro|SRSS_WCO_OUT_PORT
DECL|_GPIO_PSOC6ABLE2_104_M_CSP_BLE_H_|macro|_GPIO_PSOC6ABLE2_104_M_CSP_BLE_H_
DECL|en_hsiom_sel_t|typedef|} en_hsiom_sel_t;
