INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sap1_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/sim_1/new/sap1_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sap1_bench
