--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-24.10" *)
+(* top =  1  *)
 module scope_func(k, x, y);
 (* src = "dut.sv:1.31-1.32" *)
 input [3:0] k;
@@ -12,12 +12,6 @@
 output [15:0] y;
 wire [15:0] y;
 wire _0_;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:4.22-4.23" *)
-wire [15:0] \func_01$func$dut.sv:22$1.x ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:4.25-4.26" *)
-wire [15:0] \func_01$func$dut.sv:22$1.y ;
 \$_NOT_  _1_ (
 .A(k[1]),
 .Y(y[1])
@@ -42,8 +36,6 @@
 .B(_0_),
 .Y(y[4])
 );
-assign \func_01$func$dut.sv:22$1.x  = 16'hxxxx;
-assign \func_01$func$dut.sv:22$1.y  = 16'hxxxx;
 assign x = 16'h0001;
 assign { y[15:5], y[0] } = { 11'h000, k[0] };
 endmodule
