$date
	Thu Jul 15 22:19:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module muxTest $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$var integer 32 ( i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
1%
1$
0#
1"
1!
$end
#10
0!
1&
b1 (
#20
1!
1'
0&
b10 (
#30
1&
b11 (
#40
b100 (
