#OPTIONS:"|-layerid|0|-orig_srs|N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\synthesis\\synwork\\lockNET_SF_comp.srs|-top|lockNET_SF|-prodtype|synplify_pro|-nram|-fixsmult|-divnmod|-I|N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\synthesis\\|-I|C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib|-v2001|-devicelib|C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\proasic\\smartfusion.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|work"
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\bin64\\c_ver.exe":1479996624
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\proasic\\smartfusion.v":1487959650
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vlog\\hypermods.v":1487959786
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vlog\\umr_capim.v":1487959786
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1487959786
#CUR:"C:\\Microsemi\\Libero_SoC_v11.8\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1487959786
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\smartgen\\RSA_64b_RAM\\RSA_64b_RAM.v":1512547629
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\hdl\\neopixel.v":1512528385
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\hdl\\servo.v":1512528385
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\hdl\\MonMult.v":1512560018
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\hdl\\RSA.v":1512573485
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\hdl\\apb3_interface.v":1512556355
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\Actel\\SmartFusionMSS\\MSS\\2.5.200\\mss_comps.v":1471626147
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\work\\lockNET_SF_MSS\\mss_tshell.v":1512544249
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\work\\lockNET_SF_MSS\\MSS_CCC_0\\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v":1512544241
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\work\\lockNET_SF_MSS\\lockNET_SF_MSS.v":1512544252
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\Actel\\DirectCore\\CoreAPB3\\4.1.100\\rtl\\vlog\\core_obfuscated\\coreapb3_muxptob3.v":1505939186
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\Actel\\DirectCore\\CoreAPB3\\4.1.100\\rtl\\vlog\\core_obfuscated\\coreapb3_iaddr_reg.v":1505939186
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\Actel\\DirectCore\\CoreAPB3\\4.1.100\\rtl\\vlog\\core_obfuscated\\coreapb3.v":1505939186
#CUR:"N:\\Git\\locknet373\\smartfusion\\lockNET_SF\\component\\work\\lockNET_SF\\lockNET_SF.v":1512573495
#numinternalfiles:5
#defaultlanguage:verilog
0			"N:\Git\locknet373\smartfusion\lockNET_SF\smartgen\RSA_64b_RAM\RSA_64b_RAM.v" verilog
1			"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v" verilog
2			"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\servo.v" verilog
3			"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v" verilog
4			"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v" verilog
5			"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v" verilog
6			"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v" verilog
7			"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\mss_tshell.v" verilog
8			"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v" verilog
9			"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\lockNET_SF_MSS.v" verilog
10			"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v" verilog
11			"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v" verilog
12			"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v" verilog
13			"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF\lockNET_SF.v" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 -1
3 -1
4 3
5 1 2 4
6 -1
7 -1
8 6
9 8 7 6
10 -1
11 -1
12 10 11
13 5 12 9 0
#Dependency Lists(Users Of)
0 13
1 5
2 5
3 4
4 5
5 13
6 8 9
7 9
8 9
9 13
10 12
11 12
12 13
13 -1
#Design Unit to File Association
module work RSA_64b_RAM 0
module work neopixel 1
module work servo 2
module work MonMult 3
module work rsa 4
module work apb3_interface 5
module work MSS_XTLOSC 6
module work MSS_LPXTLOSC 6
module work INBUF_MSS 6
module work OUTBUF_MSS 6
module work TRIBUFF_MSS 6
module work BIBUF_MSS 6
module work BIBUF_OPEND_MSS 6
module work INBUF_MCCC 6
module work INBUF_LVPECL_MCCC 6
module work INBUF_LVDS_MCCC 6
module work MSSINT 6
module work MSS_CCC 6
module work MSS_ALL 6
module work MSS_APB 7
module work lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC 8
module work lockNET_SF_MSS 9
module work lockNET_SF 13
module COREAPB3_LIB CAPB3II 10
module COREAPB3_LIB CAPB3O 11
module COREAPB3_LIB CoreAPB3 12
