<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: XAxiVdma Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiVdma Struct Reference</h1><!-- doxytag: class="XAxiVdma" -->
<p><code>#include &lt;xaxivdma.h&gt;</code></p>

<p><a href="struct_x_axi_vdma-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a2664948948d3e6082e3ca6a144171a25">BaseAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ad116974229d0e33b61767742f42d9584">HasSG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a8b4441757224aa73135d6ed334bacdb5">IsReady</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ac5420b0f3823998ce975acbaf1c174b2">MaxNumFrames</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ac5806353d2211d78f4c963dd7b018ac9">HasMm2S</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a1d5c38336cb3bf54211299867efeef2e">HasMm2SDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a22a700bda0eb14878a0c343fbac77456">HasS2Mm</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ac30944eb3c6ea9b1677f5fb916eb6e19">HasS2MmDRE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a64be95b7a55ba43f997c7879ef23a492">EnableVIDParamRead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a2158cdab0215f4079c14741e1af43c5d">UseFsync</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a3af417807133e29a55867f9c853fa25b">InternalGenLock</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ac2cdde8d751e11e934ecea898574e99a">ReadCallBack</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ae92ec1b3f2075167e0f552a75ecfde46">WriteCallBack</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a1534da961a034f0aa6ea9fee0702e7f0">ReadChannel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#a606f7921a2a8cf10cfdcf34ee2e82d0a">WriteChannel</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The <a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a> driver instance data. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a2664948948d3e6082e3ca6a144171a25"></a><!-- doxytag: member="XAxiVdma::BaseAddr" ref="a2664948948d3e6082e3ca6a144171a25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_axi_vdma.html#a2664948948d3e6082e3ca6a144171a25">XAxiVdma::BaseAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory address for this device </p>

</div>
</div>
<a class="anchor" id="a64be95b7a55ba43f997c7879ef23a492"></a><!-- doxytag: member="XAxiVdma::EnableVIDParamRead" ref="a64be95b7a55ba43f997c7879ef23a492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a64be95b7a55ba43f997c7879ef23a492">XAxiVdma::EnableVIDParamRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Enable for video parameters in direct register mode </p>

</div>
</div>
<a class="anchor" id="ac5806353d2211d78f4c963dd7b018ac9"></a><!-- doxytag: member="XAxiVdma::HasMm2S" ref="ac5806353d2211d78f4c963dd7b018ac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#ac5806353d2211d78f4c963dd7b018ac9">XAxiVdma::HasMm2S</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hw build has read channel </p>

</div>
</div>
<a class="anchor" id="a1d5c38336cb3bf54211299867efeef2e"></a><!-- doxytag: member="XAxiVdma::HasMm2SDRE" ref="a1d5c38336cb3bf54211299867efeef2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a1d5c38336cb3bf54211299867efeef2e">XAxiVdma::HasMm2SDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether read channel has DRE </p>

</div>
</div>
<a class="anchor" id="a22a700bda0eb14878a0c343fbac77456"></a><!-- doxytag: member="XAxiVdma::HasS2Mm" ref="a22a700bda0eb14878a0c343fbac77456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a22a700bda0eb14878a0c343fbac77456">XAxiVdma::HasS2Mm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hw build has write channel </p>

</div>
</div>
<a class="anchor" id="ac30944eb3c6ea9b1677f5fb916eb6e19"></a><!-- doxytag: member="XAxiVdma::HasS2MmDRE" ref="ac30944eb3c6ea9b1677f5fb916eb6e19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#ac30944eb3c6ea9b1677f5fb916eb6e19">XAxiVdma::HasS2MmDRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether write channel has DRE </p>

</div>
</div>
<a class="anchor" id="ad116974229d0e33b61767742f42d9584"></a><!-- doxytag: member="XAxiVdma::HasSG" ref="ad116974229d0e33b61767742f42d9584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#ad116974229d0e33b61767742f42d9584">XAxiVdma::HasSG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether hardware has SG engine </p>

</div>
</div>
<a class="anchor" id="a3af417807133e29a55867f9c853fa25b"></a><!-- doxytag: member="XAxiVdma::InternalGenLock" ref="a3af417807133e29a55867f9c853fa25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a3af417807133e29a55867f9c853fa25b">XAxiVdma::InternalGenLock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Gen Lock </p>

</div>
</div>
<a class="anchor" id="a8b4441757224aa73135d6ed334bacdb5"></a><!-- doxytag: member="XAxiVdma::IsReady" ref="a8b4441757224aa73135d6ed334bacdb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a8b4441757224aa73135d6ed334bacdb5">XAxiVdma::IsReady</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether driver is initialized </p>

</div>
</div>
<a class="anchor" id="ac5420b0f3823998ce975acbaf1c174b2"></a><!-- doxytag: member="XAxiVdma::MaxNumFrames" ref="ac5420b0f3823998ce975acbaf1c174b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#ac5420b0f3823998ce975acbaf1c174b2">XAxiVdma::MaxNumFrames</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of frames to work on </p>

</div>
</div>
<a class="anchor" id="ac2cdde8d751e11e934ecea898574e99a"></a><!-- doxytag: member="XAxiVdma::ReadCallBack" ref="ac2cdde8d751e11e934ecea898574e99a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a> <a class="el" href="struct_x_axi_vdma.html#ac2cdde8d751e11e934ecea898574e99a">XAxiVdma::ReadCallBack</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Call back for read channel </p>

</div>
</div>
<a class="anchor" id="a1534da961a034f0aa6ea9fee0702e7f0"></a><!-- doxytag: member="XAxiVdma::ReadChannel" ref="a1534da961a034f0aa6ea9fee0702e7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a> <a class="el" href="struct_x_axi_vdma.html#a1534da961a034f0aa6ea9fee0702e7f0">XAxiVdma::ReadChannel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel to read from memory </p>

</div>
</div>
<a class="anchor" id="a2158cdab0215f4079c14741e1af43c5d"></a><!-- doxytag: member="XAxiVdma::UseFsync" ref="a2158cdab0215f4079c14741e1af43c5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="struct_x_axi_vdma.html#a2158cdab0215f4079c14741e1af43c5d">XAxiVdma::UseFsync</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA operations synchronized to Frame Sync </p>

</div>
</div>
<a class="anchor" id="ae92ec1b3f2075167e0f552a75ecfde46"></a><!-- doxytag: member="XAxiVdma::WriteCallBack" ref="ae92ec1b3f2075167e0f552a75ecfde46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a> <a class="el" href="struct_x_axi_vdma.html#ae92ec1b3f2075167e0f552a75ecfde46">XAxiVdma::WriteCallBack</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Call back for write channel </p>

</div>
</div>
<a class="anchor" id="a606f7921a2a8cf10cfdcf34ee2e82d0a"></a><!-- doxytag: member="XAxiVdma::WriteChannel" ref="a606f7921a2a8cf10cfdcf34ee2e82d0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a> <a class="el" href="struct_x_axi_vdma.html#a606f7921a2a8cf10cfdcf34ee2e82d0a">XAxiVdma::WriteChannel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel to write to memory </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xaxivdma_8h.html">xaxivdma.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

