Start generating at 2019-10-30 13:03
Instance: fifo_26i_26o (C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v2.2\ipcore\fifo_26i_26o)
Model: Logos DRM Based FIFO, Version 1.4
Family: Logos
Device: PGL22G
Package: BG324
Speed Grade: -7
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_4.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_4.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_4.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_4.v.xml' to 'rtl\ipml_sdpram_v1_4_fifo_26i_26o.v' ...
Compile file 'rtl\ipml_fifo_v1_4.v.xml' to 'rtl\ipml_fifo_v1_4_fifo_26i_26o.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_4.v.xml' to 'rtl\ipml_prefetch_fifo_v1_4_fifo_26i_26o.v' ...
Copy 'ipml_fifo_wrapper_v1_4.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_4.v.xml' to 'fifo_26i_26o.v' ...
Found module 'fifo_26i_26o' in file 'fifo_26i_26o.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_4.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_4.v.xml' to 'fifo_26i_26o_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'fifo_26i_26o_tb.v' ...
Generate template file 'fifo_26i_26o_tmpl.v' ...
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
