

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sat May 10 09:59:25 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment6
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 4.823 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      207|      207| 5.175 us | 5.175 us |  207|  207|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       60|       60|         2|          -|          -|    30|    no    |
        |- Loop 2  |       84|       84|         3|          -|          -|    28|    no    |
        |- Loop 3  |       60|       60|         2|          -|          -|    30|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      201|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|       36|       10|    0|
|Multiplexer          |        -|      -|        -|      107|    -|
|Register             |        -|      -|       62|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       98|      318|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_r_V_assign_U  |example_out_r_V_abkb  |        0|  18|   5|    0|    30|    9|     1|          270|
    |temp2_U           |example_temp2         |        0|  18|   5|    0|    30|    9|     1|          270|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  36|  10|    0|    60|   18|     2|          540|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln1371_fu_236_p2   |     *    |      0|  0|  62|           9|          10|
    |add_ln209_1_fu_226_p2  |     +    |      0|  0|  23|           9|           9|
    |add_ln209_fu_221_p2    |     +    |      0|  0|  23|           9|           9|
    |add_ln25_fu_199_p2     |     +    |      0|  0|  15|           5|           2|
    |i_1_fu_183_p2          |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_264_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_210_p2            |     +    |      0|  0|  15|           5|           1|
    |icmp_ln23_fu_193_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln36_fu_258_p2    |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln8_fu_177_p2     |   icmp   |      0|  0|  11|           5|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 201|          62|          42|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |i_0_i2_reg_138           |   9|          2|    5|         10|
    |i_0_i3_reg_161           |   9|          2|    5|         10|
    |i_0_i_reg_149            |   9|          2|    5|         10|
    |out_r_V_assign_address0  |  21|          4|    5|         20|
    |temp2_address0           |  15|          3|    5|         15|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         22|   26|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  8|   0|    8|          0|
    |i_0_i2_reg_138               |  5|   0|    5|          0|
    |i_0_i3_reg_161               |  5|   0|    5|          0|
    |i_0_i_reg_149                |  5|   0|    5|          0|
    |i_1_reg_278                  |  5|   0|    5|          0|
    |i_2_reg_330                  |  5|   0|    5|          0|
    |i_reg_312                    |  5|   0|    5|          0|
    |out_r_V_assign_load_reg_302  |  9|   0|    9|          0|
    |zext_ln23_reg_288            |  5|   0|   64|         59|
    |zext_ln36_reg_322            |  5|   0|   64|         59|
    |zext_ln8_reg_270             |  5|   0|   64|         59|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 62|   0|  239|        177|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    example   | return value |
|A_V_address0  | out |    5|  ap_memory |      A_V     |     array    |
|A_V_ce0       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0        |  in |    9|  ap_memory |      A_V     |     array    |
|B_V_address0  | out |    5|  ap_memory |      B_V     |     array    |
|B_V_ce0       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_we0       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_d0        | out |    9|  ap_memory |      B_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

