<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p35" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_35{left:548px;bottom:933px;letter-spacing:0.09px;word-spacing:-0.67px;}
#t2_35{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_35{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_35{left:719px;bottom:51px;letter-spacing:0.1px;}
#t5_35{left:160px;bottom:879px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t6_35{left:672px;bottom:879px;letter-spacing:-0.2px;word-spacing:-0.22px;}
#t7_35{left:160px;bottom:863px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t8_35{left:200px;bottom:863px;letter-spacing:-0.13px;}
#t9_35{left:233px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_35{left:160px;bottom:834px;}
#tb_35{left:197px;bottom:834px;letter-spacing:-0.07px;}
#tc_35{left:212px;bottom:834px;letter-spacing:-0.16px;word-spacing:-0.17px;}
#td_35{left:304px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#te_35{left:197px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tf_35{left:160px;bottom:788px;}
#tg_35{left:197px;bottom:788px;letter-spacing:-0.07px;}
#th_35{left:212px;bottom:788px;letter-spacing:-0.18px;word-spacing:0.03px;}
#ti_35{left:340px;bottom:788px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_35{left:197px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tk_35{left:160px;bottom:742px;}
#tl_35{left:197px;bottom:742px;letter-spacing:-0.07px;}
#tm_35{left:211px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.28px;}
#tn_35{left:344px;bottom:742px;letter-spacing:-0.12px;word-spacing:-0.23px;}
#to_35{left:197px;bottom:725px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#tp_35{left:160px;bottom:698px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_35{left:539px;bottom:698px;letter-spacing:-0.21px;word-spacing:0.07px;}
#tr_35{left:614px;bottom:698px;letter-spacing:-0.14px;word-spacing:0.05px;}
#ts_35{left:160px;bottom:681px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tt_35{left:160px;bottom:653px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#tu_35{left:160px;bottom:636px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tv_35{left:160px;bottom:594px;letter-spacing:0.12px;word-spacing:0.02px;}
#tw_35{left:160px;bottom:566px;letter-spacing:-0.11px;}
#tx_35{left:247px;bottom:567px;letter-spacing:-0.27px;}
#ty_35{left:265px;bottom:566px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_35{left:384px;bottom:567px;letter-spacing:-0.27px;}
#t10_35{left:402px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t11_35{left:160px;bottom:549px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t12_35{left:160px;bottom:530px;}
#t13_35{left:197px;bottom:530px;letter-spacing:-0.12px;}
#t14_35{left:160px;bottom:510px;}
#t15_35{left:197px;bottom:510px;letter-spacing:-0.11px;}
#t16_35{left:160px;bottom:490px;}
#t17_35{left:197px;bottom:490px;letter-spacing:-0.12px;}
#t18_35{left:160px;bottom:470px;}
#t19_35{left:197px;bottom:470px;letter-spacing:-0.12px;}
#t1a_35{left:160px;bottom:442px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1b_35{left:160px;bottom:426px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1c_35{left:160px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1d_35{left:377px;bottom:410px;letter-spacing:-0.22px;}
#t1e_35{left:398px;bottom:409px;letter-spacing:-0.09px;}
#t1f_35{left:421px;bottom:410px;letter-spacing:-0.22px;}
#t1g_35{left:439px;bottom:409px;}
#t1h_35{left:160px;bottom:380px;}
#t1i_35{left:197px;bottom:380px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t1j_35{left:245px;bottom:381px;letter-spacing:-0.27px;}
#t1k_35{left:266px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1l_35{left:197px;bottom:363px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1m_35{left:160px;bottom:334px;}
#t1n_35{left:197px;bottom:334px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_35{left:246px;bottom:335px;letter-spacing:-0.27px;}
#t1p_35{left:268px;bottom:334px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1q_35{left:197px;bottom:317px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_35{left:160px;bottom:291px;letter-spacing:-0.27px;}
#t1s_35{left:181px;bottom:290px;letter-spacing:-0.09px;}
#t1t_35{left:205px;bottom:291px;letter-spacing:-0.22px;}
#t1u_35{left:226px;bottom:290px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1v_35{left:160px;bottom:273px;letter-spacing:-0.1px;}
#t1w_35{left:160px;bottom:230px;letter-spacing:0.12px;word-spacing:0.05px;}
#t1x_35{left:160px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1y_35{left:160px;bottom:186px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t1z_35{left:160px;bottom:169px;letter-spacing:-0.09px;}
#t20_35{left:184px;bottom:169px;letter-spacing:-0.18px;}
#t21_35{left:230px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_35{left:338px;bottom:169px;letter-spacing:-0.16px;}
#t23_35{left:381px;bottom:169px;letter-spacing:-0.1px;word-spacing:-0.04px;}

.s1_35{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_35{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_35{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_35{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_35{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_35{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_35{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts35" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg35Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg35" style="-webkit-user-select: none;"><object width="825" height="990" data="35/35.svg" type="image/svg+xml" id="pdf35" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_35" class="t s1_35">Introduction to the ARM Architecture </span>
<span id="t2_35" class="t s2_35">ARM DDI 0100I </span><span id="t3_35" class="t s1_35">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_35" class="t s2_35">A1-9 </span>
<span id="t5_35" class="t s3_35">Load and Store Register instructions have three primary addressing modes, all of which use a </span><span id="t6_35" class="t s4_35">base register </span>
<span id="t7_35" class="t s3_35">and an </span><span id="t8_35" class="t s4_35">offset </span><span id="t9_35" class="t s3_35">specified by the instruction: </span>
<span id="ta_35" class="t s3_35">• </span><span id="tb_35" class="t s3_35">In </span><span id="tc_35" class="t s4_35">offset addressing</span><span id="td_35" class="t s3_35">, the memory address is formed by adding or subtracting an offset to or from the </span>
<span id="te_35" class="t s3_35">base register value. </span>
<span id="tf_35" class="t s3_35">• </span><span id="tg_35" class="t s3_35">In </span><span id="th_35" class="t s4_35">pre-indexed addressing</span><span id="ti_35" class="t s3_35">, the memory address is formed in the same way as for offset addressing. </span>
<span id="tj_35" class="t s3_35">As a side effect, the memory address is also written back to the base register. </span>
<span id="tk_35" class="t s3_35">• </span><span id="tl_35" class="t s3_35">In </span><span id="tm_35" class="t s4_35">post-indexed addressing</span><span id="tn_35" class="t s3_35">, the memory address is the base register value. As a side effect, an offset </span>
<span id="to_35" class="t s3_35">is added to or subtracted from the base register value and the result is written back to the base register. </span>
<span id="tp_35" class="t s3_35">In each case, the offset can be either an immediate or the value of an </span><span id="tq_35" class="t s4_35">index register</span><span id="tr_35" class="t s3_35">. Register-based offsets </span>
<span id="ts_35" class="t s3_35">can also be scaled with shift operations. </span>
<span id="tt_35" class="t s3_35">As the PC is a general-purpose register, a 32-bit value can be loaded directly into the PC to perform a jump </span>
<span id="tu_35" class="t s3_35">to any address in the 4GB memory space. </span>
<span id="tv_35" class="t s5_35">Load and Store Multiple registers </span>
<span id="tw_35" class="t s3_35">Load Multiple (</span><span id="tx_35" class="t v0_35 s6_35">LDM</span><span id="ty_35" class="t s3_35">) and Store Multiple (</span><span id="tz_35" class="t v0_35 s6_35">STM</span><span id="t10_35" class="t s3_35">) instructions perform a block transfer of any number of </span>
<span id="t11_35" class="t s3_35">the general-purpose registers to or from memory. Four addressing modes are provided: </span>
<span id="t12_35" class="t s3_35">• </span><span id="t13_35" class="t s3_35">pre-increment </span>
<span id="t14_35" class="t s3_35">• </span><span id="t15_35" class="t s3_35">post-increment </span>
<span id="t16_35" class="t s3_35">• </span><span id="t17_35" class="t s3_35">pre-decrement </span>
<span id="t18_35" class="t s3_35">• </span><span id="t19_35" class="t s3_35">post-decrement. </span>
<span id="t1a_35" class="t s3_35">The base address is specified by a register value, which can be optionally updated after the transfer. As the </span>
<span id="t1b_35" class="t s3_35">subroutine return address and PC values are in general-purpose registers, very efficient subroutine entry and </span>
<span id="t1c_35" class="t s3_35">exit sequences can be constructed with </span><span id="t1d_35" class="t v0_35 s6_35">LDM </span><span id="t1e_35" class="t s3_35">and </span><span id="t1f_35" class="t v0_35 s6_35">STM</span><span id="t1g_35" class="t s3_35">: </span>
<span id="t1h_35" class="t s3_35">• </span><span id="t1i_35" class="t s3_35">A single </span><span id="t1j_35" class="t v0_35 s6_35">STM </span><span id="t1k_35" class="t s3_35">instruction at subroutine entry can push register contents and the return address onto the </span>
<span id="t1l_35" class="t s3_35">stack, updating the stack pointer in the process. </span>
<span id="t1m_35" class="t s3_35">• </span><span id="t1n_35" class="t s3_35">A single </span><span id="t1o_35" class="t v0_35 s6_35">LDM </span><span id="t1p_35" class="t s3_35">instruction at subroutine exit can restore register contents from the stack, load the PC </span>
<span id="t1q_35" class="t s3_35">with the return address, and update the stack pointer. </span>
<span id="t1r_35" class="t v0_35 s6_35">LDM </span><span id="t1s_35" class="t s3_35">and </span><span id="t1t_35" class="t v0_35 s6_35">STM </span><span id="t1u_35" class="t s3_35">instructions also allow very efficient code for block copies and similar data movement </span>
<span id="t1v_35" class="t s3_35">algorithms. </span>
<span id="t1w_35" class="t s5_35">Load and Store Register Exclusive </span>
<span id="t1x_35" class="t s3_35">These instructions support cooperative memory synchronization. They are designed to provide the atomic </span>
<span id="t1y_35" class="t s3_35">behavior required for semaphores without locking all system resources between the load and store phases. </span>
<span id="t1z_35" class="t s3_35">See </span><span id="t20_35" class="t s4_35">LDREX </span><span id="t21_35" class="t s3_35">on page A4-52 and </span><span id="t22_35" class="t s4_35">STREX </span><span id="t23_35" class="t s3_35">on page A4-202 for details. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
