# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1900 0.000512 512 200 160 37120 0.880992 6.36822 26.3022 33.6076 33.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 6.4e-05 512 85 260 65536 38.9306 6.708 11.6051 209.132 266.645 266.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 6.4e-05 4096 140 2760 173056 131.056 55.615 2293.83 1676.71 4157.39 4157.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000512 2048 400 840 24320 4.848 3.46934 44.7741 137.505 190.697 190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 6.4e-05 512 210 280 221184 18.2135 6.71123 38.9381 209.078 273.152 273.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 400 3.2e-05 2048 120 890 206848 186.987 56.1269 968.344 1676.55 2888.21 2888.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.000256 512 120 590 75008 1.44662 1.88211 22.2842 101.473 127.16 127.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 6.4e-05 512 230 380 233472 17.291 6.70467 56.7076 209.077 289.995 290.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 2048 480 5150 241664 54.6359 28.3559 3051.34 838.582 3973.1 3973.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 0.001024 512 280 190 16128 0.4072 0.388256 3.28397 25.6771 29.8313 29.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000512 512 200 160 37152 0.882688 4.37011 26.3368 31.6404 31.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 6.4e-05 512 85 260 36864 39.8189 6.54541 7.61923 198.198 252.455 252.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 6.4e-05 4096 140 2760 172800 131.449 55.7123 2601.74 1676.53 4465.6 4465.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000512 2048 400 840 24192 4.86006 3.46765 50.8907 139.388 198.707 198.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 6.4e-05 512 210 280 216576 18.3247 6.68243 43.5434 207.425 276.184 276.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 400 3.2e-05 2048 120 890 205056 187.542 56.2219 971.103 1676.32 2891.38 2891.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.000256 512 120 590 75024 1.45613 1.8903 25.9297 101.553 130.902 130.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 6.4e-05 512 230 380 230400 17.2689 6.66138 64.1672 207.421 295.731 295.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 2048 480 5150 241920 54.6658 28.481 3662.06 841.168 4586.53 4586.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 0.001024 512 280 190 16128 0.408576 0.387072 1.96621 25.6718 28.5069 28.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000512 512 200 160 37120 0.881184 4.56928 26.3222 31.827 31.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 6.4e-05 512 85 260 61440 38.8093 6.6304 12.9947 206.445 265.146 265.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 6.4e-05 4096 140 2760 172800 131.283 55.6817 2718.31 1677.24 4582.68 4582.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000512 2048 400 840 24000 4.82803 3.44637 52.7565 136.916 198.047 198.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 6.4e-05 512 210 280 220160 18.4351 6.73789 46.5521 209.831 281.764 281.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 400 3.2e-05 2048 120 890 204800 186.89 56.2027 967.409 1678.16 2888.84 2889.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.000256 512 120 590 74880 1.45203 1.88576 27.0208 101.473 131.903 131.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 6.4e-05 512 230 380 235520 17.2898 6.72294 68.7134 209.834 302.774 302.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 2048 480 5150 241920 54.5216 28.3843 3808.16 838.817 4730.05 4730.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 0.001024 512 280 190 16000 0.405504 0.386944 2.06032 25.6229 28.5516 28.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000512 512 200 160 37056 0.880544 4.23526 26.2571 31.4265 31.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 6.4e-05 512 85 260 49152 38.3131 6.54374 9.80787 197.977 252.919 253.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 6.4e-05 4096 140 2760 172032 131.035 55.5877 2522.44 1672.58 4381.81 4381.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000512 2048 400 840 24192 4.83482 3.45651 49.5765 137.872 195.842 195.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 6.4e-05 512 210 280 215040 18.2062 6.63552 42.3926 206.158 273.609 273.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 3.2e-05 2048 120 890 205824 186.235 56.0604 871.155 1672.33 2785.97 2786.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.000256 512 120 590 74880 1.44774 1.88429 25.1067 101.446 129.956 130.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 6.4e-05 512 230 380 227328 17.2658 6.61238 61.6321 206.164 291.886 292.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 2048 480 5150 241152 54.4955 28.27 3539.23 838.01 4460.19 4460.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 0.001024 512 280 190 16128 0.407552 0.388544 1.92285 25.6476 28.4398 28.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000512 512 200 160 37100 0.876896 4.29296 26.3002 31.524 31.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 6.4e-05 512 85 260 51200 40.1809 6.63142 10.3165 206.253 263.657 263.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 6.4e-05 4096 140 2760 172800 131.287 55.7511 2562.87 1673.94 4424.01 4424.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000512 2048 400 840 24000 4.87248 3.46522 49.7641 138.007 196.211 196.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 6.4e-05 512 210 280 217600 18.0786 6.66067 43.3528 206.198 274.508 274.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 3.2e-05 2048 120 890 204800 187.129 56.1492 854.255 1673.68 2771.41 2771.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.000256 512 120 590 75000 1.46358 1.89142 25.5279 101.48 130.43 130.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 6.4e-05 512 230 380 230400 17.118 6.63475 63.5492 206.206 293.726 293.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 2048 480 5150 241600 54.7722 28.3813 3594.22 837.18 4514.74 4514.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 0.001024 512 280 190 16000 0.408256 0.390464 1.93213 25.6533 28.4554 28.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000512 512 200 160 37072 0.881024 4.3945 26.2886 31.6156 31.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 6.4e-05 512 85 260 28672 39.4271 6.43597 6.17341 192.568 244.884 245.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 6.4e-05 4096 140 2760 172032 131.277 55.6547 2611.96 1673.53 4472.6 4472.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000512 2048 400 840 23744 4.8169 3.41811 50.8099 137.552 196.696 196.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 6.4e-05 512 210 280 215040 18.3597 6.66323 44.2515 207.125 276.613 276.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 3.2e-05 2048 120 890 204288 186.612 56.0824 585.954 1673.04 2501.89 2502.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.000256 512 120 590 75040 1.45152 1.88586 26.4593 101.468 131.336 131.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 6.4e-05 512 230 380 229376 17.2482 6.63738 65.1526 206.941 296.193 296.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 2048 480 5150 241920 54.4877 28.3661 3680.47 839.24 4602.74 4602.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 0.001024 512 280 190 15904 0.405504 0.3864 2.01379 25.5711 28.4483 28.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000512 512 200 160 37080 0.877376 4.47398 26.2977 31.7059 31.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 6.4e-05 512 85 260 61440 38.8529 6.62902 12.7902 206.311 264.858 265.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 6.4e-05 4096 140 2760 170880 131.455 55.6089 2612.78 1669.23 4469.25 4469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000512 2048 400 840 24000 4.87334 3.47571 51.5211 137.868 197.842 197.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 6.4e-05 512 210 280 215040 18.2661 6.64986 44.7007 206.331 276.16 276.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 3.2e-05 2048 120 890 203520 186.376 56.025 584.941 1670.21 2497.75 2497.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.000256 512 120 590 74880 1.45898 1.89213 26.4607 101.507 131.39 131.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 6.4e-05 512 230 380 230400 17.1283 6.62582 65.6519 206.262 295.882 296.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 2048 480 5150 240000 54.7348 28.3678 3680.38 834.801 4598.47 4598.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 0.001024 512 280 190 15840 0.411648 0.385088 1.98013 25.5348 28.385 28.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000512 512 200 160 36992 0.879936 4.34189 26.2456 31.5192 31.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 6.4e-05 512 85 260 32768 40.1516 6.5393 6.7952 198.067 251.828 252.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 6.4e-05 4096 140 2760 172032 130.631 55.5348 2545.62 1670.65 4402.6 4402.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000512 2048 400 840 24064 4.8679 3.48774 49.9627 137.13 195.549 195.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 6.4e-05 512 210 280 221184 18.218 6.72768 44.2989 209.011 278.466 278.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 3.2e-05 2048 120 890 204800 185.93 55.9411 570.721 1670.33 2483.11 2483.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.000256 512 120 590 74752 1.44758 1.88134 25.5636 101.398 130.362 130.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 6.4e-05 512 230 380 229376 17.6166 6.71139 63.338 209.083 296.961 297.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 2048 480 5150 239616 54.6536 28.2701 3555.4 837.162 4475.66 4475.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 0.001024 512 280 190 15872 0.405888 0.387072 1.9455 25.5376 28.3506 28.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000512 512 200 160 36864 0.878592 4.30835 26.1971 31.4352 31.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 6.4e-05 512 85 260 49152 38.35 6.53882 10.1133 198.086 253.357 253.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 6.4e-05 4096 140 2760 168960 131.376 55.3546 2522.59 1665.23 4374.71 4374.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000512 2048 400 840 23808 4.80173 3.42067 50.1034 137.615 196.042 196.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 6.4e-05 512 210 280 208896 18.6744 6.63814 42.1899 206.27 273.993 274.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 3.2e-05 2048 120 890 202752 185.579 55.6858 567.28 1664.73 2473.46 2473.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.000256 512 120 590 74496 1.44704 1.88032 25.6919 101.264 130.35 130.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 6.4e-05 512 230 380 221184 17.7572 6.61155 61.0753 206.267 291.925 292.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 2048 480 5150 239616 54.3957 28.264 3585.54 832.776 4501.16 4501.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 0.001024 512 280 190 15744 0.407392 0.387264 1.91866 25.578 28.363 28.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000512 512 200 160 37000 0.882016 4.64029 26.2946 31.8696 31.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 6.4e-05 512 85 260 51200 40.2036 6.62762 11.2848 206.329 264.719 264.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 6.4e-05 4096 140 2760 169600 131.607 55.5397 2687.11 1665.99 4540.4 4540.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000512 2048 400 840 23200 4.83894 3.42138 52.2309 136.385 196.976 197.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 6.4e-05 512 210 280 217600 18.056 6.64851 47.1385 206.277 278.332 278.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 3.2e-05 2048 120 890 198400 186.837 55.8223 595.729 1666.08 2504.65 2504.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.000256 512 120 590 74400 1.45408 1.88211 27.7324 101.287 132.426 132.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 6.4e-05 512 230 380 230400 17.1207 6.63341 68.0593 206.275 298.297 298.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 2048 480 5150 240000 54.5717 28.2395 3846.33 833.136 4762.46 4762.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 0.001024 512 280 190 15600 0.4096 0.385024 2.07504 25.5787 28.5262 28.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000512 512 200 160 36864 0.877312 5.25782 26.2446 32.4305 32.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 320 6.4e-05 512 85 260 0 5.6832 0.00464 176.065 181.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 6.4e-05 4096 140 2760 172032 130.744 61.2534 3203.77 1847.17 5243.19 5061.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000512 2048 400 840 22528 4.79232 3.36272 59.3348 136.61 204.201 204.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 6.4e-05 512 210 280 212992 18.8524 6.70925 54.4495 209.072 289.288 289.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 3.2e-05 2048 120 890 204800 185.63 55.8602 718.452 1670.42 2630.55 2630.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.000256 512 120 590 74752 1.45043 1.88416 32.6381 101.473 137.516 137.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 6.4e-05 512 230 380 229376 17.599 6.70765 80.7577 209.127 314.404 314.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 2048 480 5150 237568 54.9255 28.2472 4425.32 835.642 5344.31 5344.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 0.001024 512 280 190 15360 0.401536 0.381152 2.39005 25.4516 28.7137 28.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1900 0.000512 512 200 165 37152 0.880736 6.53654 26.3377 33.8069 33.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 6.4e-05 512 85 255 65536 38.898 6.71011 17.6211 209.098 272.584 272.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 530 6.4e-05 4096 140 2760 173056 131.111 55.5868 2709.62 1676.48 4572.96 4573.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1020 0.000512 2048 400 840 24320 4.85798 3.46656 82.9149 139.091 230.432 230.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 820 6.4e-05 512 210 285 219136 18.3571 6.7072 64.2603 209.044 298.581 298.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 3.2e-05 2048 120 900 204800 188.01 55.9978 1029.02 1676.39 2949.61 2949.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1670 0.000256 512 120 585 75200 1.45235 1.88621 21.5621 101.538 126.511 126.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 950 6.4e-05 512 230 390 237568 17.004 6.7031 57.5561 209.052 290.52 290.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 2048 480 5145 242176 54.4744 28.3218 3125.2 840.547 4048.71 4048.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1240 0.001024 512 280 195 16128 0.404768 0.389824 3.46317 25.6584 30.0038 30.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1900 0.000512 512 200 165 37120 0.88 6.73382 26.3081 33.9754 34.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 6.4e-05 512 85 255 61440 38.8358 6.63594 17.4817 206.222 269.445 269.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 530 6.4e-05 4096 140 2760 172800 131.796 55.7138 2267.28 1675.42 4130.38 4130.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1020 0.000512 2048 400 840 24320 4.87606 3.46931 87.5932 138.222 234.262 234.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 820 6.4e-05 512 210 285 220160 18.4666 6.7281 40.3453 209.602 275.356 275.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 400 3.2e-05 2048 120 900 204800 188.341 56.1498 1126.54 1675.38 3046.61 3046.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.000256 512 120 585 75200 1.4609 1.94547 21.8745 101.507 126.862 126.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 6.4e-05 512 230 390 238080 17.1474 6.73168 58.1891 209.606 291.89 292.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 2048 480 5145 241920 54.7158 28.361 3160.86 837.915 4082.03 4082.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1240 0.001024 512 280 195 16160 0.406496 0.390048 3.63053 25.64 30.1454 30.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1900 0.000512 512 200 165 37104 0.88064 6.81869 26.2979 34.0478 34.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 6.4e-05 512 85 255 61440 38.8027 6.62323 17.3205 206.2 269.212 269.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 530 6.4e-05 4096 140 2760 172800 130.857 55.6457 2259.22 1672.46 4118.36 4118.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000512 2048 400 840 24384 4.8665 3.46931 79.1579 137.473 225.069 225.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 820 6.4e-05 512 210 285 218112 18.3644 6.68672 38.496 208.829 272.588 272.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 400 3.2e-05 2048 120 900 202752 187.962 55.9843 965.799 1672.33 2882.29 2882.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.000256 512 120 585 75168 1.45203 1.88605 21.7509 101.485 126.645 126.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 6.4e-05 512 230 390 236544 16.9683 6.68877 57.6453 208.205 289.719 289.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 2048 480 5145 241920 54.5372 28.3035 3137.65 839.779 4060.43 4060.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 0.001024 512 280 195 16032 0.406208 0.387264 3.36093 25.6091 29.8436 29.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1900 0.000512 512 200 165 37128 0.87808 7.12237 26.3291 34.3816 34.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 6.4e-05 512 85 255 57344 38.4074 6.5744 10.1969 202.152 257.6 257.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 6.4e-05 4096 140 2760 172032 131.617 55.7099 2285.5 1673.06 4146.04 4146.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000512 2048 400 840 24416 4.87258 3.48611 45.3303 139.555 193.344 193.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 6.4e-05 512 210 285 218624 18.5598 6.73011 39.5839 209.425 274.518 274.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 400 3.2e-05 2048 120 900 202496 188.05 56.0187 953.858 1673.89 2872.01 2872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.000256 512 120 585 75152 1.46022 1.89114 22.3901 101.509 127.321 127.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 6.4e-05 512 230 390 236544 17.1754 6.72522 58.8739 209.311 292.294 292.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 2048 480 5145 241920 54.6804 28.3976 3215.31 836.746 4135.3 4135.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 0.001024 512 280 195 16016 0.404576 0.387072 3.55667 25.6116 30.0302 30.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000512 512 200 165 37120 0.879456 4.11238 26.3225 31.3675 31.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 6.4e-05 512 85 255 65536 38.9628 6.70906 11.9143 208.996 266.848 267.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 6.4e-05 4096 140 2760 173056 131.045 55.5939 2349.85 1675.78 4212.42 4212.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000512 2048 400 840 24320 4.84352 3.46826 46.1162 138.456 192.982 193.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 6.4e-05 512 210 285 217088 18.5499 6.72682 40.205 208.946 274.637 274.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 400 3.2e-05 2048 120 900 204800 187.416 56.033 874.452 1675.43 2793.52 2793.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.000256 512 120 585 75008 1.44794 1.86579 22.708 101.437 127.528 127.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 6.4e-05 512 230 390 237568 16.9953 6.70598 60.7069 208.935 293.552 293.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 2048 480 5145 241664 54.5996 28.3444 3143.23 841.091 4067.43 4067.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 0.001024 512 280 195 16128 0.407552 0.391168 1.84742 25.6699 28.3876 28.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000512 512 200 165 37080 0.88064 4.53872 26.3069 31.7788 31.8382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 6.4e-05 512 85 255 36864 39.8086 6.54746 7.77235 198.04 252.444 252.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 6.4e-05 4096 140 2760 172800 131.335 55.698 2648.09 1675.17 4510.46 4510.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000512 2048 400 840 24192 4.85882 3.46726 52.2086 139.125 199.759 199.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 6.4e-05 512 210 285 216576 18.3246 6.67994 45.9284 207.255 278.4 278.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 400 3.2e-05 2048 120 900 202752 187.624 56.0965 911.537 1675.01 2830.46 2830.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.000256 512 120 585 75168 1.45795 1.88547 26.4028 101.509 131.325 131.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 6.4e-05 512 230 390 235008 16.9383 6.66198 68.6308 207.26 299.705 299.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 2048 480 5145 241920 54.634 28.3689 3719.68 837.805 4640.68 4640.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 0.001024 512 280 195 16128 0.4088 0.389056 2.06784 25.6585 28.6002 28.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000512 512 200 165 37040 0.876544 4.46797 26.3015 31.7009 31.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 6.4e-05 512 85 255 61440 38.8088 6.62618 12.5597 206.422 264.69 264.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 6.4e-05 4096 140 2760 172800 131.262 55.686 2587.71 1677.27 4452.09 4452.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000512 2048 400 840 24000 4.82704 3.4513 50.868 136.886 196.136 196.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 6.4e-05 512 210 285 220160 18.4477 6.74685 45.7134 209.809 280.932 281.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 400 3.2e-05 2048 120 900 204800 187.003 56.064 870.155 1677.05 2790.47 2790.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.000256 512 120 585 75040 1.45203 1.88211 25.6881 101.47 130.566 130.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 6.4e-05 512 230 390 235520 17.2748 6.72358 66.919 209.81 300.943 301.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 2048 480 5145 241920 54.5259 28.353 3633.58 840.748 4557.38 4557.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 0.001024 512 280 195 16000 0.405408 0.385952 1.9975 25.6208 28.4862 28.5639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000512 512 200 165 37056 0.879328 4.73293 26.3228 31.9857 32.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 6.4e-05 512 85 255 49152 38.3185 6.54045 10.7532 198.173 254.05 254.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 6.4e-05 4096 140 2760 172032 130.963 55.5927 2742.22 1674.22 4603.17 4603.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000512 2048 400 840 24192 4.82717 3.45731 54.5482 136.85 199.789 199.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 6.4e-05 512 210 285 215040 18.1943 6.63485 47.7916 206.363 279.196 279.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 3.2e-05 2048 120 900 202752 186.384 55.918 616.439 1674.73 2533.66 2533.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.000256 512 120 585 75072 1.45021 1.83706 27.4888 101.501 132.348 132.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 6.4e-05 512 230 390 233472 16.8064 7.23136 71.0857 206.364 301.695 301.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 2048 480 5145 241152 54.4329 28.3528 3845.07 837.336 4765.37 4765.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 0.001024 512 280 195 15936 0.405504 0.387072 2.15568 25.66 28.6802 28.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000512 512 200 165 37000 0.87488 4.84909 26.266 32.043 32.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 6.4e-05 512 85 255 51200 40.1982 6.64102 11.1017 206.269 264.484 264.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 6.4e-05 4096 140 2760 172800 131.192 55.7385 2731.47 1674.04 4592.6 4592.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000512 2048 400 840 24000 4.86528 3.47091 53.7996 137.284 199.518 199.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 6.4e-05 512 210 285 211200 18.5904 6.65395 46.5517 206.215 278.222 278.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 3.2e-05 2048 120 900 201600 187.518 56.1315 608.37 1673.78 2525.99 2526.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.000256 512 120 585 75000 1.46038 1.89034 27.3374 101.493 132.252 132.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 6.4e-05 512 230 390 230400 17.1004 6.63526 69.813 206.219 299.98 300.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 2048 480 5145 241600 54.7132 28.4742 3827.39 838.993 4749.75 4749.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 0.001024 512 280 195 16000 0.4096 0.387392 2.16528 25.6554 28.6896 28.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000512 512 200 165 37072 0.88064 4.74573 26.3229 32.0011 32.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 6.4e-05 512 85 255 28672 39.4319 7.88275 6.51491 192.535 246.634 246.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 6.4e-05 4096 140 2760 172032 131.237 55.6789 2744.25 1673.01 4604.34 4604.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000512 2048 400 840 23744 4.81162 3.41325 53.6204 134.964 196.911 197.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 6.4e-05 512 210 285 215040 18.3592 6.6624 47.6911 206.9 279.821 279.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 3.2e-05 2048 120 900 200704 187.218 55.9827 610.657 1673.37 2527.41 2527.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.000256 512 120 585 75040 1.45078 1.84019 27.491 101.462 132.315 132.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 6.4e-05 512 230 390 229376 17.2535 6.64166 69.7819 206.901 300.794 300.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 2048 480 5145 241920 54.4539 28.3955 3862.49 836.748 4782.28 4782.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 0.001024 512 280 195 15904 0.403712 0.386976 2.18493 25.5653 28.6162 28.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000512 512 200 165 36960 0.874496 4.70643 26.2797 31.9119 31.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 6.4e-05 512 85 255 61440 38.8548 6.62733 13.1193 206.472 265.352 265.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 6.4e-05 4096 140 2760 170880 131.419 55.6194 2688.8 1670.59 4546.59 4546.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000512 2048 400 840 24000 4.87373 3.47014 53.2299 136.731 198.406 198.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 6.4e-05 512 210 285 215040 18.275 6.64576 46.8844 206.429 278.452 278.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 3.2e-05 2048 120 900 199680 187.151 56.0494 596.541 1670.29 2510.23 2510.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.000256 512 120 585 75120 1.45805 1.81235 27.0043 101.548 131.892 131.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 6.4e-05 512 230 390 230400 17.1221 6.6383 68.8286 206.426 299.23 299.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 2048 480 5145 240000 54.7196 28.3218 3777.69 835.648 4696.56 4696.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 0.001024 512 280 195 15840 0.413728 0.386784 2.08464 25.5388 28.4954 28.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000512 512 200 165 36992 0.878592 4.48915 26.2994 31.7214 31.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 6.4e-05 512 85 255 32768 40.1355 6.54547 7.01642 198.19 252.158 252.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 6.4e-05 4096 140 2760 172032 130.583 55.5438 2593.75 1671.88 4451.93 4452.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000512 2048 400 840 24064 4.8681 3.48528 51.3565 137.063 196.873 196.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 6.4e-05 512 210 285 212992 18.85 6.72362 44.3441 209.128 279.259 279.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 3.2e-05 2048 120 900 200704 186.804 55.8899 574.288 1671.33 2488.51 2488.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.000256 512 120 585 74752 1.44954 1.8841 25.7398 101.434 130.58 130.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 6.4e-05 512 230 390 237568 16.988 6.70515 68.0404 209.133 301.075 301.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 2048 480 5145 239616 54.6168 28.3055 3611.48 836.005 4530.6 4530.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 0.001024 512 280 195 15872 0.405824 0.384704 1.98934 25.5453 28.4013 28.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000512 512 200 165 36864 0.876224 5.01197 26.2588 32.1995 32.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 6.4e-05 512 85 255 49152 38.3438 6.53549 12.1273 198.252 255.53 255.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 6.4e-05 4096 140 2760 168960 131.309 55.3911 2961.45 1666.66 4814.98 4815.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000512 2048 400 840 23808 4.79642 3.41824 59.3053 137.423 205.041 205.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 6.4e-05 512 210 285 208896 18.6984 6.63235 51.0708 206.444 283.063 283.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 3.2e-05 2048 120 900 196608 186.967 55.6516 657.118 1668.02 2567.95 2568.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.000256 512 120 585 74496 1.44752 1.86595 30.1192 101.305 134.806 134.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 6.4e-05 512 230 390 233472 16.838 6.61734 78.6372 206.45 308.753 308.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 2048 480 5145 239616 54.3482 28.223 4196.19 833.513 5112.45 5112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 0.001024 512 280 195 15744 0.40512 0.387072 2.39821 25.5935 28.8567 28.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000512 512 200 165 36800 0.873792 5.23469 26.1968 32.3577 32.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 6.4e-05 512 85 255 51200 40.228 6.63363 12.7872 206.329 266.249 266.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 6.4e-05 4096 140 2760 169600 131.543 55.5339 2989.9 1666.29 4843.42 4843.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000512 2048 400 840 23200 4.84227 3.41811 57.538 135.326 201.224 201.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 6.4e-05 512 210 285 204800 19.0527 6.65395 50.5845 206.473 282.976 283.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 3.2e-05 2048 120 900 198400 186.833 55.8132 665.583 1665.46 2573.88 2574.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.000256 512 120 585 74400 1.45203 1.87222 30.3675 101.429 135.193 135.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 6.4e-05 512 230 390 230400 17.1258 6.62742 77.8765 206.282 308.116 308.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 2048 480 5145 240000 54.561 28.2834 4230.35 833.266 5146.64 5146.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 0.001024 512 280 195 15600 0.409056 0.386912 2.41798 25.581 28.8689 28.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000512 512 200 165 36864 0.878592 4.89299 26.2838 32.105 32.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 320 6.4e-05 512 85 255 0 5.68496 0.004736 176.066 181.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 6.4e-05 4096 140 2760 172032 130.764 61.2585 2773.1 1847.2 4812.57 4630.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000512 2048 400 840 22528 4.79421 3.35952 51.3748 135.556 195.184 195.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 6.4e-05 512 210 285 212992 18.8515 6.70925 47.7879 209.171 282.729 282.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 3.2e-05 2048 120 900 196608 187.692 55.8612 601.204 1671.07 2516.01 2516.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.000256 512 120 585 74752 1.45101 1.81123 27.5106 101.476 132.32 132.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 6.4e-05 512 230 390 229376 17.6007 6.71136 70.5709 209.123 304.22 304.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 2048 480 5145 237568 54.9373 28.3086 3816.49 835.633 4735.54 4735.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 0.001024 512 280 195 15360 0.401856 0.38256 2.13402 25.4511 28.4565 28.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1900 0.000512 512 200 160 37184 0.8816 6.0887 26.3054 33.3301 33.3897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 6.4e-05 512 85 260 57344 39.977 6.70566 15.0717 208.967 270.986 271.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 530 6.4e-05 4096 140 2760 171520 131.55 55.6175 2362.86 1675.41 4225.6 4225.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1020 0.000512 2048 400 840 23936 4.87456 3.46829 77.7974 139.583 225.827 225.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 820 6.4e-05 512 210 280 219136 18.3629 6.70858 37.7242 208.918 271.927 272.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 3.2e-05 2048 120 900 201728 188.537 56.0737 1061.92 1676.54 2983.25 2983.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1670 0.000256 512 120 600 75136 1.45082 1.88573 20.9582 101.493 125.859 125.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 6.4e-05 512 230 380 229376 17.5854 6.70899 51.8649 208.916 285.285 285.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 2048 480 5160 242176 54.4541 28.3152 2965.38 837.919 3886.23 3886.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1240 0.001024 512 280 200 16064 0.404768 0.387072 3.3319 25.647 29.8459 29.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1900 0.000512 512 200 160 37200 0.880928 7.11814 26.3458 34.3959 34.4536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 6.4e-05 512 85 260 51200 40.2143 6.63008 15.6588 206.423 269.191 269.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 530 6.4e-05 4096 140 2760 171520 131.915 55.7088 2358.56 1677.04 4223.39 4223.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000512 2048 400 840 23840 4.88099 3.46627 82.4218 140.494 231.365 231.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 820 6.4e-05 512 210 280 220160 18.491 6.73453 40.631 210.42 276.492 276.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 400 3.2e-05 2048 120 900 200960 189.032 56.1974 1067.36 1676.95 2989.73 2989.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.000256 512 120 600 75120 1.45789 1.8871 23.8184 101.54 128.774 128.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 6.4e-05 512 230 380 230400 17.6937 6.73613 58.8843 209.808 293.336 293.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 2048 480 5160 241920 54.7017 28.449 3330.69 841.574 4255.57 4255.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1240 0.001024 512 280 200 16080 0.408064 0.387072 3.88109 25.6543 30.4042 30.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1900 0.000512 512 200 160 37152 0.879104 6.23219 26.3192 33.4853 33.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 6.4e-05 512 85 260 49152 40.2566 6.63142 8.7209 206.426 262.301 262.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 6.4e-05 4096 140 2760 171264 131.667 55.6486 2186.44 1674.31 4048.23 4048.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000512 2048 400 840 24000 4.86608 3.47725 43.034 138.456 189.935 190.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 820 6.4e-05 512 210 280 218112 18.3536 6.68237 37.0127 208.444 270.706 270.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 400 3.2e-05 2048 120 900 199680 189.101 56.3753 872.335 1675.81 2793.83 2793.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.000256 512 120 600 75072 1.45203 1.89002 22.098 101.535 127.047 127.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 6.4e-05 512 230 380 227328 17.6366 6.68672 53.9117 208.436 286.884 287.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 2048 480 5160 241920 54.5098 28.3014 3100.31 837.325 4020.62 4020.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 0.001024 512 280 200 16032 0.406016 0.388768 3.18806 25.6245 29.683 29.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000512 512 200 160 37184 0.880608 3.85434 26.3472 31.1335 31.1933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 6.4e-05 512 85 260 43008 40.033 6.57229 7.94019 202.281 257.097 257.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 6.4e-05 4096 140 2760 171136 132.02 55.7066 2219 1674.18 4081.07 4081.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000512 2048 400 840 23968 4.88234 3.47546 44.3107 138.608 191.379 191.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 6.4e-05 512 210 280 218624 18.5398 6.7481 38.2877 209.45 273.238 273.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 400 3.2e-05 2048 120 900 200704 188.298 56.0315 892.561 1674.03 2811.1 2811.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.000256 512 120 600 75040 1.45978 1.8903 22.7324 101.539 127.693 127.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 6.4e-05 512 230 380 229376 17.7101 6.72893 55.7818 209.54 289.971 290.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 2048 480 5160 241920 54.6894 28.3652 3141.56 837.231 4062 4062.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 0.001024 512 280 200 16016 0.404672 0.386112 1.85254 25.6219 28.3334 28.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000512 512 200 160 37120 0.879712 3.82362 26.3068 31.0638 31.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 6.4e-05 512 85 260 49152 40.814 6.70899 9.04147 209.161 266 266.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 6.4e-05 4096 140 2760 171008 131.599 55.5848 2244.73 1676.97 4109.05 4109.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000512 2048 400 840 23808 4.86534 3.47517 44.1895 137.389 190.019 190.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 6.4e-05 512 210 280 217088 18.5388 6.73066 38.5686 209.2 273.254 273.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 400 3.2e-05 2048 120 900 200704 188.309 56.1604 777.826 1676.79 2699.28 2699.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.000256 512 120 600 75008 1.44998 1.88502 22.6851 101.472 127.563 127.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 6.4e-05 512 230 380 229376 17.6032 6.70698 56.278 209.109 289.906 290.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 2048 480 5160 241664 54.5497 28.3091 3034.43 838.692 3956.15 3956.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 0.001024 512 280 200 16000 0.4096 0.387968 1.79331 25.6819 28.3482 28.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000512 512 200 160 37152 0.882688 4.68602 26.3142 31.9331 31.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 6.4e-05 512 85 260 36864 39.8102 6.5529 8.4472 197.966 253.049 253.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 6.4e-05 4096 140 2760 171648 131.846 55.7035 2750.57 1674.63 4612.91 4613.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000512 2048 400 840 23904 4.85923 3.46573 55.0236 138.033 201.485 201.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 6.4e-05 512 210 280 216576 18.3449 6.67795 47.477 207.179 279.885 280.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 400 3.2e-05 2048 120 900 200448 188.147 56.1157 940.715 1674.34 2859.5 2859.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.000256 512 120 600 75024 1.46016 1.88966 28.365 101.485 133.272 133.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 6.4e-05 512 230 380 225792 17.6167 6.66038 68.6559 210.735 303.878 304.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 2048 480 5160 241920 54.6015 28.3761 3901.08 837.486 4821.71 4821.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 0.001024 512 280 200 15984 0.407552 0.38912 2.19949 25.665 28.7338 28.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1900 0.000512 512 200 160 37008 0.882688 7.3175 26.2854 34.5383 34.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 6.4e-05 512 85 260 36864 39.7817 6.54541 6.22637 198.222 251.048 251.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 6.4e-05 4096 140 2760 170496 131.305 55.5756 1900.85 1670.53 3758.43 3758.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000512 2048 400 840 23616 4.8353 3.43962 38.1692 136.047 182.593 182.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 6.4e-05 512 210 280 211968 18.1359 6.57498 32.7437 204.479 262.146 262.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 400 3.2e-05 2048 120 900 198144 187.708 55.9595 945.516 1670.78 2860.16 2860.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.000256 512 120 600 74592 1.44755 1.88294 19.9712 101.39 124.766 124.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 6.4e-05 512 230 380 221184 17.4494 6.57546 47.2668 204.366 275.869 276.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 2048 480 5160 239616 54.5781 28.2953 2685.06 835.355 3603.45 3603.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 0.001024 512 280 200 15840 0.405504 0.387072 3.78208 25.6233 30.2714 30.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000512 512 200 160 37120 0.880256 4.61722 26.2963 31.8471 31.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 6.4e-05 512 85 260 40960 41.2368 6.62566 8.97984 206.257 263.376 263.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 6.4e-05 4096 140 2760 171520 131.572 55.681 2655.4 1675.64 4518.47 4518.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000512 2048 400 840 23680 4.8447 3.45088 52.1209 138.783 199.302 199.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 6.4e-05 512 210 280 220160 18.4367 6.74282 46.4519 209.826 281.679 281.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 3.2e-05 2048 120 900 199680 188.376 56.0493 878.21 1675.42 2798.24 2798.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.000256 512 120 600 74880 1.45264 1.88621 27.3988 101.415 132.224 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 6.4e-05 512 230 380 230400 17.6592 6.72358 67.3828 209.635 301.617 301.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 2048 480 5160 241920 54.5079 28.3167 3771.97 838.184 4693.17 4693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 0.001024 512 280 200 16000 0.405504 0.387008 2.17645 25.6138 28.6546 28.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000512 512 200 160 36960 0.88064 3.27187 26.2465 30.4546 30.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 320 6.4e-05 512 85 260 0 6.44301 0.004992 192.507 199.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 6.4e-05 4096 140 2760 171520 131.384 62.0595 1852.04 1868.84 3914.59 3715.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000512 2048 400 840 23040 4.82115 3.40659 35.684 136.051 180.063 180.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 6.4e-05 512 210 280 215040 18.2113 6.61299 32.0277 206.283 263.349 263.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 400 3.2e-05 2048 120 900 199680 188.139 56.1797 898.206 1676.53 2819.26 2819.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.000256 512 120 600 74560 1.44851 1.88048 19.2591 101.37 124.055 124.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 6.4e-05 512 230 380 225280 17.4621 6.62285 46.6234 206.352 277.272 277.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 2048 480 5160 240640 54.6715 28.5102 2612.62 838.259 3534.23 3534.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 0.001024 512 280 200 15680 0.403936 0.409504 1.56234 25.5587 28.0072 28.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000512 512 200 160 37056 0.878592 4.2831 26.2884 31.5003 31.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 6.4e-05 512 85 260 24576 41.1715 6.53987 5.3272 198.209 251.522 251.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 6.4e-05 4096 140 2760 170496 131.434 55.5848 2474.29 1674.57 4336.05 4336.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000512 2048 400 840 23808 4.83533 3.4544 49.2001 138.868 196.462 196.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 6.4e-05 512 210 280 215040 18.2021 6.63757 42.4495 206.528 274.029 274.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 3.2e-05 2048 120 900 199680 187.148 55.9493 548.935 1674.32 2466.54 2466.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.000256 512 120 600 74880 1.44998 1.88637 25.4501 101.503 130.363 130.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 6.4e-05 512 230 380 221184 17.7181 6.6225 60.0901 206.412 291.053 291.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 2048 480 5160 241152 54.4348 28.38 3520.52 837.493 4441 4441.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 0.001024 512 280 200 15936 0.406848 0.3896 1.9929 25.6617 28.5243 28.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000512 512 200 160 36864 0.87568 3.05155 26.22 30.2012 30.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 320 6.4e-05 512 85 260 0 6.54202 0.00464 198.177 204.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 6.4e-05 4096 140 2760 168960 131.278 61.922 1748.22 1865 3806.67 3601.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000512 2048 400 840 23040 4.82742 3.4111 34.4233 134.235 176.997 177.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 6.4e-05 512 210 280 208896 18.6841 6.62048 29.6647 206.471 261.648 261.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 400 3.2e-05 2048 120 900 196608 187.239 55.6587 724.119 1666.98 2634.18 2634.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.000256 512 120 600 74496 1.44794 1.86595 18.2593 101.298 122.946 123.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 6.4e-05 512 230 380 221184 17.753 6.61504 43.5393 206.468 274.582 274.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 2048 480 5160 239616 54.3325 28.1966 2491.85 833.501 3408.04 3408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 0.001024 512 280 200 15744 0.415744 0.403456 1.47843 25.5874 27.9541 28.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000512 512 200 160 37100 0.879072 4.39654 26.3048 31.635 31.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 6.4e-05 512 85 260 51200 40.2101 6.63757 10.9767 206.29 264.385 264.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 6.4e-05 4096 140 2760 171200 132.052 55.7736 2593.79 1674.25 4456.04 4456.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000512 2048 400 840 23600 4.8903 3.46813 51.0588 136.838 196.354 196.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 6.4e-05 512 210 280 211200 18.5922 6.65805 43.7007 206.239 275.404 275.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 3.2e-05 2048 120 900 198400 188.298 56.1518 573.153 1674 2491.8 2491.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.000256 512 120 600 75000 1.46086 1.89254 26.8471 101.484 131.757 131.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 6.4e-05 512 230 380 224000 17.5857 6.63555 64.183 206.24 294.865 295.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 2048 480 5160 241600 54.7086 28.4064 3680.96 837.32 4601.58 4601.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 0.001024 512 280 200 16000 0.40752 0.38912 2.07875 25.6553 28.6039 28.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000512 512 200 160 37000 0.884224 3.1728 26.2964 30.4065 30.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 6.4e-05 512 85 260 51200 40.2101 6.63299 8.09149 206.333 261.536 261.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 6.4e-05 4096 140 2760 169600 131.62 55.5295 1809.34 1666.01 3662.66 3662.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000512 2048 400 840 23200 4.83738 3.41667 35.6616 135.327 179.345 179.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 6.4e-05 512 210 280 204800 19.0586 6.64624 30.1377 206.274 262.321 262.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 20 400 3.2e-05 2048 120 900 192000 189.484 55.8162 713.437 1665.47 2624.4 2624.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.000256 512 120 600 74400 1.45421 1.87382 18.9318 101.278 123.608 123.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 6.4e-05 512 230 380 217600 18.0636 6.62938 44.297 207.835 277.037 277.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 2048 480 5160 240000 54.5487 28.27 2568.44 833.209 3484.63 3484.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 0.001024 512 280 200 15600 0.413504 0.387488 1.49418 25.59 27.9576 28.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000512 512 200 160 37072 0.87968 5.55206 26.3103 32.7953 32.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 6.4e-05 512 85 260 28672 39.4345 6.59939 8.14742 192.723 247.175 247.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 6.4e-05 4096 140 2760 170240 131.567 55.6607 3287.82 1674.87 5150.08 5150.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000512 2048 400 840 23296 4.82822 3.42016 64.2752 137.173 209.795 209.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 6.4e-05 512 210 280 215040 18.3572 6.66118 57.0711 207.105 289.4 289.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 3.2e-05 2048 120 900 200704 187.168 56.0807 738.815 1675.51 2657.77 2657.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.000256 512 120 600 74816 1.45203 1.88518 34.2354 101.507 139.15 139.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 6.4e-05 512 230 380 222208 17.8193 6.64634 81.5497 207.104 313.329 313.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 2048 480 5160 241920 54.4437 28.4852 4670.42 837.599 5591.13 5591.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 0.001024 512 280 200 15904 0.40304 0.385024 2.77283 25.5764 29.2094 29.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000512 512 200 160 36960 0.876544 3.6352 26.2887 30.8554 30.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 320 6.4e-05 512 85 260 0 6.43725 0.004928 192.547 199.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 6.4e-05 4096 140 2760 168448 131.892 62.059 2133.05 1866.46 4193.72 3994.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000512 2048 400 840 23296 4.84611 3.44266 41.9166 136.325 186.634 186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 6.4e-05 512 210 280 200704 18.6186 6.56976 35.1436 202.219 262.756 262.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 3.2e-05 2048 120 900 200704 186.928 56.0008 1089.28 1673.33 3005.74 3005.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.000256 512 120 600 74368 1.44794 1.87952 22.7753 101.24 127.416 127.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 6.4e-05 512 230 380 215040 17.521 6.56384 52.5807 202.21 279.091 279.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 2048 480 5160 240128 54.6548 28.3044 3047.17 837.04 3967.35 3967.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 0.001024 512 280 200 15680 0.408896 0.407168 1.88992 25.646 28.423 28.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000512 512 200 160 37080 0.878592 5.40486 26.32 32.6577 32.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 6.4e-05 512 85 260 30720 42.4657 6.63584 8.3695 206.47 264.212 264.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 6.4e-05 4096 140 2760 168960 131.967 55.6138 3141.39 1670.58 4999.71 4999.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000512 2048 400 840 23520 4.88653 3.47546 62.2498 135.673 206.387 206.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 6.4e-05 512 210 280 215040 18.2683 6.6584 54.8387 206.424 286.401 286.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 3.2e-05 2048 120 900 195840 188.452 56.0376 690.27 1670.92 2605.87 2606.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.000256 512 120 600 74880 1.45834 1.88682 33.1158 101.546 138.079 138.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 6.4e-05 512 230 380 222720 17.6737 6.62832 78.6483 206.421 309.582 309.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 2048 480 5160 240000 54.6598 28.3259 4452.65 835.441 5371.26 5371.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 0.001024 512 280 200 15840 0.405504 0.384832 2.63789 25.5467 29.0461 29.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000512 512 200 160 36960 0.877376 3.70278 26.3197 30.952 31.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 320 6.4e-05 512 85 260 0 6.6183 0.00592 206.432 213.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 6.4e-05 4096 140 2760 168960 131.639 62.2481 2121.7 1877.44 4193.27 3980.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000512 2048 400 840 23040 4.84173 3.41846 41.5001 134.694 184.561 184.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 6.4e-05 512 210 280 215040 18.2478 6.63174 37.091 206.489 268.671 268.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 3.2e-05 2048 120 900 192000 189.039 56.1992 458.82 1670.38 2374.62 2374.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.000256 512 120 600 74400 1.45203 1.80134 22.1125 101.452 126.892 126.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 6.4e-05 512 230 380 215040 18.2399 6.62528 51.3262 206.474 282.879 283.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 2048 480 5160 238080 54.9097 28.4791 2986.24 835.594 3905.39 3905.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 0.001024 512 280 200 15840 0.406112 0.387776 1.79757 25.6175 28.2983 28.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000512 512 200 160 36992 0.878752 5.21632 26.2666 32.4158 32.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 6.4e-05 512 85 260 32768 40.1501 6.54 8.63946 198.231 253.833 254.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 6.4e-05 4096 140 2760 169984 131.431 55.5293 3074.2 1671.97 4933.29 4933.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000512 2048 400 840 23552 4.87894 3.4911 60.5138 138 206.986 207.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 6.4e-05 512 210 280 212992 18.828 6.72154 52.8705 209.175 287.805 287.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 3.2e-05 2048 120 900 196608 187.966 55.8705 671.926 1672.56 2588.51 2588.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.000256 512 120 600 74752 1.44813 1.88227 32.0397 101.432 136.873 136.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 6.4e-05 512 230 380 229376 17.6054 6.70317 78.7348 209.177 312.439 312.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 2048 480 5160 239616 54.6027 28.3304 4321.33 836.229 5240.68 5240.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 0.001024 512 280 200 15616 0.403456 0.384992 2.51466 25.5506 28.9256 29.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000512 512 200 160 36864 0.878592 3.54115 26.2697 30.7405 30.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 320 6.4e-05 512 85 260 0 5.68525 0.004896 176.226 181.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 6.4e-05 4096 140 2760 167936 131.988 61.2474 2039.23 1848.87 4081.59 3899.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000512 2048 400 840 22528 4.7919 3.36077 39.3389 133.508 181.101 181.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 6.4e-05 512 210 280 212992 18.858 6.70928 35.5936 209.259 270.631 270.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 3.2e-05 2048 120 900 196608 187.644 55.8473 453.031 1671.98 2368.7 2368.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.000256 512 120 600 74752 1.45235 1.81238 21.4717 101.513 126.322 126.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 6.4e-05 512 230 380 229376 17.6067 6.71094 52.7727 210.811 288.115 288.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 2048 480 5160 237568 54.9316 28.2683 2873.84 836.404 3793.61 3793.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 0.001024 512 280 200 15360 0.402816 0.382976 1.67709 25.4636 28.0118 28.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000512 512 200 160 36864 0.878592 4.61958 26.1921 31.7423 31.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 320 6.4e-05 512 85 260 0 6.53926 0.004384 197.943 204.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 6.4e-05 4096 140 2760 168960 131.324 61.9215 2671.7 1862.8 4728 4523.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000512 2048 400 840 23040 4.83142 3.41402 51.7354 135.201 195.28 195.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 6.4e-05 512 210 280 208896 18.6788 6.61555 44.6865 206.261 276.459 276.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 3.2e-05 2048 120 900 196608 186.879 55.6538 586.374 1665.8 2494.89 2495.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.000256 512 120 600 74496 1.44746 1.87898 27.668 101.245 132.311 132.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 6.4e-05 512 230 380 221184 17.7686 6.61667 65.7874 206.229 296.608 296.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 2048 480 5160 239616 54.3576 28.1902 3783.34 832.518 4698.57 4698.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 0.001024 512 280 200 15744 0.412512 0.385024 2.25178 25.5698 28.7073 28.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000512 512 200 160 36480 0.872448 3.30957 26.0966 30.3329 30.3927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 320 6.4e-05 512 85 260 0 6.53926 0.006144 198.306 204.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 6.4e-05 4096 140 2760 165888 130.534 61.5175 1826.16 1849.87 3868.34 3663.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000512 2048 400 840 23040 4.86157 3.44803 37.2256 133.437 179.075 179.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 6.4e-05 512 210 280 196608 18.263 6.53926 30.1447 198.354 253.508 253.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 3.2e-05 2048 120 900 184320 187.743 55.1162 387.386 1650.37 2280.8 2280.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.000256 512 120 600 74496 1.44794 1.70598 19.4279 100.766 123.42 123.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 6.4e-05 512 230 380 196608 18.257 6.53565 41.4701 198.355 264.833 264.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 2048 480 5160 233472 54.5663 27.9544 2580.4 827.755 3490.85 3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 0.001024 512 280 200 14592 0.395264 0.37616 1.44166 25.208 27.5071 27.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000512 512 200 160 37000 0.876864 4.77389 26.2985 32.0007 32.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 6.4e-05 512 85 260 51200 40.2132 6.62611 12.102 206.353 265.573 265.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 6.4e-05 4096 140 2760 169600 131.581 55.5316 2750.63 1666.21 4604.12 4604.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000512 2048 400 840 23200 4.83808 3.41942 53.9694 137.446 199.767 199.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 6.4e-05 512 210 280 204800 19.0807 6.64598 45.7902 206.306 278.035 278.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 3.2e-05 2048 120 900 192000 188.903 55.8572 594.969 1665.69 2505.61 2505.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.000256 512 120 600 74400 1.4537 1.88211 28.9106 101.282 133.599 133.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 6.4e-05 512 230 380 217600 18.0713 6.62733 67.0115 206.308 298.227 298.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 2048 480 5160 240000 54.5527 28.2412 3909.17 833.299 4825.46 4825.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 0.001024 512 280 200 15600 0.411328 0.385664 2.24445 25.5877 28.6998 28.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000512 512 200 160 36800 0.87712 3.48925 26.3252 30.7438 30.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 320 6.4e-05 512 85 260 0 6.62938 0.004512 206.534 213.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 6.4e-05 4096 140 2760 166400 130.394 61.6758 1914.28 1857.79 3964.39 3751.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000512 2048 400 840 22400 4.89661 3.44784 37.264 133.498 179.205 179.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 6.4e-05 512 210 280 204800 19.0356 6.62752 32.7609 206.579 265.216 265.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 3.2e-05 2048 120 900 179200 189.243 55.2838 396.337 1650.85 2291.9 2292.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.000256 512 120 600 74400 1.45357 1.84435 20.7151 101.458 125.539 125.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 6.4e-05 512 230 380 204800 19.0358 6.63338 45.0462 206.768 277.691 277.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 2048 480 5160 236800 54.0761 27.9521 2788.33 825.711 3696.23 3696.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 0.001024 512 280 200 14400 0.393888 0.393184 1.57155 25.1969 27.629 27.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1900 0.000512 512 200 168 37088 0.88176 6.36883 26.3033 33.6063 33.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 6.4e-05 512 85 264 49152 40.8019 6.7072 13.0077 208.958 269.744 269.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 530 6.4e-05 4096 140 2760 169472 131.853 55.5848 2309.95 1675.3 4172.86 4173.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1020 0.000512 2048 400 840 24576 4.85453 3.46534 78.0737 135.276 221.768 221.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 820 6.4e-05 512 210 288 210944 18.9804 6.71104 37.719 208.901 272.53 272.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 400 3.2e-05 2048 120 912 201728 188.773 56.1518 1001.21 1675.23 2921.56 2921.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1670 0.000256 512 120 600 75072 1.45171 1.88621 20.7676 101.494 125.676 125.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 6.4e-05 512 230 384 233472 17.2944 6.7057 53.1684 208.904 286.282 286.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 2048 480 5160 242176 54.459 28.3061 2926.17 837.859 3846.96 3847.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1240 0.001024 512 280 192 16000 0.4072 0.387072 3.23178 25.6494 29.7469 29.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1900 0.000512 512 200 168 37080 0.878784 6.52493 26.3034 33.7605 33.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 6.4e-05 512 85 264 40960 41.2721 6.63347 11.2427 206.225 265.634 265.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 530 6.4e-05 4096 140 2760 169600 132.273 55.7098 2173.21 1675.46 4036.82 4036.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000512 2048 400 840 24480 4.86464 3.46445 73.9162 139.109 221.451 221.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 820 6.4e-05 512 210 288 212480 19.0532 6.73178 38.2746 209.641 273.907 274.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 400 3.2e-05 2048 120 912 200960 189.814 56.1001 958.511 1675.35 2879.98 2880.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.000256 512 120 600 75040 1.45818 1.89056 22.1054 101.5 127.026 127.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 6.4e-05 512 230 384 232960 17.5079 6.73421 56.2418 209.607 290.299 290.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 2048 480 5160 241920 54.6931 28.4491 3093.92 838.108 4015.33 4015.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 0.001024 512 280 192 15920 0.407808 0.388544 3.04797 25.6389 29.5565 29.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1900 0.000512 512 200 168 37056 0.880928 6.85773 26.2978 34.0874 34.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 6.4e-05 512 85 264 49152 40.2522 6.62326 8.8856 206.223 262.246 262.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 6.4e-05 4096 140 2760 168960 131.991 55.6544 2125.58 1672.69 3986.08 3986.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000512 2048 400 840 24576 4.84794 3.46931 43.3694 137.283 189.073 189.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 6.4e-05 512 210 288 208896 19.0534 6.68838 37.026 208.243 271.224 271.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 400 3.2e-05 2048 120 912 199680 188.684 56.0169 897.579 1673.24 2815.72 2815.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.000256 512 120 600 75072 1.45203 1.88826 22.1187 101.482 127.018 127.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 6.4e-05 512 230 384 230400 17.4176 6.68867 55.0638 208.238 287.616 287.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 2048 480 5160 241152 54.5869 28.3175 3035.58 836.518 3955.17 3955.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 0.001024 512 280 192 15936 0.407744 0.387328 3.20586 25.6187 29.6935 29.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1900 0.000512 512 200 168 36960 0.877664 6.78083 26.2628 33.9747 34.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 6.4e-05 512 85 264 24576 41.1857 6.54128 6.75504 198.017 252.769 252.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 530 6.4e-05 4096 140 2760 168960 131.795 55.6028 1384.69 1672.98 3245.24 3245.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000512 2048 400 840 24192 4.85046 3.45773 72.7213 137.215 218.346 218.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 820 6.4e-05 512 210 288 202752 19.1404 6.6185 23.6298 206.206 255.806 255.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 400 3.2e-05 2048 120 912 199680 188.731 56.0097 958.882 1672.72 2876.54 2876.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.000256 512 120 600 74880 1.45024 1.88266 14.5161 101.441 119.364 119.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 6.4e-05 512 230 384 227328 17.2558 6.6111 35.7085 206.215 266.001 266.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 2048 480 5160 241152 54.4702 28.3423 1963.79 836.704 2883.48 2883.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1240 0.001024 512 280 192 15936 0.40688 0.38832 3.43821 25.6404 29.9458 30.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000512 512 200 168 37072 0.87744 4.46602 26.3339 31.7274 31.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 6.4e-05 512 85 264 43008 40.041 6.57238 8.96794 202.29 258.147 258.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 6.4e-05 4096 140 2760 168448 132.517 55.7137 2461.23 1674.18 4323.8 4323.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000512 2048 400 840 24640 4.85344 3.47763 50.7401 136.103 195.274 195.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 6.4e-05 512 210 288 211456 19.0624 6.74611 43.9059 209.445 279.366 279.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 400 3.2e-05 2048 120 912 200704 187.825 56.0303 1005.81 1675.44 2925.3 2925.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.000256 512 120 600 75040 1.45613 1.84525 25.702 101.536 130.61 130.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 6.4e-05 512 230 384 232960 17.4093 6.72563 64.9625 209.449 298.756 298.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 2048 480 5160 241024 54.6484 28.3565 3517.99 837.45 4438.61 4438.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 0.001024 512 280 192 15904 0.40592 0.387648 2.06246 25.6122 28.5428 28.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1900 0.000512 512 200 168 36960 0.875744 8.18816 26.2858 35.4057 35.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 6.4e-05 512 85 264 28672 39.4281 6.43475 4.2177 192.662 243.007 243.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 6.4e-05 4096 140 2760 168448 132.188 55.664 1550.18 1674.13 3412.33 3412.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000512 2048 400 840 24192 4.80886 3.41405 87.8178 136.042 232.182 232.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 820 6.4e-05 512 210 288 207872 18.8833 6.64723 27.7499 207.039 260.528 260.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 400 3.2e-05 2048 120 912 200704 187.668 55.9881 1034.95 1673.84 2952.64 2952.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.000256 512 120 600 74816 1.45514 1.88557 16.4198 101.497 121.327 121.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 6.4e-05 512 230 384 229376 17.2605 6.64128 40.972 207.039 272.122 272.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 2048 480 5160 240128 54.7787 28.3719 2211.28 839.953 3134.55 3134.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 0.001024 512 280 192 15680 0.405184 0.3864 3.68694 25.5823 30.1294 30.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000512 512 200 168 37056 0.878016 4.26563 26.3264 31.5216 31.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 6.4e-05 512 85 264 49152 40.8142 6.71075 9.81866 209.159 266.775 266.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 6.4e-05 4096 140 2760 168960 132.042 55.5933 2383.46 1676.96 4248.22 4248.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000512 2048 400 840 24576 4.82509 3.46576 49.0787 137.75 195.22 195.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 6.4e-05 512 210 288 208896 19.149 6.72397 42.0806 209.115 277.283 277.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 400 3.2e-05 2048 120 912 200704 187.951 56.0599 883.314 1676.82 2804.34 2804.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.000256 512 120 600 74880 1.45114 1.88621 24.4306 101.471 129.312 129.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 6.4e-05 512 230 384 233472 17.2755 6.70387 62.6652 209.116 295.979 296.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 2048 480 5160 241664 54.5241 28.3628 3251.77 838.75 4173.58 4173.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 0.001024 512 280 192 16000 0.407328 0.387072 1.95994 25.6759 28.5073 28.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1900 0.000512 512 200 168 36992 0.88112 7.34067 26.3238 34.598 34.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 6.4e-05 512 85 264 32768 40.1498 6.53891 4.8191 198.188 249.962 250.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 6.4e-05 4096 140 2760 167936 132.04 55.5356 1569.08 1671.6 3428.42 3428.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000512 2048 400 840 24576 4.84128 3.48026 33.1862 137.037 178.647 178.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 6.4e-05 512 210 288 204800 19.4389 6.70307 27.6124 209.251 263.215 263.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 400 3.2e-05 2048 120 912 196608 188.444 55.8449 875.927 1672.04 2792.45 2792.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.000256 512 120 600 74752 1.45034 1.88026 16.3781 101.422 121.205 121.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 6.4e-05 512 230 384 229376 17.6242 6.7081 41.5963 209.123 275.261 275.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 2048 480 5160 239616 54.6043 28.302 2075.98 835.878 2994.93 2995.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 0.001024 512 280 192 15616 0.403744 0.385024 3.26237 25.5475 29.6718 29.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000512 512 200 168 37008 0.876928 4.73488 26.3025 31.9652 32.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 6.4e-05 512 85 264 36864 39.803 6.54746 8.22525 198.199 253.049 253.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 6.4e-05 4096 140 2760 169344 132.155 55.705 2614.61 1676.48 4479.12 4479.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000512 2048 400 840 24480 4.84573 3.46198 53.3068 137.098 198.812 198.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 6.4e-05 512 210 288 207360 19.0347 6.67997 45.4661 207.424 278.816 278.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 400 3.2e-05 2048 120 912 200448 188.278 56.2068 861.672 1676.94 2783.29 2783.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.000256 512 120 600 75024 1.45786 1.8903 27.3395 101.545 132.302 132.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 6.4e-05 512 230 384 230400 17.2668 6.66006 68.2559 207.424 299.813 299.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 2048 480 5160 241920 54.5864 28.3731 3746.12 851.924 4681.17 4681.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 0.001024 512 280 192 15984 0.408928 0.388512 2.09181 25.6742 28.6396 28.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000512 512 200 168 36864 0.877824 3.41232 26.229 30.5727 30.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 6.4e-05 512 85 264 36864 39.7718 6.54746 6.07584 198.058 250.731 250.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 6.4e-05 4096 140 2760 168192 131.785 55.5544 1817.39 1669.15 3674.04 3674.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000512 2048 400 840 24192 4.81194 3.44256 37.5009 135.96 181.814 181.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 6.4e-05 512 210 288 202752 18.8569 6.59456 31.3424 204.183 261.189 261.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 400 3.2e-05 2048 120 912 198144 187.9 55.9758 853.309 1668.95 2766.31 2766.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.000256 512 120 600 74592 1.45008 1.88269 19.2165 102.321 124.944 125.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 6.4e-05 512 230 384 221184 17.4533 6.57613 46.3521 204.185 274.779 274.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 2048 480 5160 239616 54.6002 28.344 2599.69 834.76 3517.55 3517.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 0.001024 512 280 192 15840 0.406784 0.387456 1.49994 25.6125 27.9787 28.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000512 512 200 168 37040 0.882688 4.50278 26.3127 31.7481 31.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 6.4e-05 512 85 264 40960 41.2443 6.62528 8.67626 206.283 263.1 263.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 6.4e-05 4096 140 2760 168960 132.102 55.6785 2478.28 1676.08 4342.3 4342.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000512 2048 400 840 24320 4.81021 3.4473 50.271 135.649 194.28 194.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 6.4e-05 512 210 288 209920 19.2091 6.74048 43.7538 209.665 279.581 279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 3.2e-05 2048 120 912 199680 188.356 56.0735 795.931 1675.69 2716.24 2716.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.000256 512 120 600 74880 1.45203 1.76051 25.8509 101.425 130.558 130.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 6.4e-05 512 230 384 230400 17.6568 6.72323 64.7971 209.664 299.056 299.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 2048 480 5160 241920 54.4885 28.3091 3561.05 838.028 4482.07 4482.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 0.001024 512 280 192 15840 0.407552 0.385696 2.00314 25.6198 28.4882 28.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000512 512 200 168 36960 0.880096 3.21491 26.3085 30.4556 30.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 320 6.4e-05 512 85 264 0 6.4329 0.00448 192.502 199.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 6.4e-05 4096 140 2760 168960 131.934 62.0476 1771.64 1868.82 3834.69 3635.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000512 2048 400 840 23680 4.79014 3.41402 35.5221 135.302 179.131 179.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 6.4e-05 512 210 288 204800 18.9694 6.61962 30.7737 206.283 262.86 263.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 400 3.2e-05 2048 120 912 199680 188.203 55.9923 746.248 1675.89 2666.53 2666.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.000256 512 120 600 74560 1.44723 1.87811 18.6624 101.364 123.423 123.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 6.4e-05 512 230 384 225280 17.4693 6.62122 45.6984 206.277 276.28 276.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 2048 480 5160 240640 54.6363 28.3423 2530.8 841.293 3455.23 3455.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 0.001024 512 280 192 15680 0.404128 0.40368 1.49046 25.555 27.9259 27.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000512 512 200 168 36960 0.874496 5.59104 26.2597 32.7787 32.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 6.4e-05 512 85 264 24576 41.1708 6.54205 6.93066 198.019 252.934 253.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 6.4e-05 4096 140 2760 168960 131.669 55.5968 3172.06 1673.19 5032.67 5032.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000512 2048 400 840 24192 4.8248 3.45293 63.9765 137.707 210.062 210.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 6.4e-05 512 210 288 202752 19.1251 6.63456 54.3677 206.395 286.732 286.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 3.2e-05 2048 120 912 199680 187.143 56.0292 721.325 1674.27 2638.95 2639.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.000256 512 120 600 74880 1.44998 1.88211 33.3111 101.447 138.164 138.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 6.4e-05 512 230 384 227328 17.2589 6.62323 82.2962 206.204 312.589 312.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 2048 480 5160 241152 54.4001 28.4315 4521.12 836.558 5440.68 5440.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 0.001024 512 280 192 15936 0.405216 0.387264 2.62224 25.6502 29.1396 29.2169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000512 512 200 168 36864 0.881376 3.64256 26.2621 30.8382 30.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 320 6.4e-05 512 85 264 0 6.53715 0.004416 197.995 204.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 6.4e-05 4096 140 2760 165888 132.187 61.9222 2004.8 1863.32 4062.48 3857.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000512 2048 400 840 23808 4.8049 3.41782 40.1428 135.194 183.66 183.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 6.4e-05 512 210 288 196608 19.592 6.61491 34.3691 206.278 267.063 267.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 3.2e-05 2048 120 912 196608 186.898 55.6357 1038.36 1664.82 2945.9 2946.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.000256 512 120 600 74496 1.44714 1.8817 21.8087 101.257 126.464 126.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 6.4e-05 512 230 384 221184 17.7444 6.6169 52.6826 207.796 285.053 285.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 2048 480 5160 239616 54.3513 28.201 2884.82 832.76 3800.3 3800.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 0.001024 512 280 192 15744 0.416992 0.405504 1.71395 25.5767 28.1826 28.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000512 512 200 168 37000 0.878592 5.63405 26.293 32.8581 32.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 6.4e-05 512 85 264 25600 43.2152 6.64262 7.1095 206.296 263.534 263.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 6.4e-05 4096 140 2760 168000 132.952 55.7466 3113.96 1674.27 4977.09 4977.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000512 2048 400 840 24400 4.85322 3.46416 63.5264 136.838 208.782 208.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 6.4e-05 512 210 288 204800 19.0417 6.65674 54.3612 206.247 286.519 286.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 3.2e-05 2048 120 912 198400 188.34 56.2123 703.996 1675.16 2623.9 2624.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.000256 512 120 600 75000 1.45664 1.89142 32.9811 101.482 137.884 137.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 6.4e-05 512 230 384 224000 17.5869 7.97082 80.2262 206.245 312.24 312.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 2048 480 5160 241600 54.708 28.3525 4457.49 837.479 5378.22 5378.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 0.001024 512 280 192 15800 0.407776 0.388928 2.62589 25.6951 29.1933 29.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000512 512 200 168 36800 0.876288 3.85434 26.2419 31.0225 31.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 320 6.4e-05 512 85 264 0 6.63347 0.005792 206.404 213.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 6.4e-05 4096 140 2760 166400 132.574 62.1814 2088.76 1873.78 4157.55 3944.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000512 2048 400 840 24000 4.80707 3.41395 42.7721 137.481 188.577 188.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 6.4e-05 512 210 288 204800 19.0407 6.63552 36.7304 206.453 269.069 269.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 3.2e-05 2048 120 912 192000 188.847 55.808 985.995 1666.86 2897.7 2897.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.000256 512 120 600 74400 1.45494 1.88653 22.1932 101.326 126.933 126.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 6.4e-05 512 230 384 217600 18.078 6.63107 52.6613 206.455 284.045 284.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 2048 480 5160 240000 54.5323 28.2593 3004.82 833.779 3921.56 3921.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 0.001024 512 280 192 15600 0.413696 0.405056 1.7504 25.5857 28.2261 28.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000512 512 200 168 36960 0.876224 5.30522 26.2927 32.5251 32.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 6.4e-05 512 85 264 28672 39.4301 6.43686 7.7695 192.71 246.613 246.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 6.4e-05 4096 140 2760 168448 132.192 55.6706 3064.15 1674.49 4926.67 4926.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000512 2048 400 840 24192 4.79434 3.41981 61.9319 138.209 208.454 208.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 6.4e-05 512 210 288 207872 18.8963 6.65878 54.1415 207.084 286.991 287.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 3.2e-05 2048 120 912 200704 187.145 56.0676 699.129 1674.94 2617.46 2617.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.000256 512 120 600 74816 1.45203 1.8865 32.203 101.5 137.112 137.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 6.4e-05 512 230 384 229376 17.2519 6.64202 80.3205 207.084 311.511 311.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 2048 480 5160 240128 54.7588 28.4046 4355.83 837.636 5276.81 5276.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 0.001024 512 280 192 15680 0.403968 0.385024 2.55187 25.5817 28.9933 29.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000512 512 200 168 36736 0.873088 3.53885 26.2174 30.6809 30.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 320 6.4e-05 512 85 264 0 6.43661 0.004224 192.678 199.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 6.4e-05 4096 140 2760 168448 131.927 62.0623 2016.06 1867.91 4078.21 3879.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000512 2048 400 840 24192 4.80778 3.44371 41.2796 136.397 186.027 186.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 6.4e-05 512 210 288 200704 18.6062 6.56246 34.6478 202.346 262.372 262.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 3.2e-05 2048 120 912 200704 186.781 55.9754 462.194 1674.46 2379.6 2379.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.000256 512 120 600 74368 1.44794 1.88211 21.1087 101.28 125.789 125.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 6.4e-05 512 230 384 215040 17.5123 6.56922 49.8958 202.343 276.53 276.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 2048 480 5160 240128 54.6546 28.2911 2873.81 837.608 3794.54 3794.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 0.001024 512 280 192 15680 0.405952 0.390144 1.74992 25.6554 28.2869 28.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000512 512 200 168 36960 0.876 5.03962 26.2697 32.2362 32.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 6.4e-05 512 85 264 30720 42.4798 6.63069 8.07373 206.222 263.674 263.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 6.4e-05 4096 140 2760 167040 132.639 55.6342 2933.57 1668.55 4790.56 4790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000512 2048 400 840 24480 4.85312 3.4655 60.8384 137.647 206.904 206.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 6.4e-05 512 210 288 207360 18.8575 6.65683 52.2986 206.169 284.192 284.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 3.2e-05 2048 120 912 195840 188.447 56.0585 661.918 1668.25 2574.87 2575.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.000256 512 120 600 74880 1.45872 1.88803 31.3632 101.485 136.267 136.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 6.4e-05 512 230 384 222720 17.6808 6.63264 75.7473 206.171 306.443 306.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 2048 480 5160 240000 54.6722 28.3419 4216.28 834.539 5134.01 5134.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 0.001024 512 280 192 15600 0.403456 0.385024 2.37402 25.5348 28.7696 28.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000512 512 200 168 36720 0.877184 3.5375 26.1877 30.6528 30.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 320 6.4e-05 512 85 264 0 6.62858 0.004864 206.223 212.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 6.4e-05 4096 140 2760 165120 132.989 62.2361 1870.6 1875.56 3941.63 3728.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000512 2048 400 840 24000 4.80272 3.40973 38.9563 134.595 181.861 181.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 6.4e-05 512 210 288 199680 19.3856 6.62592 32.7982 206.271 265.294 265.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 3.2e-05 2048 120 912 192000 189.072 55.8885 419.458 1668.71 2333.31 2333.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.000256 512 120 600 74400 1.45024 1.80243 20.1346 101.409 124.868 124.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 6.4e-05 512 230 384 215040 18.2498 8.23923 47.46 206.268 280.428 280.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 2048 480 5160 238080 54.8948 28.3199 2691.56 834.775 3609.71 3609.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 0.001024 512 280 192 15360 0.405888 0.385792 1.63667 25.6056 28.1243 28.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000512 512 200 168 36992 0.879392 4.95571 26.3239 32.2144 32.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 6.4e-05 512 85 264 32768 40.1683 6.54131 8.26822 198.209 253.46 253.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 6.4e-05 4096 140 2760 167936 132.091 55.5376 2823.53 1671.81 4683.14 4683.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000512 2048 400 840 24576 4.84621 3.4816 58.341 137.984 204.753 204.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 6.4e-05 512 210 288 204800 19.4434 6.73926 49.1012 209.157 284.651 284.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 3.2e-05 2048 120 912 196608 187.956 55.8981 634.899 1690.03 2568.98 2569.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.000256 512 120 600 74752 1.45126 1.88211 29.6704 101.427 134.502 134.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 6.4e-05 512 230 384 229376 17.5994 6.70378 74.59 209.15 308.254 308.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 2048 480 5160 239616 54.6126 28.2572 4022.26 836.104 4941.42 4941.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 0.001024 512 280 192 15616 0.403456 0.384864 2.29014 25.5469 28.7037 28.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000512 512 200 168 36864 0.88064 3.4624 26.3053 30.7029 30.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 320 6.4e-05 512 85 264 0 5.68166 0.006144 176.064 181.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 6.4e-05 4096 140 2760 167936 131.994 61.2392 1903.01 1847.13 3943.62 3761.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000512 2048 400 840 23552 4.75888 3.36282 37.7361 134.466 180.423 180.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 6.4e-05 512 210 288 196608 20.0713 6.70925 32.2609 209.063 268.322 268.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 3.2e-05 2048 120 912 196608 187.631 55.8895 426.755 1670.41 2340.87 2341.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.000256 512 120 600 74752 1.45408 1.88714 20.1233 101.473 125.009 125.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 6.4e-05 512 230 384 229376 17.6132 6.71299 50.4567 209.064 284.06 284.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 2048 480 5160 237568 54.9238 28.3796 2693.44 835.647 3612.56 3612.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 0.001024 512 280 192 15360 0.401408 0.383776 1.67722 25.4453 27.9978 28.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1900 0.000512 512 200 175 37024 0.882592 7.63318 26.3395 34.9094 34.9655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 6.4e-05 512 85 275 49152 40.7644 6.71315 15.1724 209.187 272.104 272.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 530 6.4e-05 4096 140 2775 172544 131.2 55.5868 2649.92 1677.01 4513.88 4514.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1020 0.000512 2048 400 850 24192 4.85565 3.46576 87.6584 138.313 234.395 234.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 820 6.4e-05 512 210 275 206848 19.2761 6.7072 39.2307 209.116 274.544 274.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 400 3.2e-05 2048 120 900 205824 187.213 55.9767 1102.55 1676.91 3022.84 3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1670 0.000256 512 120 600 75008 1.45219 1.88691 23.8307 101.539 128.783 128.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 6.4e-05 512 230 400 235520 17.1272 6.70784 61.8845 209.117 295.049 295.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 2048 480 5150 242176 54.4388 28.4088 3314.4 838.595 4236 4236.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1240 0.001024 512 280 200 15808 0.405536 0.389024 3.7312 25.655 30.2572 30.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1900 0.000512 512 200 175 37000 0.877216 6.52272 26.3288 33.783 33.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 6.4e-05 512 85 275 40960 41.261 6.63318 11.22 206.42 265.803 266.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 530 6.4e-05 4096 140 2775 172160 131.874 55.7138 2125.44 1676.99 3990.2 3990.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000512 2048 400 850 24160 4.88259 3.46685 71.4886 137.557 217.497 217.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 820 6.4e-05 512 210 275 207360 19.3916 6.7328 33.6493 209.813 269.8 269.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 400 3.2e-05 2048 120 900 204800 188.412 56.232 944.632 1676.97 2866.45 2866.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.000256 512 120 600 75040 1.45613 1.89136 21.3408 101.548 126.308 126.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 6.4e-05 512 230 400 235520 17.3288 6.73587 55.672 209.807 289.762 289.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 2048 480 5150 241920 54.7296 28.3849 2974.48 838.695 3896.46 3896.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 0.001024 512 280 200 15840 0.40768 0.38864 3.04442 25.6543 29.5662 29.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1900 0.000512 512 200 175 36960 0.882688 6.51878 26.3278 33.7815 33.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 6.4e-05 512 85 275 40960 41.2174 6.624 10.463 206.444 265.018 265.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 530 6.4e-05 4096 140 2775 171520 131.677 55.6873 1706.38 1677.2 3571.12 3571.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1020 0.000512 2048 400 850 24000 4.8585 3.44672 75.8021 137.376 221.584 221.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 820 6.4e-05 512 210 275 204800 19.5536 6.72768 23.6116 209.827 259.931 260.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 400 3.2e-05 2048 120 900 204800 188.38 56.105 941.19 1677.03 2862.9 2863.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1670 0.000256 512 120 600 74880 1.44976 1.88826 14.0804 101.462 118.95 119.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 6.4e-05 512 230 400 235520 17.2907 6.72806 36.4289 209.826 270.488 270.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 2048 480 5150 241920 54.5441 28.3239 1920.07 838.988 2842.1 2842.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1240 0.001024 512 280 200 15680 0.403584 0.387072 3.23344 25.6242 29.7213 29.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1900 0.000512 512 200 175 37008 0.881888 7.07789 26.3348 34.3476 34.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 6.4e-05 512 85 275 36864 41.6329 6.62118 7.17814 206.396 262.095 262.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 6.4e-05 4096 140 2775 172032 131.197 55.6564 2249.28 1674.13 4110.42 4110.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000512 2048 400 850 24192 4.85523 3.4719 44.9314 139.534 192.893 192.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 6.4e-05 512 210 275 205824 19.2665 6.68474 35.8825 208.493 270.538 270.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 400 3.2e-05 2048 120 900 204288 187.641 56.0551 907.051 1674.01 2824.95 2825.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.000256 512 120 600 74976 1.45046 1.88416 22.8912 101.521 127.82 127.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 6.4e-05 512 230 400 233472 17.2135 6.68694 59.1848 208.412 291.714 291.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 2048 480 5150 241152 54.6146 28.4179 3149.26 837.275 4069.74 4069.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 0.001024 512 280 200 15744 0.406944 0.387008 3.25379 25.6191 29.7442 29.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1900 0.000512 512 200 175 36960 0.885504 7.07174 26.3159 34.3265 34.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 6.4e-05 512 85 275 24576 41.1953 6.54864 6.96976 198.028 253.012 253.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 530 6.4e-05 4096 140 2775 172032 130.989 55.5991 1465.07 1672.99 3324.82 3324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000512 2048 400 850 23808 4.86198 3.45453 71.4426 137.549 217.409 217.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 820 6.4e-05 512 210 275 202752 19.1381 6.62112 23.1802 206.341 255.496 255.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 400 3.2e-05 2048 120 900 202752 188.05 55.9649 963.511 1672.74 2880.47 2880.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.000256 512 120 600 74880 1.44842 1.88941 15.0178 101.446 119.873 119.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 6.4e-05 512 230 400 227328 17.2566 6.62061 37.5206 206.213 267.827 267.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 2048 480 5150 241152 54.4619 28.2964 2041.09 838.402 2962.42 2962.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1240 0.001024 512 280 200 15744 0.408 0.394528 3.46195 25.6446 29.9856 30.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000512 512 200 175 36960 0.876544 4.48512 26.2892 31.7034 31.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 6.4e-05 512 85 275 28672 41.7083 6.57578 6.18406 202.143 256.886 257.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 6.4e-05 4096 140 2775 172032 131.473 55.7119 2420.36 1673.17 4280.87 4281.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000512 2048 400 850 24192 4.87382 3.47789 48.5274 138.142 195.121 195.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 6.4e-05 512 210 275 207872 19.3465 6.74762 39.5478 209.304 275.158 275.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 400 3.2e-05 2048 120 900 204288 187.067 56.0558 977.703 1673.07 2894.08 2894.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.000256 512 120 600 75040 1.46022 1.88803 24.8623 101.507 129.79 129.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 6.4e-05 512 230 400 236544 17.1664 6.73165 64.6025 209.299 298.016 298.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 2048 480 5150 241024 54.6888 28.4526 3390.41 836.705 4310.42 4310.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 0.001024 512 280 200 15680 0.405632 0.387936 2.03587 25.6056 28.5085 28.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1900 0.000512 512 200 175 36848 0.878592 8.15565 26.2537 35.3404 35.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 320 6.4e-05 512 85 275 0 6.4345 0.012416 192.473 199.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 6.4e-05 4096 140 2775 172032 131.171 62.117 1525.25 1865.79 3584.58 3385.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000512 2048 400 850 23744 4.81597 3.42154 30.8377 134.943 174.115 174.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 820 6.4e-05 512 210 275 200704 19.4109 6.64208 24.4879 206.937 257.683 257.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 400 3.2e-05 2048 120 900 204288 186.724 56.0064 997.997 1673.04 2913.96 2914.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.000256 512 120 600 74816 1.45366 1.88896 15.9213 101.463 120.8 120.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 6.4e-05 512 230 400 229376 17.2445 6.64454 39.8132 207.046 270.96 271.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 2048 480 5150 240128 54.8055 28.31 2123.09 836.748 3043.12 3043.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 0.001024 512 280 200 15456 0.40688 0.386016 3.61594 25.5701 30.0495 30.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000512 512 200 175 36992 0.88064 4.59731 26.339 31.8682 31.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 6.4e-05 512 85 275 49152 40.7942 6.70915 10.5758 209.162 267.511 267.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 6.4e-05 4096 140 2775 172032 131.415 55.5971 2504.6 1676.97 4368.75 4368.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000512 2048 400 850 24064 4.85152 3.46925 50.1472 138.508 197.076 197.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 6.4e-05 512 210 275 204800 19.4215 6.72512 40.3621 209.112 275.83 275.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 400 3.2e-05 2048 120 900 204800 186.535 55.9821 877.99 1676.82 2797.52 2797.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.000256 512 120 600 74880 1.44998 1.88237 25.4794 101.469 130.353 130.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 6.4e-05 512 230 400 233472 17.2817 6.70701 66.1449 209.115 299.46 299.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 2048 480 5150 241664 54.5093 28.3228 3428.48 838.974 4350.45 4350.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 0.001024 512 280 200 15744 0.405568 0.38912 2.02963 25.6767 28.5735 28.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1900 0.000512 512 200 175 36864 0.881024 7.5096 26.283 34.7275 34.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 6.4e-05 512 85 275 32768 40.1376 6.5344 5.17718 198.079 250.191 250.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 6.4e-05 4096 140 2775 169984 131.431 55.5466 1641.47 1670.7 3499.32 3499.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000512 2048 400 850 24064 4.86426 3.48182 34.0076 135.821 178.274 178.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 6.4e-05 512 210 275 204800 19.4267 6.70192 27.1512 209.133 262.625 262.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 400 3.2e-05 2048 120 900 200704 187.287 56.0156 878.787 1670.34 2792.62 2792.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.000256 512 120 600 74752 1.44998 1.88234 17.0806 101.393 121.876 121.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 6.4e-05 512 230 400 229376 17.6182 6.70374 43.7628 209.011 277.319 277.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 2048 480 5150 239616 54.6429 28.3031 2162.75 835.6 3081.45 3081.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 0.001024 512 280 200 15360 0.405504 0.38656 3.25027 25.5385 29.6514 29.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000512 512 200 175 36936 0.877664 4.9553 26.3025 32.1874 32.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 6.4e-05 512 85 275 18432 41.9973 6.5536 4.55888 198.175 251.563 251.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 6.4e-05 4096 140 2775 171648 131.808 55.7113 2647.54 1676.29 4511.52 4511.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000512 2048 400 850 24192 4.84774 3.46118 53.5677 138.138 200.118 200.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 6.4e-05 512 210 275 202752 19.3591 6.68342 42.1334 207.398 275.779 275.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 25 400 3.2e-05 2048 120 900 205056 187.046 56.0866 859.942 1676.12 2779.39 2779.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.000256 512 120 600 75024 1.45683 1.88934 27.4519 101.538 132.405 132.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 6.4e-05 512 230 400 230400 17.2578 6.6623 69.2626 207.391 300.791 300.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 2048 480 5150 241920 54.6234 28.4166 3751.16 838.299 4672.66 4672.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 0.001024 512 280 200 15840 0.406016 0.386624 2.14464 25.6698 28.6831 28.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000512 512 200 175 36864 0.879136 3.56166 26.3042 30.7961 30.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 320 6.4e-05 512 85 275 0 6.54944 0.004544 198.122 204.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 6.4e-05 4096 140 2775 170496 131.288 62.1278 1881.84 1868.68 3944.17 3739.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000512 2048 400 850 23616 4.8329 3.44064 37.6754 138.113 184.165 184.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 6.4e-05 512 210 275 193536 19.5029 6.5769 29.0137 204.36 259.662 259.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 400 3.2e-05 2048 120 900 202752 186.52 55.9402 792.082 1670.83 2705.56 2705.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.000256 512 120 600 74592 1.44909 1.88627 19.628 101.391 124.427 124.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 6.4e-05 512 230 400 221184 17.4313 6.57645 47.7931 204.353 276.367 276.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 2048 480 5150 239616 54.589 28.3171 2656.42 835.556 3575.05 3575.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 0.001024 512 280 200 15552 0.411648 0.403968 1.57648 25.6149 28.0814 28.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000512 512 200 175 36960 0.880416 4.72963 26.3258 31.9862 32.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 6.4e-05 512 85 275 40960 41.2266 6.62544 9.14195 206.424 263.691 263.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 6.4e-05 4096 140 2775 171520 131.577 55.6819 2573.48 1677.04 4437.94 4438.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000512 2048 400 850 24000 4.82285 3.44448 51.8487 137.815 198.032 198.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 6.4e-05 512 210 275 204800 19.5544 6.7441 41.4852 209.809 277.806 277.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 3.2e-05 2048 120 900 204800 186.832 56.1193 810.498 1676.86 2730.5 2730.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.000256 512 120 600 74880 1.45203 1.88624 26.592 101.459 131.462 131.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 6.4e-05 512 230 400 235520 17.2723 6.72563 68.8733 209.81 302.893 303.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 2048 480 5150 241920 54.5012 28.3327 3639.35 841.649 4564.01 4564.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 0.001024 512 280 200 15680 0.40448 0.387072 2.11258 25.6259 28.6022 28.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000512 512 200 175 36800 0.877184 3.3808 26.2443 30.5528 30.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 320 6.4e-05 512 85 275 0 6.4553 0.006144 192.43 198.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 6.4e-05 4096 140 2775 171520 131.347 62.0626 1807.5 1868.09 3869.24 3670.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000512 2048 400 850 23680 4.79533 3.41395 36.3072 136.004 180.621 180.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 6.4e-05 512 210 275 194560 19.7404 6.61786 27.946 206.204 260.718 260.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 400 3.2e-05 2048 120 900 204800 186.599 56.139 754.518 1675.25 2672.7 2672.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.000256 512 120 600 74560 1.44557 1.88125 18.708 101.354 123.458 123.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 6.4e-05 512 230 400 225280 17.4437 6.6192 46.5866 206.204 277.064 277.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 2048 480 5150 240640 54.6387 28.3804 2534.6 837.934 3455.71 3455.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 0.001024 512 280 200 15360 0.403744 0.403456 1.55981 25.5533 27.9944 28.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000512 512 200 175 36960 0.88064 5.76307 26.3294 33.026 33.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 6.4e-05 512 85 275 24576 41.1787 6.53965 7.04122 198.144 253.175 253.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 6.4e-05 4096 140 2775 172032 130.922 55.6025 3150.91 1673.96 5011.56 5011.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000512 2048 400 850 23808 4.84611 3.45485 62.1971 138.82 209.418 209.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 6.4e-05 512 210 275 202752 19.1542 6.63552 50.4851 206.334 282.823 282.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 3.2e-05 2048 120 900 202752 186.377 55.9527 708.489 1673.91 2624.91 2625.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.000256 512 120 600 74880 1.44691 1.88416 32.7706 101.484 137.661 137.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 6.4e-05 512 230 400 227328 17.2507 6.61939 81.8711 206.33 312.282 312.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 2048 480 5150 241152 54.4201 28.3647 4388.66 837.24 5308.86 5308.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 0.001024 512 280 200 15744 0.405984 0.387744 2.69546 25.6531 29.2186 29.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000512 512 200 175 36864 0.880704 3.86678 26.3153 31.1168 31.1762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 320 6.4e-05 512 85 275 0 6.5375 0.004736 197.971 204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 6.4e-05 4096 140 2775 168960 131.266 61.9277 2075.41 1863.08 4131.93 3927.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000512 2048 400 850 23040 4.83462 3.41798 40.7492 136.233 185.336 185.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 6.4e-05 512 210 275 196608 19.5802 6.61504 32.8707 206.255 265.529 265.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 3.2e-05 2048 120 900 196608 186.963 55.6991 1000.38 1664.61 2907.84 2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.000256 512 120 600 74496 1.44646 1.88211 21.9876 101.248 126.635 126.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 6.4e-05 512 230 400 221184 17.7557 6.61187 53.4128 206.362 284.351 284.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 2048 480 5150 239616 54.3323 28.2348 2933.69 832.638 3849.06 3849.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 0.001024 512 280 200 15360 0.408032 0.405728 1.75165 25.5754 28.2135 28.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000512 512 200 175 36900 0.876544 5.78173 26.3045 33.0146 33.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 6.4e-05 512 85 275 25600 43.1959 6.63686 7.33331 206.435 263.873 264.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 6.4e-05 4096 140 2775 171200 132.012 55.7576 3152.26 1675.42 5015.62 5015.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000512 2048 400 850 24000 4.85789 3.46509 62.6549 139.022 210.1 210.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 6.4e-05 512 210 275 198400 19.5227 6.65494 49.6952 206.388 282.472 282.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 3.2e-05 2048 120 900 204800 186.529 56.1556 716.166 1675.16 2634.2 2634.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.000256 512 120 600 74800 1.45702 1.88666 32.766 101.526 137.709 137.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 6.4e-05 512 230 400 230400 17.1057 6.63565 83.2161 206.383 313.552 313.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 2048 480 5150 241600 54.702 28.3476 4414 840.71 5337.94 5338.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 0.001024 512 280 200 15800 0.407552 0.390624 2.70454 25.6638 29.2426 29.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000512 512 200 175 36800 0.87856 3.93626 26.2744 31.1409 31.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 320 6.4e-05 512 85 275 0 6.63078 0.00448 206.236 212.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 6.4e-05 4096 140 2775 169600 131.521 62.1827 2097.72 1872.25 4163.92 3951.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000512 2048 400 850 23200 4.84154 3.41709 41.6194 134.239 184.216 184.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 6.4e-05 512 210 275 192000 20.01 6.63309 32.2401 206.28 265.374 265.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 3.2e-05 2048 120 900 198400 186.91 55.8402 986.288 1665.49 2894.72 2894.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.000256 512 120 600 74400 1.45203 1.88806 21.891 101.279 126.586 126.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 6.4e-05 512 230 400 230400 17.1392 6.63552 55.8992 206.285 286.164 286.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 2048 480 5150 240000 54.549 28.2846 2934.52 833.091 3850.61 3850.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 0.001024 512 280 200 15600 0.412128 0.403456 1.79453 25.5817 28.2632 28.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000512 512 200 175 36848 0.876544 5.3079 26.2716 32.5079 32.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 320 6.4e-05 512 85 275 0 6.43277 0.00528 192.607 199.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 6.4e-05 4096 140 2775 172032 131.201 62.13 3049 1867.09 5109.67 4910.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000512 2048 400 850 23744 4.81552 3.41629 60.5784 137.156 206.066 206.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 6.4e-05 512 210 275 200704 19.4111 6.64781 48.6042 207.081 281.953 282.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 3.2e-05 2048 120 900 204288 186.428 56.0869 692.734 1674.2 2609.63 2609.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.000256 512 120 600 74816 1.45072 1.88621 31.8061 101.503 136.718 136.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 6.4e-05 512 230 400 229376 17.2543 6.64166 80.2892 207.086 311.476 311.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 6.4e-05 2048 480 5150 240128 54.7316 28.3676 4255.69 837.427 5176.39 5176.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 0.001024 512 280 200 15456 0.405344 0.385504 2.56896 25.5776 29.0278 29.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000512 512 200 175 36736 0.875232 3.65859 26.2746 30.8609 30.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 320 6.4e-05 512 85 275 0 7.26947 0.004992 192.7 200.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 6.4e-05 4096 140 2775 172032 131.043 62.8988 2002.75 1867.93 4064.87 3864.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000512 2048 400 850 23296 4.83939 3.44883 38.8835 136.411 183.682 183.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 6.4e-05 512 210 275 186368 19.6753 6.5665 29.6961 202.368 258.515 258.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 3.2e-05 2048 120 900 200704 186.758 56.1877 447.582 1674.65 2365.37 2365.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.000256 512 120 600 74368 1.44589 1.88141 20.6396 101.282 125.32 125.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 6.4e-05 512 230 400 215040 17.5122 6.5656 49.3372 202.362 275.985 276.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 2048 480 5150 240128 54.6589 28.2964 2783.26 837.705 3704.08 3704.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 0.001024 512 280 200 15232 0.405824 0.394592 1.61997 25.6581 28.167 28.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000512 512 200 175 36840 0.874496 5.21638 26.273 32.4164 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 6.4e-05 512 85 275 30720 42.4808 6.63136 8.22458 206.472 264.079 264.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 6.4e-05 4096 140 2775 170880 131.387 55.6167 2937.69 1670.57 4795.43 4795.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000512 2048 400 850 24000 4.87024 3.47475 59.4646 138.836 206.75 206.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 6.4e-05 512 210 275 199680 19.4124 6.65805 46.775 206.42 279.477 279.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 3.2e-05 2048 120 900 199680 187.107 56.023 656.735 1670.91 2570.98 2571.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.000256 512 120 600 74880 1.46118 1.89162 30.7246 101.54 135.691 135.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 6.4e-05 512 230 400 230400 17.12 6.63347 77.8348 206.423 308.23 308.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 2048 480 5150 240000 54.6796 28.3027 4113.23 835.555 5031.96 5032.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 0.001024 512 280 200 15600 0.411808 0.386592 2.40774 25.5369 28.8214 28.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000512 512 200 175 36720 0.875456 3.6511 26.2726 30.8531 30.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 320 6.4e-05 512 85 275 0 6.62528 0.005504 206.441 213.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 6.4e-05 4096 140 2775 168960 131.651 62.2449 1923.11 1877.58 3994.84 3781.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000512 2048 400 850 23040 4.84477 3.41808 37.8811 135.762 182.005 182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 6.4e-05 512 210 275 199680 19.3928 6.6296 31.2925 206.501 264.039 264.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 3.2e-05 2048 120 900 199680 186.672 55.968 434.725 1670.51 2348.06 2348.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.000256 512 120 600 74400 1.45338 1.88829 20.2687 101.877 125.558 125.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 6.4e-05 512 230 400 230400 17.0941 6.62157 51.9849 206.493 282.412 282.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 2048 480 5150 238080 54.9075 28.3359 2713.02 835.658 3632.09 3632.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 0.001024 512 280 200 15360 0.408992 0.387072 1.71114 25.6184 28.2128 28.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000512 512 200 175 36864 0.878592 5.25488 26.2948 32.4807 32.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 6.4e-05 512 85 275 32768 40.1396 6.53926 8.45485 198.24 253.647 253.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 6.4e-05 4096 140 2775 169984 131.427 55.5269 2801.53 1672 4660.65 4660.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000512 2048 400 850 24064 4.86771 3.4815 56.6862 137.997 203.131 203.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 6.4e-05 512 210 275 204800 19.4293 6.72746 45.9246 209.178 281.474 281.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 3.2e-05 2048 120 900 200704 186.775 55.9571 631.251 1671.68 2545.85 2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.000256 512 120 600 74752 1.44794 1.88474 29.356 101.432 134.197 134.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 6.4e-05 512 230 400 229376 17.6001 6.71005 74.1997 209.18 307.899 308.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 2048 480 5150 239616 54.5936 28.3978 3919.01 836.263 4838.43 4838.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 0.001024 512 280 200 15360 0.40384 0.38464 2.39014 25.5532 28.8036 28.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000512 512 200 175 36608 0.877344 3.63315 26.1847 30.7486 30.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 320 6.4e-05 512 85 275 0 5.68179 0.004128 176.065 181.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 6.4e-05 4096 140 2775 167936 131.99 61.2502 1965.76 1847.17 4006.43 3824.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000512 2048 400 850 22528 4.7951 3.36077 37.8639 134.468 180.586 180.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 6.4e-05 512 210 275 196608 20.0858 6.71261 31.289 209.064 267.357 267.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 3.2e-05 2048 120 900 196608 187.619 55.8899 435.569 1670.42 2349.69 2349.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.000256 512 120 600 74752 1.44998 1.81248 20.6535 101.465 125.451 125.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 6.4e-05 512 230 400 229376 17.6131 6.7049 52.4546 209.063 286.045 286.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 2048 480 5150 237568 54.9239 28.2692 2760.51 835.627 3679.5 3679.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 0.001024 512 280 200 14848 0.401408 0.38464 1.64646 25.4471 27.9676 28.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1900 0.000512 512 200 160 37184 0.881216 5.72416 26.2996 32.9588 33.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 6.4e-05 512 85 256 40960 41.779 6.70989 10.064 208.921 267.743 267.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 530 6.4e-05 4096 140 2784 169472 131.832 55.5831 2269.91 1674.99 4132.48 4132.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1020 0.000512 2048 400 864 23936 4.87818 3.46422 73.5165 135.844 217.807 217.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 820 6.4e-05 512 210 288 212992 18.8032 6.70483 37.6658 209.056 272.441 272.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 400 3.2e-05 2048 120 896 194560 191.172 56.0354 874.424 1674.99 2796.81 2796.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1670 0.000256 512 120 608 74944 1.45152 1.88426 21.178 101.476 126.06 126.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 6.4e-05 512 230 384 229376 17.57 6.70781 51.3888 208.861 284.735 284.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 2048 480 5152 242176 54.4578 28.3075 2901.84 837.707 3822.47 3822.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1240 0.001024 512 280 192 16128 0.407008 0.387136 2.96464 25.6477 29.4797 29.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1900 0.000512 512 200 160 37120 0.883072 5.72118 26.2881 32.9431 33.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 6.4e-05 512 85 256 32768 42.8214 6.7113 7.65331 209.003 266.457 266.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 530 6.4e-05 4096 140 2784 168960 132.347 55.5868 1859.45 1675.65 3723.2 3723.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1020 0.000512 2048 400 864 23808 4.89267 3.46483 72.9885 141.228 222.676 222.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 820 6.4e-05 512 210 288 212992 18.9338 6.7072 54.9735 208.951 289.773 289.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 3.2e-05 2048 120 896 194560 191.612 55.9762 874.335 1675.5 2797.62 2797.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1670 0.000256 512 120 608 74752 1.45203 1.88416 13.8866 101.422 118.716 118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 950 6.4e-05 512 230 384 229376 17.5874 6.7105 36.6314 208.955 270.09 270.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 2048 480 5152 241664 54.5379 28.4066 1864.98 837.979 2786.06 2786.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1240 0.001024 512 280 192 16128 0.405568 0.403456 2.95866 25.67 29.5123 29.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1900 0.000512 512 200 160 37200 0.88096 6.08429 26.3491 33.366 33.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 6.4e-05 512 85 256 40960 41.2732 6.62528 10.6641 206.398 265.225 265.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 530 6.4e-05 4096 140 2784 168960 132.493 55.718 2087.51 1676.87 3952.76 3952.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000512 2048 400 864 23840 4.89312 3.46726 71.1803 137.995 217.637 217.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 820 6.4e-05 512 210 288 215040 18.868 6.72893 37.8126 209.794 273.416 273.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 400 3.2e-05 2048 120 896 194560 191.049 56.1664 854.081 1676.77 2778.27 2778.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.000256 512 120 608 74960 1.46227 1.88992 21.8332 101.535 126.795 126.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 6.4e-05 512 230 384 230400 17.6936 6.72973 52.9932 209.787 287.414 287.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 2048 480 5152 241920 54.6683 28.367 2962.02 843.372 3888.6 3888.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 0.001024 512 280 192 16080 0.406208 0.388064 2.91238 25.6494 29.4345 29.5207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1900 0.000512 512 200 160 37120 0.88064 5.99715 26.2964 33.2285 33.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 6.4e-05 512 85 256 40960 41.236 6.62262 9.92733 206.254 264.302 264.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 530 6.4e-05 4096 140 2784 168960 132.182 55.6721 1347.14 1675.89 3211.06 3211.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1020 0.000512 2048 400 864 23680 4.868 3.44467 75.4083 139.746 223.571 223.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 820 6.4e-05 512 210 288 215040 18.8371 6.72435 26.2812 209.641 261.703 261.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 400 3.2e-05 2048 120 896 194560 191.281 56.1402 901.77 1676.11 2825.5 2825.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 0.000256 512 120 608 74720 1.45389 1.88416 14.2384 101.41 119.059 119.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 6.4e-05 512 230 384 230400 17.6538 6.72141 34.6309 209.636 268.863 269.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 2048 480 5152 241920 54.4871 28.321 1910.59 838.126 2831.69 2831.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1240 0.001024 512 280 192 16000 0.406976 0.391424 3.10166 27.4616 31.4332 31.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1900 0.000512 512 200 160 37152 0.881856 6.82202 26.3153 34.0718 34.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 6.4e-05 512 85 256 36864 41.6477 6.62957 7.01382 206.38 261.94 262.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 6.4e-05 4096 140 2784 168960 131.957 55.6523 2251.2 1673.94 4112.92 4113.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000512 2048 400 864 24000 4.85994 3.4729 46.0067 139.356 193.792 193.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 6.4e-05 512 210 288 211968 18.8033 6.69037 40.511 208.394 274.619 274.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 400 3.2e-05 2048 120 896 193536 190.052 56.0829 873.432 1674.48 2794.24 2794.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.000256 512 120 608 74880 1.45347 1.89002 23.8585 101.513 128.786 128.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 6.4e-05 512 230 384 227328 17.6234 6.69075 56.9271 208.394 289.847 290.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 2048 480 5152 241152 54.5612 28.3268 3202.16 837.173 4122.39 4122.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 0.001024 512 280 192 16032 0.405504 0.387584 3.35053 25.6182 29.8343 29.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1900 0.000512 512 200 160 37056 0.87872 6.62925 26.2648 33.8256 33.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 6.4e-05 512 85 256 24576 41.1948 6.54416 6.8783 198.024 252.905 253.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 530 6.4e-05 4096 140 2784 168960 131.74 55.5833 1452.46 1672.96 3312.92 3313.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000512 2048 400 864 23808 4.84637 3.45907 78.6047 137.129 224.142 224.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 820 6.4e-05 512 210 288 208896 18.6517 6.61987 26.1113 206.333 257.927 258.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 400 3.2e-05 2048 120 896 193536 189.744 55.9391 872.453 1672.8 2791.15 2791.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.000256 512 120 608 74688 1.44666 1.88298 15.549 101.445 120.395 120.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 6.4e-05 512 230 384 221184 17.7398 6.61818 36.395 206.211 267.18 267.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 2048 480 5152 241152 54.4412 28.4679 2046.3 836.627 2966.01 2966.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 0.001024 512 280 192 15936 0.406656 0.387072 3.17978 25.6449 29.6895 29.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000512 512 200 160 37184 0.878048 3.80509 26.3302 31.0643 31.1238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 6.4e-05 512 85 256 28672 41.6988 6.57069 5.52851 202.15 256.217 256.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 6.4e-05 4096 140 2784 168448 132.544 55.7183 2205.12 1673.06 4066.61 4066.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000512 2048 400 864 23968 4.88109 3.47955 45.4361 138.263 192.16 192.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 6.4e-05 512 210 288 215040 18.7932 6.74787 40.5581 209.318 275.631 275.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 400 3.2e-05 2048 120 896 193536 190.442 56.0386 826.342 1672.91 2745.93 2746.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.000256 512 120 608 74928 1.46138 1.88842 23.1807 101.499 128.099 128.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 6.4e-05 512 230 384 229376 17.6961 6.73059 56.4842 211.442 292.568 292.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 2048 480 5152 241024 54.7131 28.3607 3139.36 836.779 4059.38 4059.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 0.001024 512 280 192 16016 0.406656 0.388864 1.82067 25.6077 28.2986 28.3791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1900 0.000512 512 200 160 37072 0.878592 6.21984 26.304 33.4561 33.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 320 6.4e-05 512 85 256 0 6.43706 0.013152 192.583 199.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 6.4e-05 4096 140 2784 168448 132.174 62.1427 1412.52 1866.85 3473.94 3274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000512 2048 400 864 23296 4.83094 3.4177 28.9912 135.038 172.378 172.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 6.4e-05 512 210 288 207872 18.9068 6.64454 25.4672 207.054 258.286 258.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 400 3.2e-05 2048 120 896 193536 190.017 56.035 794.439 1673.97 2714.65 2714.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.000256 512 120 608 74816 1.45133 1.90736 15.1822 101.493 120.106 120.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 6.4e-05 512 230 384 222208 17.8079 6.6399 35.4537 207.152 267.264 267.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 2048 480 5152 240128 54.7632 28.2995 2004.92 837.229 2925.38 2925.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 0.001024 512 280 192 15904 0.403168 0.385472 3.00218 25.5763 29.4418 29.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1900 0.000512 512 200 160 36960 0.874496 6.35648 26.2699 33.5548 33.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 14 32 320 6.4e-05 512 85 256 0 6.57469 0.004352 202.285 208.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 530 6.4e-05 4096 140 2784 166656 133.161 62.3204 1162.09 1877.28 3235.1 3026.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000512 2048 400 864 22848 4.85814 3.39846 68.5332 136.268 213.159 213.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 820 6.4e-05 512 210 288 215040 18.8104 6.72768 22.0636 209.55 257.363 257.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 400 3.2e-05 2048 120 896 193536 190.346 56.2081 819.93 1674.54 2753.06 2753.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.000256 512 120 608 74592 1.46282 1.89168 12.6331 101.545 117.604 117.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 6.4e-05 512 230 384 225792 17.9896 6.73283 29.9967 223.969 278.904 279.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 2048 480 5152 239232 55.0743 28.4774 1637.36 837.58 2558.66 2558.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 0.001024 512 280 192 15792 0.407072 0.38368 2.91267 25.5377 29.3123 29.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000512 512 200 160 37120 0.879424 3.94349 26.3188 31.1912 31.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 6.4e-05 512 85 256 32768 42.8248 6.7071 6.40944 209.181 265.387 265.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 6.4e-05 4096 140 2784 168960 132.09 55.6058 2245.55 1677.17 4110.58 4110.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000512 2048 400 864 23808 4.8599 3.46522 45.9799 137.407 191.812 191.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 6.4e-05 512 210 288 212992 18.828 6.72765 41.0749 209.219 276.06 276.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 400 3.2e-05 2048 120 896 194560 189.958 56.1188 735.156 1677 2658.43 2658.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.000256 512 120 608 74752 1.45168 1.88211 23.6248 101.47 128.499 128.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 6.4e-05 512 230 384 229376 17.5939 6.70515 57.4788 209.135 291.133 291.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 2048 480 5152 241664 54.5391 28.3561 3084 838.868 4005.94 4006.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 0.001024 512 280 192 16128 0.407552 0.388832 1.82778 25.6763 28.3761 28.4548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000512 512 200 160 36992 0.878592 2.75517 26.2464 29.9297 29.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 320 6.4e-05 512 85 256 0 6.54077 0.004224 197.978 204.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 6.4e-05 4096 140 2784 167936 132.055 62.0912 1504.74 1868.65 3567.78 3363.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000512 2048 400 864 23552 4.87446 3.48154 31.1202 135.769 175.348 175.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 6.4e-05 512 210 288 212992 18.8356 6.7072 27.9668 209.008 262.723 262.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 400 3.2e-05 2048 120 896 192512 190.139 56.0448 729.725 1670.35 2646.46 2646.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.000256 512 120 608 74496 1.44842 1.82138 15.844 101.38 120.586 120.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 6.4e-05 512 230 384 229376 17.5854 6.70531 39.0993 209.01 272.614 272.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 2048 480 5152 239616 54.6196 28.3054 1968.78 835.431 2887.3 2887.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 0.001024 512 280 192 15872 0.4024 0.403328 1.23885 25.535 27.6567 27.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1900 0.000512 512 200 160 36864 0.877152 5.77395 26.2244 32.9257 32.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 320 6.4e-05 512 85 256 0 6.54278 0.01376 198.178 204.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 6.4e-05 4096 140 2784 165888 132.19 61.933 1228.75 1865.23 3288.35 3083.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000512 2048 400 864 23040 4.82893 3.41226 25.5478 134.232 168.123 168.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 820 6.4e-05 512 210 288 208896 18.6901 6.61747 22.827 206.472 254.817 254.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 400 3.2e-05 2048 120 896 190464 190.048 55.6319 748.941 1666.53 2661.36 2661.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.000256 512 120 608 74112 1.44896 1.82682 13.2033 101.297 117.846 117.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 6.4e-05 512 230 384 221184 17.7618 6.61299 31.5204 206.468 262.571 262.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 2048 480 5152 239616 54.3497 28.163 1641.46 833.53 2557.67 2557.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 0.001024 512 280 192 15744 0.4096 0.387072 2.7024 25.5881 29.1568 29.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000512 512 200 160 37152 0.888832 5.38995 26.3188 32.6489 32.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 6.4e-05 512 85 256 18432 41.9863 6.54794 5.2449 198 252.059 252.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 6.4e-05 4096 140 2784 169344 132.136 55.6998 3197.68 1674.9 5060.58 5060.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000512 2048 400 864 23904 4.86822 3.46394 65.4148 138.049 211.896 211.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 6.4e-05 512 210 288 211968 18.7004 6.67933 57.7502 207.217 290.56 290.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 3.2e-05 2048 120 896 193536 190.019 56.117 1072.01 1674.7 2993.05 2993.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.000256 512 120 608 74880 1.45818 1.88928 34.0576 101.491 138.968 139.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 6.4e-05 512 230 384 225792 17.6048 6.6601 80.5249 207.22 312.221 312.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 2048 480 5152 241920 54.5906 28.4447 4540.22 837.714 5461.16 5461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 0.001024 512 280 192 15984 0.411648 0.388032 2.61981 25.6623 29.155 29.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000512 512 200 160 37008 0.877536 3.44704 26.2803 30.6581 30.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 320 6.4e-05 512 85 256 0 6.54483 0.006144 198.076 204.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 6.4e-05 4096 140 2784 168192 131.734 62.1257 2024.73 1868.24 4087.08 3882.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000512 2048 400 864 23616 4.83434 3.44883 40.9303 135.985 185.297 185.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 6.4e-05 512 210 288 202752 18.8569 6.57376 35.8894 204.315 265.846 266.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 400 3.2e-05 2048 120 896 188928 190.136 55.9898 970.349 1671.18 2887.85 2888.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.000256 512 120 608 74592 1.44998 1.88406 22.3319 101.388 127.126 127.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 6.4e-05 512 230 384 221184 17.4448 6.57632 51.6159 204.414 280.263 280.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 2048 480 5152 239616 54.5972 28.3737 2869.89 835.173 3788.2 3788.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 0.001024 512 280 192 15840 0.409248 0.404544 1.70662 25.6145 28.2069 28.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000512 512 200 160 36936 0.876416 2.98678 26.2852 30.2005 30.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 320 6.4e-05 512 85 256 0 6.05242 0.00608 185.787 191.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 6.4e-05 4096 140 2784 165888 133.094 61.7355 1633.2 1856.74 3685.01 3493.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000512 2048 400 864 22464 4.82294 3.37478 32.4074 133.606 174.311 174.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 6.4e-05 512 210 288 207360 18.5534 6.58035 30.5452 204.381 260.271 260.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 400 3.2e-05 2048 120 896 186624 191.115 56.0383 1011.48 1670.16 2928.98 2929.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.000256 512 120 608 74304 1.45398 1.88595 18.4426 101.438 123.31 123.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 6.4e-05 512 230 384 221184 17.4928 6.588 42.7237 204.496 271.513 271.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 2048 480 5152 238464 55.0084 28.323 2351.72 835.439 3270.65 3270.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 0.001024 512 280 192 15552 0.403776 0.39952 1.58298 25.4794 27.9377 28.0067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000512 512 200 160 37120 0.880864 5.14253 26.3017 32.3794 32.4382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 6.4e-05 512 85 256 40960 41.2454 6.62416 10.4273 206.282 264.848 265.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 6.4e-05 4096 140 2784 168960 132.135 55.6759 2995.13 1675.88 4859 4859.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000512 2048 400 864 23680 4.83904 3.45437 60.406 135.644 204.447 204.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 6.4e-05 512 210 288 215040 18.8193 6.74816 55.3134 209.662 290.757 290.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 3.2e-05 2048 120 896 194560 189.57 56.1864 648.694 1675.8 2570.44 2570.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.000256 512 120 608 74720 1.45056 1.88813 32.1572 101.418 136.987 137.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 6.4e-05 512 230 384 230400 17.656 6.72746 77.7499 209.665 312.007 312.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 2048 480 5152 241920 54.475 28.3181 4240.59 838.041 5161.62 5161.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 0.001024 512 280 192 16000 0.405504 0.387744 2.44144 25.6125 28.9199 29.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000512 512 200 160 36960 0.87728 3.5369 26.2419 30.7063 30.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 320 6.4e-05 512 85 256 0 6.43478 0.004544 192.474 198.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 6.4e-05 4096 140 2784 168960 131.854 62.0544 2019.96 1868.73 4082.84 3883.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000512 2048 400 864 23040 4.82541 3.41075 39.9564 136.034 184.328 184.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 6.4e-05 512 210 288 204800 18.9839 6.61709 35.3249 206.251 267.39 267.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 32 400 3.2e-05 2048 120 896 194560 189.375 55.9968 931.464 1675.81 2852.84 2852.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.000256 512 120 608 74560 1.4487 1.88416 21.4383 101.361 126.204 126.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 6.4e-05 512 230 384 225280 17.45 6.61405 50.8316 206.248 281.356 281.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 2048 480 5152 240640 54.6248 28.3057 2830.95 838.205 3752.25 3752.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 0.001024 512 280 192 15680 0.405504 0.401408 1.64992 25.5561 28.0855 28.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000512 512 200 160 36960 0.877376 2.94736 26.3148 30.1932 30.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 320 6.4e-05 512 85 256 0 6.62365 0.004864 206.402 213.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 6.4e-05 4096 140 2784 165120 133.01 62.234 1658.77 1877.19 3731.45 3518.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000512 2048 400 864 23040 4.83286 3.42016 33.8447 136.782 178.978 179.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 6.4e-05 512 210 288 199680 19.3796 6.62938 29.2636 206.448 261.935 262.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 400 3.2e-05 2048 120 896 192000 189.252 56.0256 893.824 1670.84 2810.14 2810.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.000256 512 120 608 74400 1.45069 1.88774 18.0893 101.448 122.948 123.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 6.4e-05 512 230 384 215040 18.2481 6.62586 41.2381 206.547 272.874 273.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 2048 480 5152 238080 54.9177 28.3112 2352.87 835.474 3271.74 3271.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 0.001024 512 280 192 15840 0.407552 0.407552 1.30979 25.6165 27.8125 27.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000512 512 200 160 37056 0.880416 4.63053 26.263 31.8247 31.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 6.4e-05 512 85 256 24576 41.1823 6.53926 6.22867 198.021 252.24 252.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 6.4e-05 4096 140 2784 168960 131.734 55.5896 2826.88 1672.98 4687.34 4687.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000512 2048 400 864 23808 4.84179 3.45747 57.737 136.66 202.796 202.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 6.4e-05 512 210 288 208896 18.6595 6.63347 50.6085 206.211 282.327 282.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 3.2e-05 2048 120 896 193536 189.076 55.941 613.125 1672.72 2531.05 2531.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.000256 512 120 608 74688 1.44605 1.88477 30.0729 101.444 134.92 135.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 6.4e-05 512 230 384 221184 17.7132 6.62032 70.478 206.21 301.238 301.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 2048 480 5152 241152 54.3914 28.2832 4010.86 839.894 4933.62 4933.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 0.001024 512 280 192 15936 0.405664 0.387072 2.27434 25.6484 28.7861 28.8645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000512 512 200 160 36864 0.876544 3.29728 26.2021 30.4283 30.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 320 6.4e-05 512 85 256 0 6.53926 0.004608 198.016 204.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 6.4e-05 4096 140 2784 165888 132.163 61.9459 1799.78 1863.69 3857.82 3653.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000512 2048 400 864 23040 4.8289 3.42003 36.3854 134.149 178.887 178.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 6.4e-05 512 210 288 208896 18.6831 6.61136 33.1524 206.307 264.968 265.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 3.2e-05 2048 120 896 190464 188.659 55.7637 391.39 1664.97 2300.97 2301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.000256 512 120 608 74112 1.44589 1.76333 19.6364 101.253 124.17 124.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 6.4e-05 512 230 384 221184 17.7497 6.61914 46.2706 206.967 277.82 277.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 2048 480 5152 239616 54.3236 28.4711 2590.47 832.812 3506.25 3506.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 0.001024 512 280 192 15744 0.41152 0.387584 1.63808 25.5705 28.094 28.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000512 512 200 160 36864 0.876544 3.004 26.5141 30.4477 30.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 320 6.4e-05 512 85 256 0 6.5367 0.004736 199.953 206.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 6.4e-05 4096 140 2784 165888 131.011 61.6948 1567.3 1873.42 3633.67 3427.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000512 2048 400 864 23040 4.79309 3.3792 31.9673 134.781 175.022 175.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 6.4e-05 512 210 288 184320 19.129 6.53107 25.6929 200.002 251.566 251.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 32 400 3.2e-05 2048 120 896 184320 189.191 55.3179 766.297 1672.7 2683.69 2683.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.000256 512 120 608 74304 1.44998 1.88573 17.148 101.929 122.486 122.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 6.4e-05 512 230 384 202752 17.7594 6.53645 36.8518 200.006 261.356 261.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 2048 480 5152 235008 54.6457 28.0453 2204.04 836.812 3123.7 3123.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 0.001024 512 280 192 15552 0.4096 0.402336 1.28477 25.6292 27.8016 27.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000512 512 200 160 37100 0.88064 4.87898 26.3014 32.1108 32.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 6.4e-05 512 85 256 25600 43.212 6.63952 6.42387 206.292 262.842 263.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 6.4e-05 4096 140 2784 168000 133.019 55.7364 2770.08 1674.31 4633.31 4633.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000512 2048 400 864 23600 4.87882 3.46874 56.1677 137.887 202.504 202.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 6.4e-05 512 210 288 204800 19.05 6.6561 49.11 206.252 281.28 281.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 3.2e-05 2048 120 896 192000 190.266 56.0987 598.66 1674.76 2519.97 2520.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.000256 512 120 608 74800 1.45862 1.88992 29.9254 101.481 134.829 134.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 6.4e-05 512 230 384 224000 17.5873 6.63296 70.5458 206.247 301.225 301.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 2048 480 5152 241600 54.7108 28.3774 3944.17 837.508 4864.96 4865.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 0.001024 512 280 192 16000 0.40816 0.38912 2.38083 25.658 28.9114 28.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000512 512 200 160 37000 0.879904 3.35258 26.3181 30.6018 30.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 320 6.4e-05 512 85 256 0 6.63277 0.00528 206.404 213.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 6.4e-05 4096 140 2784 166400 132.578 62.193 1919.32 1873.8 3988.14 3775.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000512 2048 400 864 23200 4.84419 3.41658 38.7729 135.373 182.51 182.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 6.4e-05 512 210 288 204800 19.0539 6.63347 34.381 206.461 266.744 266.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 3.2e-05 2048 120 896 185600 190.491 55.925 401.592 1666.87 2315.07 2315.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.000256 512 120 608 74400 1.45155 1.87187 20.7278 101.317 125.443 125.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 6.4e-05 512 230 384 217600 18.0624 6.63107 47.6892 206.45 279.052 279.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 2048 480 5152 240000 54.5477 28.2501 2746.45 833.798 3663.21 3663.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 0.001024 512 280 192 15600 0.417344 0.385024 1.64659 25.5894 28.128 28.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000512 512 200 160 36900 0.879648 3.11706 26.3191 30.3672 30.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 320 6.4e-05 512 85 256 0 6.63997 0.005696 206.466 213.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 6.4e-05 4096 140 2784 168000 133.114 62.3973 1604.89 1882.95 3683.6 3470.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000512 2048 400 864 22800 4.87984 3.43616 32.4206 137.42 178.255 178.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 6.4e-05 512 210 288 192000 20.0195 6.63834 27.023 206.518 260.411 260.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 3.2e-05 2048 120 896 192000 190.828 56.1446 777.918 1675.7 2700.78 2700.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.000256 512 120 608 73800 1.45613 1.88211 17.4062 100.197 121.012 121.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 6.4e-05 512 230 384 211200 18.6204 6.64016 38.9526 206.631 271.061 271.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 2048 480 5152 240000 55.0409 28.3884 2276.48 838.336 3198.41 3198.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 0.001024 512 280 192 15600 0.409216 0.4088 1.36752 25.6627 27.918 27.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000512 512 200 160 37072 0.880224 4.60704 26.2861 31.8259 31.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 320 6.4e-05 512 85 256 0 6.43539 0.004448 192.443 198.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 6.4e-05 4096 140 2784 168448 132.153 62.1041 2709.27 1865.73 4769.5 4570.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000512 2048 400 864 23296 4.82698 3.41811 54.3322 134.962 197.641 197.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 6.4e-05 512 210 288 207872 18.89 6.6432 48.4938 207.013 281.25 281.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 3.2e-05 2048 120 896 193536 189.281 56.0067 585.034 1673.56 2504.07 2504.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.000256 512 120 608 74816 1.44992 1.88826 29.1542 101.454 134.019 134.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 6.4e-05 512 230 384 222208 17.8088 6.64435 67.9041 206.906 299.475 299.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 2048 480 5152 240128 54.7624 28.308 3838.62 836.617 4758.48 4758.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 0.001024 512 280 192 15904 0.405504 0.387072 2.25616 25.5656 28.7013 28.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000512 512 200 160 36960 0.876544 3.39254 26.3043 30.624 30.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 320 6.4e-05 512 85 256 0 6.43853 0.005504 192.659 199.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 6.4e-05 4096 140 2784 168448 131.901 62.0562 1888.63 1867.57 3950.41 3751.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000512 2048 400 864 23296 4.84086 3.44077 37.8446 135.333 181.557 181.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 6.4e-05 512 210 288 200704 18.613 6.57091 32.7645 202.33 260.484 260.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 3.2e-05 2048 120 896 193536 188.971 56.0415 408.976 1674.32 2328.49 2328.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.000256 512 120 608 74368 1.4505 1.88006 20.1177 101.267 124.786 124.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 6.4e-05 512 230 384 215040 17.5195 6.56307 45.859 202.328 272.478 272.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 2048 480 5152 240128 54.6434 28.2725 2682.58 837.551 3603.21 3603.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 0.001024 512 280 192 15680 0.407616 0.389344 1.76083 25.6525 28.2954 28.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000512 512 200 160 36624 0.872448 2.9247 26.1349 29.9859 30.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000512 512 200 160 37080 0.880192 4.68992 26.3231 31.9442 32.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 6.4e-05 512 85 256 30720 42.4918 6.64035 7.30838 206.477 263.192 263.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 6.4e-05 4096 140 2784 167040 132.594 55.6319 2662.61 1670.59 4521.59 4521.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000512 2048 400 864 23520 4.8863 3.4791 53.3728 136.724 198.565 198.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 6.4e-05 512 210 288 207360 18.8728 6.65379 47.3802 206.42 279.538 279.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 3.2e-05 2048 120 896 192000 189.454 55.9388 571.642 1670.28 2487.51 2487.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.000256 512 120 608 74880 1.46048 1.88778 28.354 101.537 133.314 133.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 6.4e-05 512 230 384 222720 17.7 6.63514 66.4578 206.425 297.433 297.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 2048 480 5152 240000 54.6862 28.3443 3760.44 838.357 4682.01 4682.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 0.001024 512 280 192 15840 0.406432 0.385408 2.11952 25.541 28.5289 28.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000512 512 200 160 36960 0.878592 3.39968 26.2956 30.6264 30.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 320 6.4e-05 512 85 256 0 6.62586 0.005184 206.269 212.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 6.4e-05 4096 140 2784 165120 132.971 62.2347 1855.87 1876.18 3927.5 3714.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000512 2048 400 864 23040 4.83533 3.41811 38.642 135.675 182.667 182.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 6.4e-05 512 210 288 199680 19.3788 6.62528 33.056 206.308 265.578 265.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 3.2e-05 2048 120 896 192000 189.041 55.9023 410.029 1669.82 2324.98 2325.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.000256 512 120 608 74400 1.45027 1.80429 20.2612 101.406 124.994 125.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 6.4e-05 512 230 384 215040 18.2459 6.63142 46.3402 206.308 277.735 277.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 2048 480 5152 238080 54.8908 28.351 2660.11 834.93 3578.45 3578.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 0.001024 512 280 192 15840 0.407936 0.386688 1.46755 25.6117 27.9599 28.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000512 512 200 160 36720 0.878144 2.88339 26.2235 30.0385 30.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 320 6.4e-05 512 85 256 0 6.06413 0.004512 185.773 191.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 6.4e-05 4096 140 2784 167040 132.834 61.7712 1562.27 1856.29 3613.43 3421.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000512 2048 400 864 21600 4.7871 3.32413 30.1791 132.468 170.86 170.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 6.4e-05 512 210 288 184320 19.7543 6.57456 25.51 201.266 253.329 253.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 3.2e-05 2048 120 896 184320 191.508 55.9636 326.111 1670.2 2243.97 2244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.000256 512 120 608 74160 1.45971 1.89414 16.8265 101.495 121.747 121.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 6.4e-05 512 230 384 207360 17.9866 6.57408 37.4264 201.266 263.465 263.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 2048 480 5152 236160 55.2852 28.5286 2187.6 835.354 3106.93 3107.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 0.001024 512 280 192 15120 0.401408 0.380928 1.33926 25.3736 27.5799 27.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000512 512 200 160 36992 0.876544 4.55885 26.2362 31.722 31.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 320 6.4e-05 512 85 256 0 6.53766 0.005056 197.897 204.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 6.4e-05 4096 140 2784 167936 132.062 62.0794 2656.42 1867.91 4718.71 4514.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000512 2048 400 864 23552 4.88522 3.48266 54.3593 137.88 200.709 200.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 6.4e-05 512 210 288 212992 18.8353 6.70515 48.8577 208.967 283.577 283.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 3.2e-05 2048 120 896 192512 189.092 55.941 575.828 1670.44 2491.48 2491.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.000256 512 120 608 74496 1.45027 1.88486 28.335 101.366 133.109 133.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 6.4e-05 512 230 384 229376 17.5961 6.70515 68.6527 208.927 302.096 302.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 2048 480 5152 239616 54.618 28.2542 3765.59 835.081 4683.71 4683.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 0.001024 512 280 192 15872 0.4056 0.387072 2.03379 25.5324 28.4468 28.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000512 512 200 160 36864 0.876352 3.38045 26.2362 30.544 30.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000512 512 200 160 36480 0.872416 2.80666 26.088 29.8207 29.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 320 6.4e-05 512 85 256 0 6.53875 0.00512 198.256 204.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 6.4e-05 4096 140 2784 159744 132.775 61.5236 1568.31 1849.42 3612.27 3407.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000512 2048 400 864 23040 4.85978 3.4463 33.4807 134.456 176.34 176.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 6.4e-05 512 210 288 196608 18.2533 6.53802 27.9687 198.303 251.279 251.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 3.2e-05 2048 120 896 184320 187.62 55.255 339.755 1650.78 2233.6 2233.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.000256 512 120 608 73728 1.44931 1.70918 17.2974 100.74 121.265 121.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 6.4e-05 512 230 384 196608 18.2634 6.53722 36.7643 198.306 260.081 260.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 2048 480 5152 233472 54.5751 27.9468 2254.02 825.577 3162.28 3162.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 0.001024 512 280 192 14592 0.39936 0.374784 1.43472 25.206 27.5034 27.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1900 0.000512 512 200 160 37184 0.880992 5.86138 26.306 33.0993 33.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 6.4e-05 512 85 280 24576 43.6866 6.70925 6.96845 208.957 266.587 266.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 530 6.4e-05 4096 140 2760 169984 131.714 55.6032 2310.24 1675.33 4173.06 4173.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1020 0.000512 2048 400 840 23936 4.87424 3.46112 72.2509 137.929 218.617 218.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 820 6.4e-05 512 210 280 202752 19.5848 6.70342 35.373 208.911 270.783 270.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 400 3.2e-05 2048 120 920 199680 189.314 56.0105 967.214 1675.25 2887.98 2888.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1670 0.000256 512 120 600 74944 1.45341 1.88595 21.4949 101.484 126.389 126.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 6.4e-05 512 230 400 225280 17.9087 6.70506 53.1529 208.907 286.885 287.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 2048 480 5160 242176 54.4062 28.2972 2949.01 837.853 3869.73 3869.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1240 0.001024 512 280 200 15744 0.406496 0.387072 3.13482 25.6503 29.6553 29.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1900 0.000512 512 200 160 37120 0.882688 5.86086 26.3035 33.0997 33.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 6.4e-05 512 85 280 16384 44.8511 6.71498 4.59354 209.133 265.562 265.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 530 6.4e-05 4096 140 2760 169984 131.838 55.6284 1670.55 1676.79 3534.98 3535.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1020 0.000512 2048 400 840 23808 4.88733 3.46518 71.9291 138.741 219.125 219.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 820 6.4e-05 512 210 280 200704 19.8244 6.70925 51.4891 209.093 287.324 287.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 3.2e-05 2048 120 920 198656 189.842 56.0725 962.392 1676.62 2885.12 2885.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1670 0.000256 512 120 600 74752 1.4505 1.88576 13.9817 101.538 118.937 119.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 950 6.4e-05 512 230 400 225280 17.9172 6.71043 34.5109 209.095 268.447 268.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 2048 480 5160 241664 54.5143 28.2958 1897.81 840.201 2820.99 2821.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1240 0.001024 512 280 200 15744 0.40784 0.38912 3.15043 25.6776 29.6972 29.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1900 0.000512 512 200 160 37200 0.884448 6.74406 26.3412 34.02 34.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 6.4e-05 512 85 280 20480 43.6279 6.63142 6.73424 206.379 263.641 263.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 530 6.4e-05 4096 140 2760 170240 131.975 55.7039 2370.77 1676.67 4235.28 4235.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000512 2048 400 840 23840 4.87478 3.46726 78.8876 140.238 227.574 227.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 820 6.4e-05 512 210 280 204800 19.5964 6.73533 39.7538 209.76 276.055 276.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 400 3.2e-05 2048 120 920 199680 188.939 56.1644 972.274 1676.58 2894.15 2894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.000256 512 120 600 74960 1.46022 1.89072 24.732 101.535 129.691 129.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 6.4e-05 512 230 400 225280 18.0604 6.73389 60.6993 209.756 295.468 295.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 2048 480 5160 241920 54.634 28.3771 3344.84 838.57 4266.63 4266.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 0.001024 512 280 200 15760 0.407392 0.387072 3.29971 25.6482 29.8169 29.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1900 0.000512 512 200 160 37120 0.879232 6.6352 26.3217 33.8864 33.9442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 6.4e-05 512 85 280 20480 43.5853 6.62118 6.3407 206.437 263.245 263.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 530 6.4e-05 4096 140 2760 170240 131.707 55.6786 1507.83 1677.17 3372.55 3372.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1020 0.000512 2048 400 840 23680 4.85373 3.44474 82.9741 136.769 228.144 228.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 820 6.4e-05 512 210 280 204800 19.58 6.72256 27.4433 209.825 263.784 263.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 400 3.2e-05 2048 120 920 199680 189.298 56.0681 1031.81 1677.58 2954.96 2955.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.000256 512 120 600 74720 1.45222 1.99702 15.9325 101.46 120.915 121.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 6.4e-05 512 230 400 225280 18.0535 6.71949 39.3902 209.823 274.198 274.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 2048 480 5160 241920 54.4805 28.3857 2130.39 838.772 3052.2 3052.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1240 0.001024 512 280 200 15680 0.406656 0.386848 3.5367 25.6276 30.0301 30.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1900 0.000512 512 200 160 37080 0.877024 6.61338 26.3186 33.8609 33.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 320 6.4e-05 512 85 280 0 6.63146 0.004384 206.349 213.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 530 6.4e-05 4096 140 2760 168960 132.053 62.2661 1638.08 1876.84 3709.48 3496.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1020 0.000512 2048 400 840 23520 4.9064 3.46931 82.8472 138.69 230.022 230.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 820 6.4e-05 512 210 280 199680 19.4214 6.63462 22.6008 206.502 255.37 255.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 400 3.2e-05 2048 120 920 195840 189.954 55.9536 1005.79 1670.29 2922.18 2922.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1670 0.000256 512 120 600 74880 1.46013 1.88842 13.2511 101.541 118.211 118.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 6.4e-05 512 230 400 215040 18.2892 6.62906 31.1887 213.49 269.807 269.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 2048 480 5160 240000 54.6586 28.3707 1726.42 835.284 2644.9 2645.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1240 0.001024 512 280 200 15360 0.405504 0.383936 3.5191 25.5442 29.9265 30.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1900 0.000512 512 200 160 37152 0.88064 6.00842 26.2987 33.2395 33.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 6.4e-05 512 85 280 12288 44.6869 6.62243 2.86854 206.255 260.7 260.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 6.4e-05 4096 140 2760 169728 131.717 55.6639 2159.52 1672.97 4020.04 4020.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000512 2048 400 840 24000 4.86355 3.47546 43.5483 137.218 189.208 189.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 6.4e-05 512 210 280 202752 19.4774 6.68483 35.8121 208.279 270.466 270.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 400 3.2e-05 2048 120 920 198144 188.861 56.09 858.965 1673.57 2777.68 2777.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.000256 512 120 600 74880 1.4529 1.88576 22.5435 101.491 127.448 127.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 6.4e-05 512 230 400 224256 17.8919 6.68672 55.6709 208.269 288.735 288.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 2048 480 5160 241152 54.5329 28.2971 3085.22 836.669 4004.89 4005.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 0.001024 512 280 200 15648 0.405152 0.386752 2.94483 25.6185 29.4256 29.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1900 0.000512 512 200 160 37056 0.878592 5.888 26.5205 33.3373 33.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 320 6.4e-05 512 85 280 0 9.12141 0.012 199.861 209.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 6.4e-05 4096 140 2760 168960 131.701 64.7192 1404.78 1889.21 3490.66 3281.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000512 2048 400 840 23808 4.86867 3.45446 64.1358 136.877 209.44 209.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 820 6.4e-05 512 210 280 196608 19.5662 6.61667 23.1868 208.228 257.81 257.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 400 3.2e-05 2048 120 920 196608 188.928 55.9309 842.022 1689.59 2776.65 2776.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.000256 512 120 600 74688 1.45203 1.88566 14.9255 101.941 120.275 120.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 6.4e-05 512 230 400 221184 17.739 6.61939 36.255 208.227 269.057 269.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 2048 480 5160 241152 54.4284 28.3894 2010.4 844.975 2938.36 2938.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 0.001024 512 280 200 15552 0.4064 0.388096 2.7984 25.7666 29.432 29.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1900 0.000512 512 200 160 37008 0.87872 5.88186 26.264 33.0757 33.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 40 320 6.4e-05 512 85 280 0 6.54541 0.004096 197.953 204.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 530 6.4e-05 4096 140 2760 168192 131.757 62.1256 1156.42 1867.09 3217.64 3013.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000512 2048 400 840 23616 4.85485 3.44272 64.1376 139.082 211.624 211.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 820 6.4e-05 512 210 280 193536 19.5256 6.57408 19.0505 204.189 249.552 249.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 400 3.2e-05 2048 120 920 193536 190.463 55.9378 910.064 1668.76 2825.42 2825.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 0.000256 512 120 600 74592 1.4513 1.8855 12.5102 101.358 117.274 117.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 6.4e-05 512 230 400 211968 18.1283 6.58432 28.9748 204.31 258.213 258.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 2048 480 5160 239616 54.5876 28.2808 1645.03 834.664 2562.72 2562.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 0.001024 512 280 200 15552 0.407232 0.385952 2.80432 25.6102 29.2812 29.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000512 512 200 160 37184 0.879296 5.04422 26.322 32.299 32.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 6.4e-05 512 85 280 14336 43.3905 6.57613 4.40557 202.117 256.757 256.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 6.4e-05 4096 140 2760 169344 132.018 55.7011 3074.7 1672.76 4935.35 4935.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000512 2048 400 840 23968 4.88157 3.47402 63.0349 137.065 208.555 208.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 6.4e-05 512 210 280 204288 19.5979 6.74762 52.1387 209.281 287.98 288.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 400 3.2e-05 2048 120 920 198912 188.014 56.0751 1119.2 1687.87 3051.34 3051.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.000256 512 120 600 74928 1.45818 1.74285 32.3488 101.496 137.117 137.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 6.4e-05 512 230 400 225792 17.9855 6.72675 79.9074 209.275 314.108 314.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 2048 480 5160 241024 54.6587 28.363 4404.07 836.485 5323.74 5323.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 0.001024 512 280 200 15680 0.406656 0.38928 2.72966 25.6042 29.2078 29.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000512 512 200 160 37072 0.878016 3.32397 26.3093 30.5638 30.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 320 6.4e-05 512 85 280 0 6.45939 0.006144 192.621 199.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 6.4e-05 4096 140 2760 168448 132.134 62.1486 1926.77 1867.26 3988.56 3789.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000512 2048 400 840 23296 4.8297 3.41952 38.608 136.077 183.034 183.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 6.4e-05 512 210 280 200704 19.409 6.64371 32.6785 207.105 266.046 266.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 400 3.2e-05 2048 120 920 197120 188.59 56.0036 1138.29 1674.5 3057.58 3057.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.000256 512 120 600 74816 1.45408 1.84115 20.8214 101.503 125.712 125.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 6.4e-05 512 230 400 222208 17.8036 6.63853 50.8258 207.105 282.589 282.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 2048 480 5160 240128 54.7511 28.3313 2756.75 837.443 3677.44 3677.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 0.001024 512 280 200 15456 0.40576 0.40208 4.38448 25.5797 30.8476 30.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1900 0.000512 512 200 160 36960 0.876544 9.42634 26.2494 36.6053 36.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 320 6.4e-05 512 85 280 0 6.5759 0.01296 202.111 208.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 6.4e-05 4096 140 2760 169344 132.154 62.3324 1576.15 1875.65 3646.54 3437.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000512 2048 400 840 22848 4.84211 3.40781 30.6395 136.635 175.63 175.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 820 6.4e-05 512 210 280 204288 19.5739 6.72768 27.7312 209.365 263.613 263.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 400 3.2e-05 2048 120 920 198912 188.101 56.0435 1203.99 1673.1 3121.44 3121.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.000256 512 120 600 74592 1.46026 1.89062 17.0792 101.496 121.998 122.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 6.4e-05 512 230 400 225792 17.9995 6.72976 42.2407 209.375 276.555 276.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 2048 480 5160 239232 55.0755 28.3862 2237.08 840.068 3160.78 3160.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 0.001024 512 280 200 15456 0.404384 0.385248 4.3601 25.5271 30.7524 30.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000512 512 200 160 37120 0.880672 4.8727 26.2778 32.084 32.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 6.4e-05 512 85 280 16384 44.8436 6.71126 4.75014 208.928 265.503 265.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 6.4e-05 4096 140 2760 169984 131.779 55.6146 2877.02 1675.08 4739.65 4739.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000512 2048 400 840 23808 4.85962 3.46653 57.5453 140.27 206.241 206.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 6.4e-05 512 210 280 200704 19.7314 6.72758 47.998 208.88 283.549 283.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 400 3.2e-05 2048 120 920 198656 188.112 56.1741 1037.13 1674.91 2956.51 2956.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.000256 512 120 600 74752 1.45114 1.88262 30.464 101.417 135.285 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 6.4e-05 512 230 400 225280 17.9073 6.7031 74.8048 208.874 308.501 308.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 2048 480 5160 241664 54.481 28.3341 4061.9 837.724 4982.6 4982.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 0.001024 512 280 200 15744 0.408192 0.38912 2.58224 25.6692 29.1171 29.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000512 512 200 160 36992 0.8832 3.23741 26.2451 30.4191 30.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 320 6.4e-05 512 85 280 0 6.53926 0.0056 197.966 204.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 6.4e-05 4096 140 2760 167936 132.005 62.0937 1812.96 1868.5 3875.8 3671.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000512 2048 400 840 23552 4.88042 3.48586 36.3951 137.865 182.727 182.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 6.4e-05 512 210 280 196608 20.0768 6.70774 30.8141 208.995 266.799 266.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 400 3.2e-05 2048 120 920 196608 188.035 55.8806 949.847 1670.19 2864.15 2864.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.000256 512 120 600 74496 1.45046 1.88557 19.733 101.387 124.549 124.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 6.4e-05 512 230 400 221184 18.2113 6.7072 48.2224 209.088 282.436 282.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 2048 480 5160 239616 54.5905 28.3484 2469.35 835.371 3387.83 3387.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 0.001024 512 280 200 15360 0.405504 0.403168 1.56912 25.5335 27.9839 28.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000512 512 200 160 36864 0.875968 2.70464 26.2046 29.8384 29.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 320 6.4e-05 512 85 280 0 7.0207 0.004128 197.961 205.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 6.4e-05 4096 140 2760 165888 132.186 62.4028 1454.78 1862.99 3512.61 3307.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000512 2048 400 840 23040 4.83021 3.41398 29.9153 136.231 174.49 174.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 6.4e-05 512 210 280 196608 19.5773 6.61504 25.0726 206.247 257.718 257.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 400 3.2e-05 2048 120 920 190464 188.885 55.7956 986.618 1664.51 2896 2896.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.000256 512 120 600 74112 1.45114 1.87971 15.963 101.249 120.633 120.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 6.4e-05 512 230 400 221184 17.7501 6.61302 39.1975 206.351 270.127 270.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 2048 480 5160 239616 54.342 28.2516 2030.12 832.592 2945.47 2945.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 0.001024 512 280 200 15360 0.417312 0.400416 3.69936 27.9614 32.5503 32.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000512 512 200 160 37152 0.882688 4.84477 26.3398 32.1216 32.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 320 6.4e-05 512 85 280 0 6.55088 0.004608 198.052 204.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 6.4e-05 4096 140 2760 169344 132.191 62.2651 2927.93 1874.17 4996.79 4792.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000512 2048 400 840 23904 4.8681 3.46928 59.3607 139.191 206.989 207.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 6.4e-05 512 210 280 198144 19.6833 6.66074 48.991 207.37 282.921 283.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 3.2e-05 2048 120 920 198144 188.626 56.078 977.426 1676.16 2898.48 2898.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.000256 512 120 600 74880 1.45792 1.88816 31.5514 101.534 136.504 136.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 6.4e-05 512 230 400 221184 18.0018 6.66374 76.2681 207.371 308.518 308.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 2048 480 5160 241920 54.5862 28.3525 4215.54 838.146 5136.78 5136.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 0.001024 512 280 200 15696 0.407712 0.407008 2.60253 25.6698 29.1591 29.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000512 512 200 160 37008 0.880896 3.46192 26.2691 30.6627 30.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 320 6.4e-05 512 85 280 0 6.54547 0.005504 197.985 204.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 6.4e-05 4096 140 2760 168192 131.749 62.1288 1897.16 1867.37 3958.65 3754.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000512 2048 400 840 23616 4.83418 3.44614 38.3893 133.835 180.604 180.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 6.4e-05 512 210 280 193536 19.5246 6.57379 30.9549 204.216 261.481 261.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 400 3.2e-05 2048 120 920 193536 189.051 55.9732 879.578 1669.01 2793.8 2793.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.000256 512 120 600 74592 1.45219 1.80429 20.356 101.355 125.054 125.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 6.4e-05 512 230 400 211968 18.125 6.57818 47.3222 204.315 276.553 276.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 2048 480 5160 239616 54.6054 28.2873 2703.44 834.777 3621.28 3621.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 0.001024 512 280 200 15552 0.405504 0.405504 1.60528 25.6131 28.1012 28.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000512 512 200 160 36936 0.877056 3.11571 26.2629 30.3067 30.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1900 0.000512 512 200 160 36864 0.878432 7.51206 26.2889 34.7286 34.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 320 6.4e-05 512 85 280 0 6.53926 0.0136 198.242 204.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 6.4e-05 4096 140 2760 165888 131.046 61.7 1469.32 1857.37 3519.69 3314.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000512 2048 400 840 23040 4.79683 3.37741 29.9209 132.856 171.053 171.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 6.4e-05 512 210 280 184320 19.1381 6.54131 23.7153 198.291 247.894 248.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 400 3.2e-05 2048 120 920 184320 189.348 55.3784 908.851 1658.36 2812.12 2812.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.000256 512 120 600 74304 1.44925 1.90502 16.165 101.499 121.09 121.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 6.4e-05 512 230 400 202752 17.7461 6.53709 36.2693 198.291 259.057 259.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 2048 480 5160 235008 54.6574 27.9968 2093.82 832.49 3009.12 3009.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 0.001024 512 280 200 14976 0.403648 0.38912 3.34054 25.5241 29.7292 29.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000512 512 200 160 37120 0.87712 4.79846 26.3011 32.031 32.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 6.4e-05 512 85 280 20480 43.5826 6.62947 5.66282 206.28 262.426 262.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 6.4e-05 4096 140 2760 170240 131.716 55.6786 2775.42 1675.87 4638.86 4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000512 2048 400 840 23680 4.83718 3.45088 55.4291 137.96 201.778 201.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 6.4e-05 512 210 280 204800 19.5748 6.75072 47.4034 209.664 283.605 283.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 3.2e-05 2048 120 920 199680 187.975 56.0408 634.537 1675.67 2554.42 2554.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.000256 512 120 600 74720 1.45197 1.88621 29.4101 101.419 134.238 134.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 6.4e-05 512 230 400 225280 18.0426 6.72176 72.4773 209.662 307.118 307.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 2048 480 5160 241920 54.487 28.3668 3937.85 855.138 4876.03 4876.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 0.001024 512 280 200 15680 0.405504 0.387072 2.36435 25.6153 28.8451 28.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000512 512 200 160 36960 0.878272 3.29933 26.2463 30.4769 30.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 320 6.4e-05 512 85 280 0 6.43331 0.005312 192.506 199.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 6.4e-05 4096 140 2760 168960 131.861 62.057 1871.04 1868.84 3934.05 3735.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000512 2048 400 840 23040 4.82515 3.41363 36.6946 134.994 180.027 180.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 6.4e-05 512 210 280 194560 19.7438 6.6193 30.9391 206.286 263.799 263.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 3.2e-05 2048 120 920 199680 187.798 55.9821 852.652 1676.55 2773.17 2773.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.000256 512 120 600 74560 1.44794 1.88416 20.2969 101.371 125.072 125.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 6.4e-05 512 230 400 215040 18.2149 6.61914 47.5954 206.28 278.925 279.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 2048 480 5160 240640 54.6572 28.4468 2675.25 838.277 3596.8 3596.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 0.001024 512 280 200 15360 0.404 0.404064 1.72966 25.5556 28.1658 28.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000512 512 200 160 36960 0.878304 3.10506 26.3224 30.3574 30.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 320 6.4e-05 512 85 280 0 6.63117 0.004512 206.447 213.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 6.4e-05 4096 140 2760 168960 131.623 62.2514 1570.74 1877.64 3642.49 3429.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000512 2048 400 840 23040 4.84106 3.41782 31.0925 134.703 174.152 174.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 6.4e-05 512 210 280 199680 19.3808 6.62915 27.0021 206.504 259.729 259.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 400 3.2e-05 2048 120 920 192000 189.412 55.9133 800.985 1670.57 2717.08 2717.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.000256 512 120 600 74400 1.44998 1.88621 17.0672 101.464 121.956 122.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 6.4e-05 512 230 400 215040 18.2404 6.63091 40.2855 206.598 271.967 272.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 2048 480 5160 238080 54.9131 28.4466 2220.62 835.695 3139.84 3139.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 0.001024 512 280 200 15360 0.407072 0.404352 1.34765 25.6227 27.8546 27.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000512 512 200 160 36800 0.876864 2.62755 26.2673 29.8224 29.8802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000512 512 200 160 37056 0.880192 4.58547 26.2876 31.8041 31.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 320 6.4e-05 512 85 280 0 6.53952 0.005984 198.091 204.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 6.4e-05 4096 140 2760 168960 131.71 62.1468 2615.79 1872.49 4682.38 4477.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000512 2048 400 840 23808 4.84048 3.45254 51.9676 137.798 198.158 198.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 6.4e-05 512 210 280 196608 19.5897 6.61914 42.7412 206.387 275.557 275.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 3.2e-05 2048 120 920 196608 188.203 55.937 588.478 1674.34 2507.15 2507.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.000256 512 120 600 74688 1.44998 1.88429 27.6141 101.494 132.511 132.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 6.4e-05 512 230 400 221184 17.7222 6.61709 67.1034 206.384 298.037 298.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 2048 480 5160 241152 54.4151 28.337 3710.88 837.39 4631.19 4631.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 0.001024 512 280 200 15552 0.407648 0.4072 2.24784 25.6575 28.7938 28.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000512 512 200 160 36864 0.878592 3.30189 26.2017 30.4338 30.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 320 6.4e-05 512 85 280 0 6.54131 0.006144 198.019 204.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 6.4e-05 4096 140 2760 165888 132.138 61.9244 1814.92 1863.56 3872.78 3668.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000512 2048 400 840 23040 4.8312 3.416 36.9749 133.101 178.425 178.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 6.4e-05 512 210 280 196608 19.5933 6.61475 30.7003 206.307 263.43 263.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 3.2e-05 2048 120 920 190464 188.662 55.6447 406.334 1665.03 2315.86 2316.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.000256 512 120 600 74112 1.44896 1.86438 19.6022 101.256 124.244 124.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 6.4e-05 512 230 400 221184 17.7458 6.61526 47.9424 206.303 278.819 278.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 2048 480 5160 239616 54.3509 28.3402 2627.27 834.654 3544.77 3544.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 0.001024 512 280 200 15360 0.415744 0.385376 1.61296 25.5747 28.0777 28.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000512 512 200 160 36864 0.8784 2.80986 26.2827 30.0233 30.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 320 6.4e-05 512 85 280 0 6.53526 0.004928 198.198 204.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 6.4e-05 4096 140 2760 165888 131.051 61.7004 1495.8 1856.92 3545.71 3341.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000512 2048 400 840 23040 4.80317 3.3751 30.3587 130.728 169.362 169.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 6.4e-05 512 210 280 184320 19.1414 6.53299 24.0914 198.239 248.215 248.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 3.2e-05 2048 120 920 184320 189.275 55.3463 695.172 1657.96 2597.94 2598.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.000256 512 120 600 74304 1.44851 1.80438 16.2263 101.493 121.045 121.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 6.4e-05 512 230 400 202752 17.7396 6.53312 36.7284 198.247 259.456 259.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 2048 480 5160 235008 54.6677 28.0285 2121.71 830.57 3035.14 3035.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 0.001024 512 280 200 14976 0.404896 0.399584 1.29229 25.5256 27.6962 27.7624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000512 512 200 160 36480 0.87152 2.59005 26.3221 29.8348 29.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 320 6.4e-05 512 85 280 0 6.53667 0.0056 200.052 206.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 6.4e-05 4096 140 2760 159744 132.722 61.5273 1356.5 1866.02 3417.01 3210.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000512 2048 400 840 23040 4.8616 3.44269 29.4033 135.589 173.395 173.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 6.4e-05 512 210 280 172032 20.1468 6.54118 21.3215 200.104 248.327 248.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 24 40 400 3.2e-05 2048 120 920 184320 188.104 55.0564 693.064 1664.94 2601.34 2601.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.000256 512 120 600 73728 1.45203 1.88758 15.2584 101.875 120.563 120.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 6.4e-05 512 230 400 196608 18.2622 6.53162 33.5236 200.155 258.686 258.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 2048 480 5160 233472 54.5699 27.9409 1976.45 833.076 2892.19 2892.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 0.001024 512 280 200 14592 0.395712 0.392 1.27261 25.3137 27.446 27.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000512 512 200 160 37100 0.880576 4.57638 26.2953 31.8004 31.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 320 6.4e-05 512 85 280 0 6.63626 0.006144 206.162 212.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 6.4e-05 4096 140 2760 169600 132.2 62.4145 2700.41 1880.21 4775.48 4562.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000512 2048 400 840 23600 4.8823 3.46317 53.4911 137.883 199.82 199.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 6.4e-05 512 210 280 198400 19.525 6.6336 44.7406 206.322 277.43 277.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 3.2e-05 2048 120 920 198400 188.197 56.0947 617.045 1673.81 2535.33 2535.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.000256 512 120 600 74800 1.4585 1.84176 28.6344 101.48 133.485 133.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 6.4e-05 512 230 400 217600 18.0425 6.63411 68.1707 206.21 299.27 299.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 2048 480 5160 241600 54.6975 28.3634 3861.07 837.174 4781.46 4781.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 0.001024 512 280 200 15600 0.409376 0.406464 2.33306 25.6512 28.8714 28.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000512 512 200 160 37000 0.878592 3.37306 26.2963 30.5993 30.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 320 6.4e-05 512 85 280 0 6.62995 0.00528 206.231 212.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 6.4e-05 4096 140 2760 166400 132.564 62.1785 1803.31 1872.21 3870.5 3657.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000512 2048 400 840 23200 4.84806 3.41814 36.1307 136.347 180.843 180.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 6.4e-05 512 210 280 192000 19.9979 6.63571 29.8561 206.28 262.98 263.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 3.2e-05 2048 120 920 192000 188.696 55.8039 406.807 1666.12 2317.63 2317.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.000256 512 120 600 74400 1.45613 1.7727 19.4359 101.272 124.01 124.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 6.4e-05 512 230 400 217600 18.0639 6.62995 46.4225 206.28 277.607 277.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 2048 480 5160 240000 54.5508 28.3027 2605.36 833.083 3521.45 3521.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 0.001024 512 280 200 15200 0.413792 0.40416 1.67869 25.578 28.1466 28.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000512 512 200 160 36900 0.876544 3.0623 26.3163 30.3051 30.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 320 6.4e-05 512 85 280 0 6.63962 0.004832 206.455 213.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 6.4e-05 4096 140 2760 168000 133.051 62.4005 1611.89 1882.98 3690.55 3477.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000512 2048 400 840 22800 4.87629 3.43939 31.7043 137.42 177.543 177.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 6.4e-05 512 210 280 192000 20.0201 6.63757 26.1514 206.498 259.516 259.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 3.2e-05 2048 120 920 192000 190.456 56.3298 353.736 1675.57 2276.28 2276.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.000256 512 120 600 73800 1.4585 1.88621 17.0018 100.201 120.618 120.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 6.4e-05 512 230 400 211200 18.6241 6.63923 39.8856 206.501 271.854 272.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 2048 480 5160 240000 55.0405 28.4868 2274.66 838.256 3196.61 3196.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 0.001024 512 280 200 15000 0.407552 0.405728 1.42259 25.6625 27.97 28.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000512 512 200 160 36800 0.879808 2.8713 26.2947 30.0975 30.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 320 6.4e-05 512 85 280 0 6.63552 0.006144 206.368 213.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 6.4e-05 4096 140 2760 160000 132.783 61.6934 1381.53 1856.29 3432.54 3219.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000512 2048 400 840 22400 4.88835 3.45114 29.9417 134.468 172.848 172.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 6.4e-05 512 210 280 179200 20.9678 6.62771 22.7917 206.411 257.011 257.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 25 40 400 3.2e-05 2048 120 920 179200 189.588 55.1779 671.073 1648.84 2564.86 2565.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.000256 512 120 600 74400 1.45363 1.83942 15.7492 101.413 120.542 120.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 6.4e-05 512 230 400 204800 19.0379 6.62733 35.6457 206.413 267.939 268.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 2048 480 5160 236800 54.0556 27.9879 2047.14 827.079 2956.42 2956.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 0.001024 512 280 200 14400 0.395456 0.395264 1.39104 25.1857 27.4405 27.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1900 0.000512 512 200 192 36832 0.884032 8.0263 26.3406 35.3031 35.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 6.4e-05 512 85 288 8192 45.7061 6.70883 2.91133 209.165 264.756 264.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 530 6.4e-05 4096 140 2784 166912 132.693 55.593 2534.51 1677.01 4399.98 4400.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1020 0.000512 2048 400 864 23168 4.8897 3.46522 79.7857 137.692 225.935 226.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 820 6.4e-05 512 210 288 188416 20.6923 6.70355 38.5571 209.111 275.278 275.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 400 3.2e-05 2048 120 912 201728 188.085 56.0011 994.244 1677.11 2915.64 2915.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 0.000256 512 120 624 75008 1.45091 1.88621 24.1982 101.519 129.126 129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 6.4e-05 512 230 384 227328 17.7337 6.70384 59.6202 210.961 295.232 295.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 2048 480 5184 241664 54.4272 28.3464 3185.34 838.678 4106.96 4107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1240 0.001024 512 280 192 15552 0.408864 0.386848 3.42307 25.6571 29.9496 30.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1900 0.000512 512 200 192 36800 0.882688 7.99354 26.337 35.2644 35.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1900 0.000512 512 200 192 36768 0.883232 7.96845 26.3343 35.24 35.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1900 0.000512 512 200 192 36800 0.882688 7.1888 26.3008 34.4234 34.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 2 10 48 320 6.4e-05 512 85 288 0 6.63155 0.004096 206.129 212.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 530 6.4e-05 4096 140 2784 167040 133.19 62.3573 2152.65 1881.6 4230.05 4017.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000512 2048 400 864 23040 4.90112 3.46896 67.2684 138.158 213.895 213.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 820 6.4e-05 512 210 288 189440 20.8047 6.72992 35.7156 209.807 273.267 273.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 400 3.2e-05 2048 120 912 200960 188.717 56.1145 912.108 1675.37 2832.51 2832.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.000256 512 120 624 75040 1.45898 1.88826 23.0952 101.489 128.005 128.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 6.4e-05 512 230 384 227840 17.9118 6.73069 57.1166 209.612 291.587 291.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 2048 480 5184 241280 54.7492 28.3668 3075.21 837.818 3996.31 3996.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 0.001024 512 280 192 15520 0.4096 0.389248 2.85082 25.6384 29.3617 29.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1900 0.000512 512 200 192 36720 0.879136 7.18442 26.2671 34.385 34.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 48 320 6.4e-05 512 85 288 0 6.6281 0.004576 206.129 212.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 530 6.4e-05 4096 140 2784 166400 133.093 62.3283 1411.47 1881.57 3488.71 3275.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000512 2048 400 864 22720 4.90602 3.44902 65.2379 137.124 210.82 210.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 820 6.4e-05 512 210 288 189440 20.7862 6.72288 23.9984 209.609 261.329 261.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 400 3.2e-05 2048 120 912 199680 189.353 56.1439 952.412 1675.84 2873.95 2874.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 0.000256 512 120 624 74880 1.45565 1.88563 15.2691 101.399 120.081 120.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 6.4e-05 512 230 384 225280 18.0432 6.72198 37.5268 209.714 272.227 272.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 2048 480 5184 240640 54.7058 28.3384 2006.31 837.815 2927.33 2927.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1240 0.001024 512 280 192 15360 0.409088 0.387328 3.07146 25.6059 29.547 29.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1900 0.000512 512 200 192 36720 0.876544 7.17011 26.294 34.3918 34.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 320 6.4e-05 512 85 288 0 6.62941 0.00416 206.138 212.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 530 6.4e-05 4096 140 2784 165120 133.263 62.2856 1144.3 1874.78 3214.88 3002.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1020 0.000512 2048 400 864 23040 4.93968 3.47341 73.6494 136.287 218.452 218.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 820 6.4e-05 512 210 288 184320 20.6313 6.63315 21.0286 206.187 254.695 254.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 400 3.2e-05 2048 120 912 195840 190.592 55.9385 935.46 1668.99 2851.18 2851.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 0.000256 512 120 624 74880 1.45936 1.88826 12.8079 101.478 117.704 117.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 6.4e-05 512 230 384 222720 17.7131 6.62938 31.0967 206.184 261.837 262.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 2048 480 5184 240000 54.6796 28.3108 1640.63 834.415 2558.21 2558.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1240 0.001024 512 280 192 15120 0.405568 0.385056 3.02822 25.5221 29.4122 29.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1900 0.000512 512 200 192 36816 0.882208 10.9638 26.312 38.2101 38.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 48 320 6.4e-05 512 85 288 0 6.62906 0.013856 206.102 212.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 6.4e-05 4096 140 2784 166656 132.902 62.3111 2973.44 1878.61 5047.52 4834.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000512 2048 400 864 23232 4.89482 3.47414 60.7378 137.027 206.235 206.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 6.4e-05 512 210 288 187392 20.7013 6.68467 49.2012 208.212 285.005 285.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 400 3.2e-05 2048 120 912 199680 187.542 56.1132 1166.26 1672.38 3082.5 3082.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.000256 512 120 624 74976 1.45408 1.90874 32.1929 101.463 137.091 137.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 6.4e-05 512 230 384 224256 17.8793 6.68627 78.5357 211.197 314.515 314.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 2048 480 5184 241152 54.524 28.4161 4295.14 836.471 5214.73 5214.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 0.001024 512 280 192 15456 0.405504 0.386784 4.23699 25.6087 30.7107 30.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1900 0.000512 512 200 192 36768 0.881056 10.9322 26.3076 38.1751 38.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1900 0.000512 512 200 192 36720 0.880288 10.9192 26.317 38.17 38.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1900 0.000512 512 200 192 36672 0.881632 10.9097 26.3383 38.179 38.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000512 512 200 192 36792 0.879264 5.57466 26.3286 32.8335 32.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000512 512 200 192 36736 0.880768 3.79882 26.3056 31.0362 31.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1900 0.000512 512 200 192 36624 0.876192 9.33757 26.2918 36.5592 36.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1900 0.000512 512 200 192 36512 0.877696 9.74234 26.2225 36.8941 36.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000512 512 200 192 36800 0.882688 5.30998 26.3364 32.5837 32.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000512 512 200 192 36736 0.88048 3.58784 26.3406 30.8597 30.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000512 512 200 192 36672 0.881312 3.19213 26.3376 30.4647 30.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1900 0.000512 512 200 192 36608 0.882848 8.74211 26.3193 35.9962 36.0558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000512 512 200 192 36792 0.883712 5.50864 26.3138 32.7592 32.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000512 512 200 192 36720 0.882688 3.89834 26.3262 31.1587 31.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000512 512 200 192 36504 0.87568 3.2768 26.24 30.4422 30.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000512 512 200 192 36576 0.882048 3.25846 26.3177 30.5107 30.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000512 512 200 192 36720 0.87984 5.45699 26.2942 32.6833 32.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 320 6.4e-05 512 85 288 0 6.62707 0.005856 206.326 213.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 6.4e-05 4096 140 2784 166400 133.17 62.3163 2610.95 1883.4 4690.07 4477.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000512 2048 400 864 22720 4.87984 3.45088 51.6854 136.986 197.099 197.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 6.4e-05 512 210 288 189440 20.7885 7.37075 44.2564 209.806 282.428 282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 3.2e-05 2048 120 912 199680 187.834 56.0737 588.301 1678.41 2510.81 2510.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.000256 512 120 624 74880 1.4561 1.8865 28.1808 101.445 133.041 133.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 6.4e-05 512 230 384 225280 18.0347 6.72154 69.4172 209.809 304.185 304.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 2048 480 5184 240640 54.6897 28.3158 3701.84 838.782 4623.79 4623.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 0.001024 512 280 192 15360 0.40768 0.40352 2.22272 25.6208 28.7281 28.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000512 512 200 192 36640 0.87968 3.85024 26.2707 31.0541 31.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000512 512 200 192 36480 0.8776 3.24403 26.2218 30.3968 30.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 320 6.4e-05 512 85 288 0 6.62902 0.005344 206.258 212.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 6.4e-05 4096 140 2784 165120 132.983 62.2486 1520.9 1875.9 3592.27 3379.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000512 2048 400 864 22080 4.88374 3.41747 30.5289 138.825 177.753 177.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 6.4e-05 512 210 288 184320 20.5849 6.62733 25.9591 206.307 259.688 259.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 48 400 3.2e-05 2048 120 912 192000 189.422 56.0154 729.338 1669 2643.97 2644.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.000256 512 120 624 74400 1.45366 1.80634 16.8662 101.399 121.613 121.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 6.4e-05 512 230 384 215040 18.2451 6.62448 40.0975 206.406 271.587 271.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 2048 480 5184 238080 54.8846 28.2993 2174.59 834.882 3092.82 3092.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 0.001024 512 280 192 14880 0.405952 0.404896 1.3015 25.6101 27.7973 27.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000512 512 200 192 36480 0.8824 3.072 26.2932 30.2983 30.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1900 0.000512 512 200 200 36736 0.88192 8.2 26.3328 35.4657 35.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 6.4e-05 512 85 300 8192 45.7017 6.70515 3.06256 209.121 264.856 265.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 530 6.4e-05 4096 140 2800 165888 133.167 55.587 2584.4 1676.63 4449.95 4450.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1020 0.000512 2048 400 850 23040 4.89718 3.46746 79.4123 139.403 227.282 227.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 820 6.4e-05 512 210 300 182272 21.2103 6.70912 38.3244 209.075 275.534 275.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 400 3.2e-05 2048 120 900 185344 192.436 56.0116 965.2 1676.68 2890.52 2890.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 0.000256 512 120 600 75008 1.44998 1.88717 24.3563 101.529 129.293 129.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 6.4e-05 512 230 400 233472 17.2692 6.7137 63.3952 209.071 296.659 296.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 2048 480 5150 241664 54.406 28.4184 3295.32 841.318 4219.63 4219.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1240 0.001024 512 280 200 15424 0.407552 0.387072 3.47248 25.6601 29.9998 30.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1900 0.000512 512 200 200 36672 0.87968 8.21453 26.2847 35.4308 35.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1900 0.000512 512 200 200 36672 0.88208 8.20352 26.3054 35.4447 35.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1900 0.000512 512 200 200 36720 0.88064 7.24826 26.311 34.4913 34.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 2 10 50 320 6.4e-05 512 85 300 0 6.63277 0.004224 206.153 212.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 530 6.4e-05 4096 140 2800 165760 133.786 62.3554 2150.83 1881.82 4229.04 4016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000512 2048 400 850 22880 4.93104 3.46653 67.5055 140.808 216.812 216.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 820 6.4e-05 512 210 300 184320 21.2353 6.73053 34.7085 209.643 272.535 272.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 400 3.2e-05 2048 120 900 184320 193.371 56.1124 803.082 1675.57 2728.34 2728.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.000256 512 120 600 75040 1.4609 1.88819 22.6916 101.5 127.614 127.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 6.4e-05 512 230 400 235520 17.3087 6.73302 59.824 209.637 293.723 293.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 2048 480 5150 241280 54.7787 28.374 3084.68 838.09 4006.09 4006.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 0.001024 512 280 200 15360 0.407552 0.387328 2.91664 25.6389 29.4234 29.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1900 0.000512 512 200 200 36640 0.88064 7.39898 26.282 34.613 34.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 50 320 6.4e-05 512 85 300 0 6.62205 0.004096 206.177 212.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 530 6.4e-05 4096 140 2800 165120 133.7 62.2992 1385.77 1882.01 3464.03 3251.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000512 2048 400 850 22720 4.9097 3.44672 63.0085 137.776 209.245 209.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 820 6.4e-05 512 210 300 184320 21.203 6.72368 22.7094 209.664 260.511 260.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 400 3.2e-05 2048 120 900 184320 194.044 56.0497 849.928 1675.65 2775.86 2776.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 0.000256 512 120 600 74880 1.45194 1.88826 14.7278 101.418 119.558 119.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 6.4e-05 512 230 400 235520 17.2884 6.72298 38.654 209.776 272.654 272.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 2048 480 5150 240640 54.7108 28.3896 1977.22 838.015 2898.5 2898.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 0.001024 512 280 200 15200 0.40592 0.38528 2.76714 25.6095 29.2411 29.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1900 0.000512 512 200 200 36600 0.87504 7.38918 26.2785 34.5962 34.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 50 320 6.4e-05 512 85 300 0 6.63347 0.004096 206.179 212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 530 6.4e-05 4096 140 2800 163200 134.088 62.2735 1144.41 1875.16 3216.18 3003.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1020 0.000512 2048 400 850 22560 4.96122 3.47504 70.9978 137.424 216.962 217.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 820 6.4e-05 512 210 300 176640 21.2359 7.66976 20.4989 206.226 255.85 256.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 400 3.2e-05 2048 120 900 180480 194.292 56.0907 830.238 1669.52 2750.34 2750.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 0.000256 512 120 600 74880 1.45971 1.84042 12.3863 101.494 117.249 117.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 6.4e-05 512 230 400 230400 17.119 6.63341 32.0416 206.222 262.224 262.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 2048 480 5150 240000 54.6755 28.3443 1649.15 834.582 2566.92 2567.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1240 0.001024 512 280 200 15120 0.409984 0.38656 3.11389 25.5263 29.5075 29.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1900 0.000512 512 200 200 36480 0.875072 7.35626 26.2299 34.5128 34.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1900 0.000512 512 200 200 36720 0.880864 10.9207 26.3302 38.1811 38.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 320 6.4e-05 512 85 300 0 6.62576 0.012288 206.275 212.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 6.4e-05 4096 140 2800 165120 133.478 62.3016 2908.27 1880.38 4984.68 4771.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000512 2048 400 850 23040 4.90371 3.47341 58.6432 137.12 204.241 204.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 6.4e-05 512 210 300 181248 21.2048 6.69168 46.0816 208.389 282.576 282.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 400 3.2e-05 2048 120 900 184320 191.716 56.0821 1040.79 1674.44 2963.21 2963.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.000256 512 120 600 74976 1.45392 1.90557 30.643 101.52 135.593 135.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 6.4e-05 512 230 400 233472 17.2079 6.68877 79.9253 208.386 312.418 312.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 2048 480 5150 241152 54.5132 28.3939 4217.1 837.099 5137.27 5137.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 0.001024 512 280 200 15360 0.407168 0.387936 4.23731 25.6155 30.7201 30.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1900 0.000512 512 200 200 36672 0.880992 10.9097 26.3095 38.1528 38.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1900 0.000512 512 200 200 36576 0.88064 10.9507 26.3053 38.1901 38.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1900 0.000512 512 200 200 36480 0.878592 10.8556 26.2528 38.0385 38.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000512 512 200 200 36680 0.876864 5.67501 26.3139 32.9161 32.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 320 6.4e-05 512 85 300 0 6.57238 0.005024 202.204 208.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 6.4e-05 4096 140 2800 165760 133.474 62.2985 2676.21 1876.53 4748.77 4540.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000512 2048 400 850 23072 4.92064 3.47546 54.3444 138.218 201.06 201.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 6.4e-05 512 210 300 182784 21.3001 6.72973 42.9212 209.572 280.731 280.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 400 3.2e-05 2048 120 900 182784 192.476 56.0434 888.57 1674.2 2811.47 2811.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.000256 512 120 600 75040 1.45834 1.89373 28.5057 101.538 133.486 133.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 6.4e-05 512 230 400 232960 17.4247 6.72445 73.3313 209.571 307.26 307.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 2048 480 5150 241024 54.6602 28.3279 3873.79 840.133 4797.07 4797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 0.001024 512 280 200 15344 0.407552 0.401952 2.58768 25.6164 29.0873 29.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000512 512 200 200 36624 0.877792 3.88496 26.2907 31.1046 31.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1900 0.000512 512 200 200 36456 0.877088 9.81411 26.2348 36.9782 37.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 320 6.4e-05 512 85 300 0 6.57613 0.013824 202.26 208.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 6.4e-05 4096 140 2800 163968 134.394 62.3247 1383.78 1877.03 3457.78 3248.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000512 2048 400 850 22176 4.86845 3.41197 27.555 135.66 171.596 171.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 6.4e-05 512 210 300 182784 21.3205 6.7311 23.1366 209.522 260.926 261.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 400 3.2e-05 2048 120 900 182784 192.63 56.0457 901.442 1675.03 2825.34 2825.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.000256 512 120 600 74928 1.46022 1.87597 15.2218 101.542 120.171 120.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 6.4e-05 512 230 400 225792 18.0264 6.72995 38.4398 209.513 272.921 273.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 2048 480 5150 239232 55.0629 28.4364 2000.32 837.472 2921.46 2921.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 0.001024 512 280 200 15120 0.405472 0.385024 3.66173 25.5387 30.0613 30.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1900 0.000512 512 200 200 36512 0.87824 9.79558 26.2937 37.0185 37.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000512 512 200 200 36672 0.880544 5.50077 26.3126 32.7448 32.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000512 512 200 200 36608 0.87952 3.77798 26.2936 31.001 31.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000512 512 200 200 36480 0.876704 3.40064 26.2459 30.5769 30.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1900 0.000512 512 200 200 36352 0.874976 8.86138 26.1966 35.9855 36.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000512 512 200 200 36648 0.878752 5.89805 26.2994 33.1266 33.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000512 512 200 200 36576 0.880992 4.11018 26.2988 31.3427 31.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000512 512 200 200 36504 0.876672 3.55123 26.2744 30.7531 30.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000512 512 200 200 36288 0.874304 3.39827 26.1811 30.5066 30.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1900 0.000512 512 200 200 36360 0.876832 8.37411 26.2805 35.5842 35.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000512 512 200 200 36640 0.87904 5.63152 26.2781 32.8418 32.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 320 6.4e-05 512 85 300 0 6.62781 0.005024 206.141 212.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 6.4e-05 4096 140 2800 165120 133.725 62.3375 2632.5 1881.73 4710.55 4497.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000512 2048 400 850 22720 4.88038 3.44678 52.4985 135.732 196.662 196.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 6.4e-05 512 210 300 184320 21.1831 6.72378 43.6217 209.618 281.361 281.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 3.2e-05 2048 120 900 184320 191.996 56.0914 558.609 1675.38 2482.27 2482.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.000256 512 120 600 74880 1.45347 1.86771 28.0268 101.413 132.832 132.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 6.4e-05 512 230 400 235520 17.2747 6.72538 74.3507 209.623 308.183 308.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 2048 480 5150 240640 54.703 28.3767 3788.39 837.936 4709.58 4709.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 0.001024 512 280 200 15200 0.40544 0.38688 2.30467 25.6097 28.7964 28.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000512 512 200 200 36480 0.876832 4.14422 26.2478 31.3244 31.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000512 512 200 200 36480 0.876736 3.41622 26.2978 30.6435 30.7049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 320 6.4e-05 512 85 300 0 6.63142 0.00496 206.412 213.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 6.4e-05 4096 140 2800 161280 134.463 62.2456 1516.3 1877.25 3590.51 3377.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000512 2048 400 850 22080 4.88038 3.4201 30.1468 136.792 175.342 175.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 6.4e-05 512 210 300 168960 21.7944 6.62915 23.5736 206.459 258.67 258.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 50 400 3.2e-05 2048 120 900 176640 193.263 55.9184 663.428 1670.22 2583.02 2583.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.000256 512 120 600 74400 1.45792 1.88621 16.5064 101.456 121.398 121.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 6.4e-05 512 230 400 230400 17.1061 6.62938 43.2645 206.575 273.792 273.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 2048 480 5150 238080 54.9072 28.3218 2197.76 836.707 3117.87 3118.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 0.001024 512 280 200 14880 0.411296 0.407552 1.36301 25.6184 27.8713 27.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000512 512 200 200 36160 0.87728 3.26851 26.1428 30.3415 30.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000512 512 200 200 36000 0.866208 3.50192 26.0944 30.5149 30.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 320 6.4e-05 512 85 300 0 6.63488 0.00416 206.564 213.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 6.4e-05 4096 140 2800 160000 132.784 61.6842 1328.74 1858.04 3381.51 3168.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000512 2048 400 850 22400 4.89738 3.44688 27.3313 134.576 170.352 170.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 6.4e-05 512 210 300 179200 20.9922 6.63142 22.4471 206.613 256.892 257.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 400 3.2e-05 2048 120 900 166400 193.086 55.1421 674.153 1651.52 2574.1 2574.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.000256 512 120 600 74400 1.45818 1.88621 14.8987 101.464 119.796 119.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 6.4e-05 512 230 400 230400 17.1155 6.63962 38.5652 206.718 269.253 269.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 2048 480 5150 230400 55.0969 27.9302 1882.72 825.828 2791.75 2791.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 0.001024 512 280 200 13600 0.39936 0.391072 1.12806 25.1997 27.1901 27.2551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1900 0.000512 512 200 180 36960 0.882272 6.65894 26.3059 33.8987 33.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 6.4e-05 512 85 300 40960 41.8129 6.71258 12.0575 208.916 269.766 269.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 530 6.4e-05 4096 140 2760 165376 133.468 55.6075 2114.68 1675 3978.92 3979.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1020 0.000512 2048 400 840 22656 4.92358 3.46432 70.2739 137.157 215.922 216.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 820 6.4e-05 512 210 300 217088 18.5367 6.7081 41.2722 208.875 275.6 275.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 400 3.2e-05 2048 120 900 169984 195.849 56.017 841.839 1675.09 2769 2769.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 0.000256 512 120 600 74816 1.45331 1.88931 22.7084 101.481 127.604 127.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 6.4e-05 512 230 420 223232 18.0558 6.70515 58.4488 208.859 292.285 292.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 2048 480 5160 241664 54.4472 28.2937 3070.29 837.667 3990.87 3991.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1240 0.001024 512 280 240 15616 0.406848 0.391488 3.41638 25.6429 29.9299 30.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1900 0.000512 512 200 180 36928 0.883712 6.656 26.3104 33.9037 33.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 6.4e-05 512 85 300 32768 42.8554 6.70867 9.3015 208.983 268.119 268.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 530 6.4e-05 4096 140 2760 164864 133.793 55.5991 1698.1 1675.57 3563.22 3563.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1020 0.000512 2048 400 840 22528 4.93763 3.47229 69.1417 140.661 218.318 218.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 820 6.4e-05 512 210 300 217088 18.5531 6.70851 28.4069 208.94 262.821 262.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 400 3.2e-05 2048 120 900 169984 196.28 56.0742 841.336 1675.41 2769.3 2769.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1670 0.000256 512 120 600 74624 1.45043 1.88602 15.0262 101.426 119.859 119.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 6.4e-05 512 230 420 221184 18.2042 6.70787 38.6055 208.934 272.667 272.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 2048 480 5160 241664 54.4879 28.3649 2004.98 838.053 2926.07 2926.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1240 0.001024 512 280 240 15616 0.407872 0.387712 3.40848 25.6702 29.9463 30.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1900 0.000512 512 200 180 36864 0.879168 6.64451 26.3084 33.8834 33.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 6.4e-05 512 85 300 24576 41.1981 6.54131 6.97978 198.161 253.15 253.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 530 6.4e-05 4096 140 2760 164352 133.682 55.5847 1468.95 1674.17 3332.55 3332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1020 0.000512 2048 400 840 22272 4.92928 3.45539 68.4562 138.682 215.624 215.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 820 6.4e-05 512 210 300 208896 18.737 6.61642 55.0426 206.357 286.97 287.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 3.2e-05 2048 120 900 168960 196.012 55.9251 834.534 1674.61 2761.28 2761.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1670 0.000256 512 120 600 74688 1.44896 1.88621 12.6071 101.485 117.51 117.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 950 6.4e-05 512 230 420 215040 18.2144 6.61885 31.4332 206.359 262.838 263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 2048 480 5160 241152 54.4087 28.2993 1628.01 837.225 2548.1 2548.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1240 0.001024 512 280 240 15552 0.405472 0.387808 3.41206 25.6589 29.9349 30.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1900 0.000512 512 200 180 36864 0.882624 6.64067 26.3315 33.9076 33.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 60 320 6.4e-05 512 85 300 0 6.5448 0.004096 198.132 204.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 530 6.4e-05 4096 140 2760 163840 134.007 62.1029 1581.52 1870.13 3648.02 3443.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1020 0.000512 2048 400 840 22528 4.95722 3.48365 69.1028 137.876 215.522 215.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 820 6.4e-05 512 210 300 212992 18.9192 6.7095 55.4645 209.175 290.487 290.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 3.2e-05 2048 120 900 167936 196.128 55.9334 830.343 1671.67 2754.28 2754.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1670 0.000256 512 120 600 74496 1.45347 1.88662 10.7827 101.43 115.626 115.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 950 6.4e-05 512 230 420 221184 18.2004 6.71066 32.1875 209.294 266.6 266.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 2048 480 5160 239616 54.6203 28.3201 1397.97 836.091 2317.17 2317.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1240 0.001024 512 280 240 15360 0.40464 0.386528 3.35258 25.5424 29.7588 29.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1900 0.000512 512 200 180 36960 0.879168 9.91373 26.3177 37.1642 37.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 6.4e-05 512 85 300 30720 42.4872 6.62976 13.54 206.221 269.149 269.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 6.4e-05 4096 140 2760 165120 133.976 55.7177 2884.22 1675.44 4749.53 4749.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000512 2048 400 840 22560 4.92054 3.46845 94.1084 136.989 239.588 239.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 820 6.4e-05 512 210 300 217600 18.6875 6.7297 54.8633 209.607 290.101 290.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 400 3.2e-05 2048 120 900 168960 195.192 56.2023 1003.05 1676.2 2930.85 2931.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.000256 512 120 600 74800 1.46022 1.88621 31.1311 101.493 136.042 136.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 6.4e-05 512 230 420 222720 18.2554 6.73274 79.9434 209.603 314.751 314.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 2048 480 5160 241280 54.7601 28.373 4230.76 837.921 5151.99 5152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 0.001024 512 280 240 15600 0.407552 0.386912 4.70246 25.6437 31.2131 31.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1900 0.000512 512 200 180 36880 0.878656 9.28387 26.3103 36.526 36.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 6.4e-05 512 85 300 20480 43.5882 6.62506 8.47123 206.392 265.344 265.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 530 6.4e-05 4096 140 2760 165120 133.743 55.6824 1815.97 1676.82 3682.39 3682.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000512 2048 400 840 22400 4.89315 3.4464 85.9684 136.752 231.162 231.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 820 6.4e-05 512 210 300 215040 18.8235 6.72576 34.8984 210.019 270.678 270.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 400 3.2e-05 2048 120 900 168960 195.079 56.0476 1064.03 1676.64 2991.99 2992.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 0.000256 512 120 600 74560 1.45613 1.88544 20.0501 101.452 124.912 124.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 6.4e-05 512 230 420 220160 18.4449 6.72298 50.8014 209.783 285.961 286.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 2048 480 5160 240640 54.7088 28.3177 2617.7 839.959 3540.84 3540.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 0.001024 512 280 240 15520 0.406336 0.385568 4.69856 25.6227 31.1861 31.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1900 0.000512 512 200 180 36840 0.879296 9.28675 26.3133 36.5306 36.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 6.4e-05 512 85 300 30720 42.4909 6.63347 12.0362 206.685 268.116 268.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 530 6.4e-05 4096 140 2760 163200 134.127 55.6174 1470.05 1670.66 3330.63 3330.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1020 0.000512 2048 400 840 22560 4.93494 3.47014 99.1428 137.741 245.393 245.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 820 6.4e-05 512 210 300 207360 18.8663 6.63197 30.1204 206.434 262.266 262.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 400 3.2e-05 2048 120 900 165120 195.474 56.1194 1018.04 1670.35 2940.17 2940.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 0.000256 512 120 600 74640 1.46202 1.89075 16.4041 101.768 121.599 121.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 6.4e-05 512 230 420 215040 18.2729 6.63142 40.8302 206.434 272.384 272.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 2048 480 5160 240000 54.6736 28.3525 2136.26 835.427 3054.88 3055.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1240 0.001024 512 280 240 15360 0.40496 0.385024 4.86717 25.5388 31.2685 31.3511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1900 0.000512 512 200 180 36800 0.876832 9.27786 26.307 36.5126 36.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 60 320 6.4e-05 512 85 300 0 6.43667 0.004224 192.614 199.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 530 6.4e-05 4096 140 2760 163840 133.858 62.0517 1809.45 1869.92 3875.52 3676.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1020 0.000512 2048 400 840 21760 4.87395 3.41405 89.9159 139.319 237.629 237.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 820 6.4e-05 512 210 300 204800 18.99 6.61882 26.3035 206.405 258.526 258.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 400 3.2e-05 2048 120 900 168960 194.803 56.0903 1068.1 1676.88 2996.07 2996.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 0.000256 512 120 600 74240 1.44813 1.88378 14.1783 101.4 118.981 119.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 6.4e-05 512 230 420 215040 18.2073 6.61709 35.1186 207.804 267.956 268.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 2048 480 5160 240640 54.6393 28.3121 1816.66 838.854 2738.64 2738.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1240 0.001024 512 280 240 15360 0.405472 0.386432 4.71158 25.5674 31.1428 31.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000512 512 200 180 36960 0.882688 5.16301 26.3113 32.4115 32.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 6.4e-05 512 85 300 36864 41.6494 6.62912 9.86429 206.18 264.592 264.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 6.4e-05 4096 140 2760 165120 133.475 55.6682 2651.17 1672.36 4512.84 4512.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000512 2048 400 840 22656 4.9175 3.4768 53.1661 140.175 201.833 201.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 6.4e-05 512 210 300 215040 18.5827 6.70912 49.903 208.186 283.594 283.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 400 3.2e-05 2048 120 900 168960 194.962 56.1187 865.576 1672.25 2789.1 2789.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.000256 512 120 600 74784 1.45123 1.89027 28.752 101.47 133.632 133.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 6.4e-05 512 230 420 221184 18.0926 6.69491 72.9871 208.192 306.183 306.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 2048 480 5160 241152 54.5382 28.3177 3888.85 836.37 4808.25 4808.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 0.001024 512 280 240 15552 0.404896 0.385376 4.26909 25.6078 30.7395 30.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1900 0.000512 512 200 180 36864 0.878592 8.30259 26.288 35.5209 35.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 6.4e-05 512 85 300 24576 41.1689 6.5431 4.75718 198.027 250.766 250.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 6.4e-05 4096 140 2760 164352 133.615 55.6233 1654.03 1673.17 3516.6 3516.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000512 2048 400 840 22272 4.90285 3.45702 33.3125 138.766 180.539 180.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 6.4e-05 512 210 300 208896 18.6598 6.61878 31.9754 206.344 263.809 263.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 400 3.2e-05 2048 120 900 168960 194.826 55.9908 858.25 1672.75 2782.01 2782.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.000256 512 120 600 74688 1.45059 1.88739 19.1916 101.441 124.043 124.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 6.4e-05 512 230 420 215040 18.2074 6.61914 47.6632 206.283 278.982 279.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 2048 480 5160 241152 54.411 28.319 2436.04 839.128 3358.06 3358.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 0.001024 512 280 240 15552 0.406624 0.3872 4.01258 25.6457 30.5275 30.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1900 0.000512 512 200 180 36864 0.882848 8.60093 26.3165 35.8519 35.9122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 320 6.4e-05 512 85 300 0 6.54336 0.012512 197.907 204.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 6.4e-05 4096 140 2760 163584 133.671 62.122 1353.54 1866.64 3416.23 3211.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000512 2048 400 840 21888 4.91165 3.44253 73.8255 132.987 215.268 215.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 820 6.4e-05 512 210 300 202752 18.8578 6.58022 25.6644 204.138 255.455 255.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 400 3.2e-05 2048 120 900 165888 195.278 55.88 841.122 1668.35 2760.82 2760.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.000256 512 120 600 74304 1.45219 1.88419 15.372 101.342 120.126 120.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 6.4e-05 512 230 420 211968 18.1391 6.58045 38.1099 204.241 267.284 267.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 2048 480 5160 239616 54.614 28.327 1987.41 835.728 2906.24 2906.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 0.001024 512 280 240 15264 0.405504 0.387072 4.02102 25.6036 30.4911 30.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1900 0.000512 512 200 180 36672 0.875392 8.25971 26.2246 35.4106 35.4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 60 320 6.4e-05 512 85 300 0 6.53635 0.004384 197.933 204.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 530 6.4e-05 4096 140 2760 162816 133.472 61.9255 1235.11 1862.76 3293.51 3089.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000512 2048 400 840 21504 4.89878 3.41565 72.5496 135.156 216.124 216.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 820 6.4e-05 512 210 300 208896 18.6975 6.61734 23.1196 206.223 254.87 255.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 400 3.2e-05 2048 120 900 165888 194.855 55.8163 832.974 1664.36 2748.2 2748.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.000256 512 120 600 74112 1.45123 1.88131 13.6368 101.244 118.285 118.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 6.4e-05 512 230 420 208896 18.6933 6.61382 33.0174 206.333 264.864 265.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 2048 480 5160 239616 54.3532 28.1614 1790.9 832.509 2706.08 2706.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 0.001024 512 280 240 15360 0.413696 0.385344 3.87898 25.5712 30.3229 30.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1900 0.000512 512 200 180 36720 0.878592 8.26573 26.2932 35.4917 35.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 60 320 6.4e-05 512 85 300 0 6.62682 0.004192 206.289 213.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 530 6.4e-05 4096 140 2760 161280 134.443 62.2525 1060.79 1876.35 3134.08 2921.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1020 0.000512 2048 400 840 22080 4.88493 3.41859 85.2839 135.541 229.237 229.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 820 6.4e-05 512 210 300 199680 19.3817 6.62941 21.9101 206.334 254.469 254.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 400 3.2e-05 2048 120 900 161280 196.205 55.9228 902.033 1669.72 2824.08 2824.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 0.000256 512 120 600 74400 1.45373 1.82646 11.9706 101.419 116.743 116.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 6.4e-05 512 230 420 215040 18.2591 6.62534 30.2062 206.467 261.77 261.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 2048 480 5160 238080 54.9058 28.4942 1546.17 835.04 2464.78 2464.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1240 0.001024 512 280 240 15360 0.405504 0.39328 4.38589 25.6075 30.8645 30.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000512 512 200 180 36904 0.878592 4.94506 26.3106 32.1889 32.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 6.4e-05 512 85 300 28672 41.7145 6.57043 7.5737 202.28 258.412 258.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 6.4e-05 4096 140 2760 164864 133.985 55.7004 2531.23 1674.17 4395.25 4395.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000512 2048 400 840 22624 4.93568 3.47578 51.0041 137.144 196.663 196.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 6.4e-05 512 210 300 215040 18.8343 6.74333 49.1633 209.44 284.387 284.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 400 3.2e-05 2048 120 900 168448 195.468 56.0446 765.005 1674.03 2690.73 2690.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.000256 512 120 600 74816 1.46022 1.88816 28.0292 104.41 135.86 135.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 6.4e-05 512 230 420 222208 18.247 6.72768 71.8163 209.443 306.442 306.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 2048 480 5160 241024 54.6413 28.3628 3697.98 837.28 4618.43 4618.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 0.001024 512 280 240 15568 0.405504 0.387072 2.58275 25.6166 29.0655 29.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000512 512 200 180 36848 0.879616 3.33696 26.309 30.5801 30.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 60 320 6.4e-05 512 85 300 0 6.43891 0.004192 192.58 199.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 6.4e-05 4096 140 2760 164864 133.663 62.1218 1606.44 1866.87 3669.35 3470.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000512 2048 400 840 21952 4.8839 3.41606 31.8125 137.1 177.311 177.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 6.4e-05 512 210 300 207872 18.9088 6.64358 30.5546 207.064 263.385 263.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 400 3.2e-05 2048 120 900 168448 195.356 55.9776 758.908 1674.72 2685.15 2685.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.000256 512 120 600 74592 1.45155 1.88963 17.9413 101.495 122.868 122.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 6.4e-05 512 230 420 215040 18.357 6.64576 44.8636 207.178 277.259 277.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 2048 480 5160 240128 54.7351 28.3894 2333.97 837.244 3254.51 3254.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 0.001024 512 280 240 15456 0.405376 0.409792 1.82272 25.5765 28.2868 28.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000512 512 200 180 36792 0.87776 2.82278 26.3121 30.0651 30.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 320 6.4e-05 512 85 300 0 6.57818 0.006144 202.277 208.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 6.4e-05 4096 140 2760 163968 134.347 62.3236 1341.3 1877.2 3415.42 3206.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000512 2048 400 840 21504 4.88912 3.40422 26.8136 132.51 167.717 167.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 6.4e-05 512 210 300 215040 18.827 6.72973 27.1365 209.536 262.441 262.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 400 3.2e-05 2048 120 900 166656 195.817 56.0378 744.258 1675.2 2671.51 2671.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.000256 512 120 600 74592 1.46003 1.88826 15.2752 101.548 120.261 120.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 6.4e-05 512 230 420 215040 18.8412 6.72371 38.2862 209.541 273.604 273.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 2048 480 5160 239232 55.0854 28.3941 1960.71 837.554 2881.92 2882.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 0.001024 512 280 240 15120 0.403488 0.400832 3.64989 25.5398 30.0641 30.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1900 0.000512 512 200 180 36736 0.878592 7.60163 26.2935 34.8236 34.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 320 6.4e-05 512 85 300 0 6.43683 0.012288 192.545 199.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 6.4e-05 4096 140 2760 164864 133.457 62.0503 1185.2 1866.43 3247.38 3048.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000512 2048 400 840 21504 4.91136 3.4408 23.8373 135.277 167.565 167.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 6.4e-05 512 210 300 200704 18.6335 6.56486 22.2004 202.21 249.818 249.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 400 3.2e-05 2048 120 900 164864 195.682 56.0716 763.74 1673.32 2689 2689.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.000256 512 120 600 73920 1.44608 1.90144 13.2628 101.243 117.925 117.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 6.4e-05 512 230 420 200704 18.6226 6.56483 31.0393 202.204 258.649 258.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 2048 480 5160 240128 54.6572 28.6109 1727.42 837.05 2647.9 2648.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 0.001024 512 280 240 15232 0.4056 0.38912 3.57325 25.644 30.0858 30.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1900 0.000512 512 200 180 36680 0.88208 7.5967 26.2978 34.8287 34.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 60 320 6.4e-05 512 85 300 0 6.44202 0.004192 192.59 199.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 6.4e-05 4096 140 2760 161280 133.865 61.7691 1026.39 1852.42 3074.69 2875.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000512 2048 400 840 21280 4.90221 3.38835 67.5796 135.178 211.151 211.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 820 6.4e-05 512 210 300 197120 19.3322 6.58954 19.7194 204.647 250.5 250.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 400 3.2e-05 2048 120 900 161280 195.312 55.5049 752.848 1659.1 2662.96 2663.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.000256 512 120 600 74480 1.46016 1.75466 11.8542 101.501 116.64 116.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 6.4e-05 512 230 420 215040 17.9751 6.58675 30.091 204.768 259.633 259.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 2048 480 5160 237440 54.5905 28.0732 1512.82 831.115 2426.77 2426.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 0.001024 512 280 240 15120 0.403392 0.394528 3.70909 25.5292 30.1108 30.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000512 512 200 180 36928 0.884576 4.8169 26.3305 32.0823 32.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 6.4e-05 512 85 300 32768 42.8308 6.7079 8.2633 209.162 267.237 267.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 6.4e-05 4096 140 2760 164864 133.658 55.5991 2398.97 1676.95 4265.34 4265.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000512 2048 400 840 22528 4.91379 3.46922 48.4521 138.301 195.235 195.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 6.4e-05 512 210 300 217088 18.5531 6.72563 47.8775 209.106 282.472 282.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 60 400 3.2e-05 2048 120 900 169984 194.943 56.0722 721.102 1676.8 2649.11 2649.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.000256 512 120 600 74624 1.44842 1.88234 26.8353 101.469 131.708 131.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 6.4e-05 512 230 420 221184 18.2063 6.7032 69.1085 209.11 303.341 303.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 2048 480 5160 241664 55.516 28.3229 3421.66 838.687 4344.36 4344.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 0.001024 512 280 240 15616 0.4072 0.38912 2.42483 25.6777 28.9734 29.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000512 512 200 180 36864 0.881056 3.35283 26.3309 30.6196 30.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 60 320 6.4e-05 512 85 300 0 6.54336 0.006144 198.11 204.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 6.4e-05 4096 140 2760 163840 133.655 62.101 1626.89 1869.89 3692.78 3488.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000512 2048 400 840 22528 4.92202 3.48336 33.1832 136.892 178.583 178.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 6.4e-05 512 210 300 212992 18.8379 6.70854 32.0992 209.145 267.008 267.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 60 400 3.2e-05 2048 120 900 167936 194.826 55.8788 661.126 1672.1 2584.12 2584.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.000256 512 120 600 74496 1.44998 1.88061 18.1484 101.431 123.001 123.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 6.4e-05 512 230 420 221184 18.2095 6.70925 46.8508 209.273 281.258 281.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 2048 480 5160 239616 54.5988 28.2654 2257.01 835.98 3176.02 3176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 0.001024 512 280 240 15360 0.405088 0.407712 1.70397 25.5497 28.1393 28.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000512 512 200 180 36672 0.874496 2.92454 26.2242 30.0749 30.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 320 6.4e-05 512 85 300 0 6.53251 0.00528 197.986 204.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 6.4e-05 4096 140 2760 162816 133.466 61.941 1341.68 1863.22 3400.55 3196.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000512 2048 400 840 21504 4.89344 3.41197 26.8979 137.29 172.591 172.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 6.4e-05 512 210 300 208896 18.6911 6.61482 25.747 206.273 257.535 257.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 400 3.2e-05 2048 120 900 165888 194.51 55.7199 631.339 1665.35 2547.11 2547.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.000256 512 120 600 74112 1.44957 1.69981 14.8908 100.883 119.011 119.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 6.4e-05 512 230 420 208896 18.7115 6.61491 36.4339 206.274 268.245 268.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 2048 480 5160 239616 54.364 28.1996 1870.5 832.712 2785.95 2786.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 0.001024 512 280 240 15360 0.416224 0.400736 1.43456 25.5714 27.8964 27.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000512 512 200 180 36608 0.878592 2.75443 26.2249 29.9099 29.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1900 0.000512 512 200 180 36480 0.876544 7.01635 26.1759 34.1231 34.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1900 0.000512 512 200 192 36832 0.881504 6.92941 26.337 34.2028 34.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 6.4e-05 512 85 256 24576 43.688 6.7113 6.7001 209.139 266.512 266.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 530 6.4e-05 4096 140 2816 162304 134.252 55.5988 2070.92 1676.96 3937.91 3938.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1020 0.000512 2048 400 896 22528 4.93523 3.46746 68.9968 138.594 216.095 216.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 820 6.4e-05 512 210 320 210944 18.9809 6.70669 42.2426 209.096 277.238 277.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 400 3.2e-05 2048 120 896 194560 191.033 55.9791 876.724 1676.7 2800.64 2800.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 0.000256 512 120 640 74624 1.45408 1.88659 23.9204 101.52 128.853 128.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 6.4e-05 512 230 384 217088 18.5396 6.7057 54.2703 209.088 288.816 288.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 2048 480 5184 241152 54.5575 28.4138 3025.37 838.591 3947.11 3947.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1240 0.001024 512 280 192 16128 0.409248 0.387072 2.81958 25.6576 29.3442 29.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1900 0.000512 512 200 192 36800 0.881312 6.9256 26.3143 34.1722 34.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 6.4e-05 512 85 256 16384 44.8448 6.70947 4.348 208.95 265.124 265.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 530 6.4e-05 4096 140 2816 161792 134.737 55.6073 1642.5 1675.32 3508.33 3508.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1020 0.000512 2048 400 896 22528 4.94013 3.46643 69.7217 137.737 215.969 216.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 820 6.4e-05 512 210 320 208896 19.1474 6.70899 28.2544 208.911 263.232 263.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 400 3.2e-05 2048 120 896 194560 191.165 55.9924 876.73 1675.15 2799.25 2799.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1670 0.000256 512 120 640 74496 1.44998 1.88861 15.5666 101.396 120.374 120.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 6.4e-05 512 230 384 217088 18.5563 6.7113 35.2725 208.904 269.654 269.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 2048 480 5184 240640 54.67 28.3079 1938.74 837.75 2859.63 2859.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1240 0.001024 512 280 192 16128 0.410752 0.388544 2.79936 25.6651 29.3347 29.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1900 0.000512 512 200 192 36768 0.88256 6.92221 26.3202 34.1764 34.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 64 320 6.4e-05 512 85 256 0 6.53827 0.003968 197.958 204.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 530 6.4e-05 4096 140 2816 161280 134.511 62.1402 1433.83 1871.19 3501.92 3297.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1020 0.000512 2048 400 896 22272 4.932 3.45088 68.7527 136.633 213.877 213.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 820 6.4e-05 512 210 320 202752 19.2118 6.62198 54.9958 206.25 287.293 287.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 3.2e-05 2048 120 896 193536 191.109 55.9797 868.488 1673.19 2788.96 2789.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1670 0.000256 512 120 640 74496 1.44918 1.88826 13.1768 101.43 118.017 118.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 950 6.4e-05 512 230 384 208896 18.6772 6.6128 28.4164 206.3 260.222 260.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 2048 480 5184 239616 54.7317 28.27 1599.85 838.126 2521.14 2521.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1240 0.001024 512 280 192 15936 0.407712 0.388512 2.78208 25.6469 29.2952 29.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1900 0.000512 512 200 192 36736 0.884736 6.91814 26.3363 34.1893 34.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 64 320 6.4e-05 512 85 256 0 6.53549 0.004288 198.106 204.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 530 6.4e-05 4096 140 2816 159744 134.991 62.1074 1536.24 1870.13 3603.72 3399.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1020 0.000512 2048 400 896 22528 4.96947 3.48746 69.036 137.939 215.534 215.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 820 6.4e-05 512 210 320 204800 19.5236 6.70538 55.6151 209.151 291.211 291.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 3.2e-05 2048 120 896 192512 191.141 55.9101 868.802 1671.48 2787.53 2787.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1670 0.000256 512 120 640 74240 1.45331 1.70384 11.2484 91.0963 105.574 105.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 950 6.4e-05 512 230 384 212992 18.8326 6.70832 29.4924 209.253 264.494 264.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 2048 480 5184 239616 54.6101 28.2574 1379.38 835.986 2298.4 2298.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1240 0.001024 512 280 192 15872 0.403392 0.38656 2.75424 25.5453 29.1608 29.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1900 0.000512 512 200 192 36800 0.878656 9.94323 26.2981 37.1708 37.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 6.4e-05 512 85 256 20480 43.6269 6.63347 7.92803 206.22 264.673 264.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 6.4e-05 4096 140 2816 161920 134.959 55.7138 2771.89 1675.44 4638.18 4638.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000512 2048 400 896 22560 4.91795 3.4639 94.2768 138.049 240.812 240.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 820 6.4e-05 512 210 320 209920 19.2279 6.73229 54.3987 210.227 290.798 290.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 400 3.2e-05 2048 120 896 194560 189.912 56.1357 1079.13 1675.34 3000.73 3000.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.000256 512 120 640 74560 1.46022 1.89238 31.8673 101.471 136.763 136.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 6.4e-05 512 230 384 217600 18.6643 6.73203 72.0536 209.612 307.275 307.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 2048 480 5184 241280 54.7518 28.3737 4084.99 840.897 5009.18 5009.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 0.001024 512 280 192 16080 0.4096 0.388448 3.81392 26.0749 30.758 30.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1900 0.000512 512 200 192 36720 0.88192 9.97875 26.2756 37.189 37.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 6.4e-05 512 85 256 20480 43.5889 6.62669 7.25392 206.283 264.022 264.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 530 6.4e-05 4096 140 2816 161280 134.934 55.6913 1697.79 1675.91 3564.49 3564.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000512 2048 400 896 22400 4.89891 3.4504 87.1811 138.909 234.545 234.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 820 6.4e-05 512 210 320 209920 19.2151 6.72563 35.0281 209.664 270.843 271.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 400 3.2e-05 2048 120 896 194560 189.76 56.1393 1147.87 1676.38 3070.35 3070.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.000256 512 120 640 74400 1.45408 1.88416 20.3457 101.392 125.148 125.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 6.4e-05 512 230 384 215040 18.8257 6.72586 45.7687 209.664 281.197 281.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 2048 480 5184 240640 54.7223 28.3357 2481.28 838.142 3402.65 3402.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 0.001024 512 280 192 16000 0.407552 0.38848 3.75936 25.6122 30.2398 30.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1900 0.000512 512 200 192 36720 0.88064 9.9232 26.3182 37.1719 37.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 64 320 6.4e-05 512 85 256 0 6.63501 0.004448 206.325 213.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 530 6.4e-05 4096 140 2816 159360 135.147 62.2908 1395.78 1876.5 3469.97 3257.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.000512 2048 400 896 22560 4.93155 3.46931 86.8474 137.704 233.053 233.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 820 6.4e-05 512 210 320 199680 19.4226 6.63107 29.529 206.374 262.167 262.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 400 3.2e-05 2048 120 896 192000 189.762 55.9807 1114.53 1669.86 3030.32 3030.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 0.000256 512 120 640 74400 1.45898 1.89011 16.6453 101.509 121.576 121.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 6.4e-05 512 230 384 207360 18.8604 6.63312 36.1224 206.494 268.324 268.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 2048 480 5184 240000 54.667 28.3465 2046.49 835.197 2964.87 2965.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1240 0.001024 512 280 192 15840 0.403712 0.383552 4.00381 25.5371 30.4018 30.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1900 0.000512 512 200 192 36640 0.877056 9.96384 26.2962 37.1896 37.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 64 320 6.4e-05 512 85 256 0 6.44093 0.004096 192.633 199.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 530 6.4e-05 4096 140 2816 161280 134.697 62.045 1214.93 1870.08 3282 3082.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1020 0.000512 2048 400 896 21760 4.86957 3.40998 91.6698 137.167 237.218 237.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 820 6.4e-05 512 210 320 204800 18.9773 6.6175 27.1269 206.428 259.362 259.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 400 3.2e-05 2048 120 896 194560 189.575 55.9867 1152.4 1677.02 3075.18 3075.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 0.000256 512 120 640 74240 1.44998 1.88134 14.6309 101.38 119.414 119.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 6.4e-05 512 230 384 204800 18.992 6.62118 31.4421 206.42 263.685 263.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 2048 480 5184 240640 54.652 28.3061 1763.47 840.239 2686.83 2686.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1240 0.001024 512 280 192 15680 0.407552 0.38512 3.76221 25.566 30.1938 30.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1900 0.000512 512 200 192 36600 0.88176 9.95734 26.2759 37.1668 37.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 320 6.4e-05 512 85 256 0 6.63757 0.004096 206.264 212.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 530 6.4e-05 4096 140 2816 160000 134.822 62.1921 1614.16 1872.63 3684.06 3471.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1020 0.000512 2048 400 896 21600 4.90589 3.42016 96.9829 135.734 241.152 241.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 820 6.4e-05 512 210 320 204800 19.0495 6.63123 26.6125 206.838 259.344 259.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 400 3.2e-05 2048 120 896 185600 190.918 55.8776 1095.76 1665.92 3008.66 3008.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1670 0.000256 512 120 640 74000 1.45203 1.88416 13.1659 101.264 117.839 117.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 6.4e-05 512 230 384 204800 19.0506 6.62976 28.4363 206.321 260.658 260.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 2048 480 5184 236800 55.0811 28.3115 1588.26 835.041 2506.86 2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1240 0.001024 512 280 192 15600 0.407616 0.386976 4.09782 25.5845 30.548 30.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000512 512 200 192 36816 0.882688 5.24704 26.3366 32.5182 32.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 6.4e-05 512 85 256 12288 44.6949 6.62314 3.44061 206.401 261.436 261.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 6.4e-05 4096 140 2816 161280 134.685 55.6443 2541.77 1674.13 4406.4 4406.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000512 2048 400 896 22656 4.9193 3.46893 53.473 137.126 199.089 199.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 6.4e-05 512 210 320 208896 19.0586 6.70925 49.7771 208.413 284.166 284.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 400 3.2e-05 2048 120 896 193536 189.674 56.0427 937.434 1674.02 2857.36 2857.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.000256 512 120 640 74592 1.45216 1.88822 29.4597 101.496 134.369 134.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 6.4e-05 512 230 384 215040 18.5994 6.69014 65.9303 208.411 299.844 300.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 2048 480 5184 240384 54.6766 28.3172 3762.65 837.261 4683.07 4683.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 0.001024 512 280 192 16032 0.406112 0.388512 3.42835 25.6185 29.9188 29.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1900 0.000512 512 200 192 36768 0.883168 8.8088 26.3384 36.0817 36.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 320 6.4e-05 512 85 256 0 6.54394 0.014336 198.066 204.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 6.4e-05 4096 140 2816 161280 134.412 62.1392 1582.25 1872.27 3651.31 3446.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000512 2048 400 896 22272 4.89971 3.45907 32.8036 137.742 179.006 179.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 6.4e-05 512 210 320 202752 19.1185 6.6208 32.1689 206.361 264.481 264.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 400 3.2e-05 2048 120 896 193536 189.636 56.0773 929.307 1673.96 2849.17 2849.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.000256 512 120 640 74496 1.45066 1.90339 19.6725 101.463 124.563 124.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 6.4e-05 512 230 384 208896 18.6838 6.61603 42.2341 206.362 274.109 274.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 2048 480 5184 239616 54.7224 28.314 2346.98 837.377 3267.56 3267.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 0.001024 512 280 192 15936 0.408704 0.3904 3.18259 25.6551 29.707 29.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1900 0.000512 512 200 192 36720 0.881216 8.79347 26.3436 36.0709 36.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 320 6.4e-05 512 85 256 0 6.54579 0.012352 198.121 204.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 6.4e-05 4096 140 2816 158976 134.961 62.151 1287.63 1868.66 3353.65 3149.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000512 2048 400 896 21888 4.90365 3.4433 27.2139 136.011 171.672 171.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 820 6.4e-05 512 210 320 202752 18.8588 6.57834 26.3564 204.358 256.36 256.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 400 3.2e-05 2048 120 896 188928 190.504 55.9309 906.111 1670.95 2823.69 2823.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.000256 512 120 640 74304 1.45101 1.88205 15.7471 101.368 120.52 120.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 6.4e-05 512 230 384 202752 18.8644 7.98893 33.5246 204.463 265.056 265.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 2048 480 5184 239616 54.5909 28.3319 1926.46 835.366 2844.91 2845.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 0.001024 512 280 192 15840 0.406816 0.38576 3.21904 25.6169 29.7004 29.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1900 0.000512 512 200 192 36672 0.884192 8.78797 26.3204 36.043 36.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 320 6.4e-05 512 85 256 0 6.5409 0.004096 198.012 204.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 530 6.4e-05 4096 140 2816 159744 134.424 61.9086 1168.91 1863.5 3228.99 3024.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000512 2048 400 896 21504 4.89837 3.41395 74.2041 134.151 216.769 216.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 820 6.4e-05 512 210 320 196608 19.594 6.61958 22.4769 206.305 255.207 255.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 400 3.2e-05 2048 120 896 190464 189.3 55.7708 905.631 1665.63 2816.53 2816.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.000256 512 120 640 74112 1.44794 1.87962 13.7849 101.23 118.415 118.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 6.4e-05 512 230 384 208896 18.7013 6.61347 30.0804 206.3 261.91 262.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 2048 480 5184 236544 54.8762 28.2915 1680.34 832.839 2596.51 2596.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 0.001024 512 280 192 15744 0.405824 0.386592 3.06326 25.5763 29.5032 29.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1900 0.000512 512 200 192 36480 0.875904 8.47258 26.2204 35.6207 35.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 64 320 6.4e-05 512 85 256 0 6.62896 0.004224 206.285 213.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 530 6.4e-05 4096 140 2816 157440 135.133 62.2511 1014.33 1876.15 3088.11 2875.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.000512 2048 400 896 22080 4.87834 3.41875 75.4843 136.73 220.614 220.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 820 6.4e-05 512 210 320 199680 19.3934 6.62384 20.698 206.34 253.264 253.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 400 3.2e-05 2048 120 896 192000 189.833 55.9531 1006.57 1669.24 2921.79 2921.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 0.000256 512 120 640 73920 1.45024 1.8847 12.3064 101.395 117.109 117.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 6.4e-05 512 230 384 199680 19.3805 6.62016 26.2756 206.449 258.942 259.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 2048 480 5184 238080 54.9296 28.3219 1495.99 835.195 2414.6 2414.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1240 0.001024 512 280 192 15840 0.404736 0.38672 3.55942 25.6052 30.0297 30.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000512 512 200 192 36792 0.879232 5.00608 26.3022 32.2375 32.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 6.4e-05 512 85 256 14336 43.3828 6.57408 3.81645 202.137 256.185 256.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 6.4e-05 4096 140 2816 161280 135.108 55.7015 2390.81 1672.39 4254.18 4254.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000512 2048 400 896 22624 4.93331 3.47446 50.095 137.046 195.65 195.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 6.4e-05 512 210 320 211456 19.0758 6.74614 48.7739 209.223 284.03 284.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 400 3.2e-05 2048 120 896 193536 189.886 56.0415 825.175 1672.25 2743.55 2743.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.000256 512 120 640 74592 1.45811 1.84173 28.2458 101.454 133.071 133.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 6.4e-05 512 230 384 218624 18.5463 6.7313 64.5075 209.227 299.224 299.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 2048 480 5184 240128 54.9108 28.401 3515.88 836.376 4435.73 4435.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 0.001024 512 280 192 16016 0.407072 0.387136 2.12182 25.6115 28.6004 28.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000512 512 200 192 36736 0.8784 3.42474 26.3121 30.6655 30.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 320 6.4e-05 512 85 256 0 6.43331 0.004096 192.471 198.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 6.4e-05 4096 140 2816 161280 134.663 62.1309 1518 1865.75 3580.8 3381.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000512 2048 400 896 21952 4.88234 3.41683 31.6747 135.991 176.063 176.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 6.4e-05 512 210 320 207872 18.8906 6.63968 31.259 206.939 263.94 264.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 400 3.2e-05 2048 120 896 193536 190.104 56.0065 824.331 1673.3 2743.94 2744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.000256 512 120 640 74368 1.45203 1.88621 18.3645 101.442 123.24 123.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 6.4e-05 512 230 384 215040 18.3349 6.64368 41.3154 206.931 273.438 273.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 2048 480 5184 240128 54.7697 28.3258 2236.22 836.727 3156.21 3156.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 0.001024 512 280 192 15904 0.405216 0.403232 1.52448 25.5669 27.9723 28.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000512 512 200 192 36624 0.876704 2.89635 26.285 30.1102 30.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 320 6.4e-05 512 85 256 0 6.57818 0.006144 202.226 208.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 6.4e-05 4096 140 2816 161280 134.972 62.316 1283.52 1876.69 3357.75 3148.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000512 2048 400 896 21504 4.89606 3.40883 26.4984 136.685 171.586 171.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 6.4e-05 512 210 320 204288 19.5972 6.73117 26.1374 209.487 262.161 262.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 400 3.2e-05 2048 120 896 193536 190.021 56.0664 817.315 1674.65 2738.24 2738.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.000256 512 120 640 74256 1.46259 1.88627 15.3514 101.508 120.297 120.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 6.4e-05 512 230 384 215040 18.8494 6.73382 35.0616 209.478 270.33 270.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 2048 480 5184 239232 55.0851 28.4779 1890.01 837.332 2811.07 2811.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 0.001024 512 280 192 15792 0.405824 0.385024 2.96182 25.5388 29.3614 29.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1900 0.000512 512 200 192 36512 0.874272 7.95459 26.2545 35.1354 35.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 320 6.4e-05 512 85 256 0 6.50637 0.013344 192.698 199.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 6.4e-05 4096 140 2816 161280 134.468 62.114 1130.17 1867.92 3194.92 2995.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000512 2048 400 896 21504 4.91914 3.44365 23.5316 137.458 169.454 169.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 6.4e-05 512 210 320 200704 18.6104 6.56589 22.6914 202.371 250.447 250.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 400 3.2e-05 2048 120 896 193536 189.783 55.9368 844.041 1675.45 2765.4 2765.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.000256 512 120 640 73920 1.44835 1.8985 13.6245 101.253 118.294 118.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 6.4e-05 512 230 384 200704 18.6183 6.56269 28.782 202.369 256.545 256.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 2048 480 5184 240128 54.6632 28.4054 1663.15 837.717 2584.1 2584.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 0.001024 512 280 192 15680 0.40752 0.388896 2.85488 25.6539 29.3763 29.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1900 0.000512 512 200 192 36400 0.875328 7.86288 26.1897 34.9812 35.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 320 6.4e-05 512 85 256 0 6.44538 0.011808 192.569 199.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 6.4e-05 4096 140 2816 156800 135.023 61.7515 974.692 1852.17 3023.87 2824.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000512 2048 400 896 21280 4.90912 3.3927 67.6679 134.109 210.178 210.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 820 6.4e-05 512 210 320 197120 19.3228 6.58675 20.1828 204.623 250.924 251.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 400 3.2e-05 2048 120 896 188160 189.575 55.5131 828.961 1658.86 2733.1 2733.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.000256 512 120 640 73920 1.46432 1.8903 11.9617 101.464 116.853 116.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 6.4e-05 512 230 384 197120 19.3391 6.59382 25.0458 204.726 255.916 256.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 2048 480 5184 237440 54.5604 28.0801 1461.5 829.881 2374.18 2374.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 0.001024 512 280 192 15680 0.410688 0.385024 3.00403 25.5298 29.3996 29.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000512 512 200 192 36800 0.883488 5.10762 26.3406 32.3852 32.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 6.4e-05 512 85 256 16384 44.8272 6.70922 4.29261 209.178 265.278 265.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 6.4e-05 4096 140 2816 161792 134.623 55.6052 2375.05 1677.16 4242.6 4242.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000512 2048 400 896 22528 4.91075 3.46534 49.6226 137.256 195.357 195.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 6.4e-05 512 210 320 208896 19.1378 6.7327 48.2993 209.137 283.52 283.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 64 400 3.2e-05 2048 120 896 194560 189.785 55.9688 790.634 1677.98 2714.56 2714.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.000256 512 120 640 74496 1.44998 1.88454 28.3628 101.446 133.217 133.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 6.4e-05 512 230 384 217088 18.5461 6.70752 64.5439 209.135 299.145 299.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 2048 480 5184 240640 54.6714 28.3109 3391.04 838.756 4312.95 4313.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 0.001024 512 280 192 16128 0.409952 0.388544 2.09078 25.678 28.642 28.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000512 512 200 192 36736 0.881696 3.49728 26.3366 30.7693 30.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 320 6.4e-05 512 85 256 0 6.53904 0.005152 198.117 204.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 6.4e-05 4096 140 2816 159744 134.757 62.1025 1572.18 1870.14 3639.42 3434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000512 2048 400 896 22528 4.92374 3.48378 34.0138 135.839 178.36 178.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 6.4e-05 512 210 320 204800 19.4379 6.70883 31.7944 209.773 267.925 268.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 64 400 3.2e-05 2048 120 896 192512 189.741 55.9716 726.726 1671.5 2644.14 2644.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.000256 512 120 640 74240 1.45082 1.88416 18.8497 101.401 123.677 123.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 6.4e-05 512 230 384 212992 18.8532 6.71219 42.3821 209.155 277.311 277.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 2048 480 5184 239616 54.616 28.3686 2209.44 837.913 3130.5 3130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 0.001024 512 280 192 15872 0.405952 0.408192 1.37606 25.544 27.8063 27.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000512 512 200 192 36672 0.881984 3.05763 26.3151 30.3083 30.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 320 6.4e-05 512 85 256 0 6.54285 0.004864 197.986 204.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 6.4e-05 4096 140 2816 159744 134.387 61.9285 1305 1863.2 3364.76 3160.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000512 2048 400 896 21504 4.89578 3.41466 27.8781 135.183 171.468 171.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 6.4e-05 512 210 320 196608 19.5976 6.62323 25.6122 206.269 258.317 258.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 400 3.2e-05 2048 120 896 190464 188.983 55.6558 695.09 1664.7 2604.62 2604.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.000256 512 120 640 74112 1.44573 1.76371 15.4491 101.225 119.969 120.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 6.4e-05 512 230 384 208896 18.6945 6.61709 34.1415 206.267 265.931 266.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 2048 480 5184 236544 54.8739 28.1707 1797.5 832.712 2713.41 2713.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 0.001024 512 280 192 15744 0.406144 0.405504 1.24816 25.5761 27.7074 27.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.000512 512 200 192 36608 0.882656 2.88208 26.3144 30.1348 30.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1900 0.000512 512 200 192 36480 0.878592 7.34096 26.2971 34.5729 34.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1900 0.000512 512 200 192 36480 0.882656 7.33997 26.3101 34.5847 34.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 320 6.4e-05 512 85 256 0 6.53462 0.013632 198.063 204.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 6.4e-05 4096 140 2816 153600 134.264 61.5132 1011.54 1847.47 3055.03 2850.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000512 2048 400 896 21504 4.91866 3.44474 23.7196 133.311 165.495 165.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 820 6.4e-05 512 210 320 172032 20.1522 6.53754 18.4782 198.116 243.496 243.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 400 3.2e-05 2048 120 896 184320 188.521 55.0187 760.48 1648.39 2652.61 2652.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.000256 512 120 640 73728 1.44998 1.75309 12.6013 101.343 117.222 117.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 6.4e-05 512 230 384 196608 18.2613 6.89766 26.9041 198.11 250.392 250.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 2048 480 5184 233472 54.5711 27.8873 1358.09 824.787 2265.5 2265.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 0.001024 512 280 192 14592 0.39936 0.377088 2.5855 25.1854 28.6239 28.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1900 0.000512 512 200 256 36128 0.881696 11.171 26.3415 38.4472 38.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1900 0.000512 512 200 256 36096 0.882368 9.62333 26.3347 36.8892 36.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1900 0.000512 512 200 256 36032 0.880768 9.60922 26.3106 36.8519 36.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1900 0.000512 512 200 256 36000 0.880704 9.60672 26.2821 36.8208 36.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1900 0.000512 512 200 256 35968 0.88064 9.58435 26.3102 36.8272 36.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1900 0.000512 512 200 256 35840 0.876544 9.53693 26.2417 36.7087 36.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1900 0.000512 512 200 256 35904 0.879392 9.5744 26.3101 36.8148 36.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1900 0.000512 512 200 256 35840 0.876096 9.53635 26.2983 36.7641 36.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1900 0.000512 512 200 256 35840 0.880896 9.55331 26.294 36.7822 36.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1900 0.000512 512 200 180 36736 0.877504 6.61677 26.3127 33.8593 33.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 320 6.4e-05 512 85 300 0 6.43766 0.00432 192.704 199.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 530 6.4e-05 4096 140 2760 164864 133.908 62.0619 3642.1 1868.18 5706.51 5507.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 0.000512 2048 400 840 21504 4.936 3.44227 66.3073 137.08 211.867 211.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 820 6.4e-05 512 210 300 200704 18.6466 6.5681 60.6741 202.371 288.481 288.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 3.2e-05 2048 120 900 164864 196.704 55.9744 807.778 1676.15 2736.8 2736.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1670 0.000256 512 120 600 73920 1.44928 1.87843 8.98813 101.279 113.665 113.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 950 6.4e-05 512 230 420 200704 18.6688 6.56816 87.8677 202.486 315.8 315.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 2048 480 5160 240128 54.6333 28.3602 1163.48 837.802 2084.43 2084.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1240 0.001024 512 280 240 15232 0.408 0.387072 3.3063 25.6549 29.8281 29.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1900 0.000512 512 200 192 36512 0.876544 6.86528 26.2534 34.0462 34.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 320 6.4e-05 512 85 256 0 6.43366 0.004224 192.696 199.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 530 6.4e-05 4096 140 2816 161280 134.865 62.0451 3580.32 1867.93 5645.41 5446.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 0.000512 2048 400 896 21504 4.95274 3.44253 66.238 138.759 213.494 213.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 820 6.4e-05 512 210 320 200704 18.6281 6.5656 62.386 202.368 290.162 290.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 3.2e-05 2048 120 896 193536 191.108 55.9449 870.4 1674.65 2792.29 2792.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1670 0.000256 512 120 640 73920 1.44762 1.88042 9.45152 101.258 114.111 114.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 950 6.4e-05 512 230 384 200704 18.7056 6.56563 80.1255 202.371 307.988 308.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 2048 480 5184 240128 54.6539 28.3586 1146.03 837.692 2066.9 2067.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1240 0.001024 512 280 192 15680 0.408832 0.387104 2.73542 25.6534 29.2572 29.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1900 0.000512 512 200 200 36400 0.874496 7.29907 26.2483 34.473 34.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1900 0.000512 512 200 192 36400 0.875936 7.11242 26.1806 34.2237 34.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1900 0.000512 512 200 160 36992 0.878592 5.69341 26.2429 32.866 32.9298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 320 6.4e-05 512 85 256 0 6.54093 0.004096 197.944 204.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 530 6.4e-05 4096 140 2784 167936 132.648 62.0991 3672.41 1868.33 5735.74 5531.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.000512 2048 400 864 23552 4.91885 3.48714 71.5329 138.863 218.904 219.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 820 6.4e-05 512 210 288 212992 18.9197 6.70765 64.7499 209.093 299.685 299.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 3.2e-05 2048 120 896 192512 191.251 55.9787 863.148 1672.48 2783.06 2783.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1670 0.000256 512 120 608 74496 1.44944 1.88605 10.1294 101.378 114.914 114.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 6.4e-05 512 230 384 229376 17.6853 6.70624 91.0836 209.16 324.851 325.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 2048 480 5152 239616 54.6476 28.2852 1331.75 835.431 2250.28 2250.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1240 0.001024 512 280 192 15872 0.403456 0.387072 2.91606 25.5372 29.3166 29.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1900 0.000512 512 200 160 36480 0.872 8.15875 26.1551 35.2374 35.2956
