////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Sseg_Dev.vf
// /___/   /\     Timestamp : 11/16/2016 10:29:56
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog F:/3150101155/Hex827Seg/Sseg_Dev.vf -w F:/3150101155/Hex827Seg/Sseg_Dev.sch
//Design Name: Sseg_Dev
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module Sseg_Dev(clk, 
                flash, 
                Hexs, 
                LES, 
                point, 
                rst, 
                Start, 
                seg_clk, 
                seg_clrn, 
                SEG_PEN, 
                seg_sout);

    input clk;
    input flash;
    input [31:0] Hexs;
    input [7:0] LES;
    input [7:0] point;
    input rst;
    input Start;
   output seg_clk;
   output seg_clrn;
   output SEG_PEN;
   output seg_sout;
   
   wire [63:0] XLXN_9;
   
   HexTo8SEG8  XLXI_2 (.flash(flash), 
                      .Hexs(Hexs[31:0]), 
                      .LES(LES[7:0]), 
                      .points(point[7:0]), 
                      .SEG_TXT(XLXN_9[63:0]));
   P2S  XLXI_3 (.clk(clk), 
               .P_Data(XLXN_9[63:0]), 
               .rst(rst), 
               .Serial(Start), 
               .EN(SEG_PEN), 
               .sout(seg_sout), 
               .s_clk(seg_clk), 
               .s_clrn(seg_clrn));
endmodule
