strict digraph "compose( ,  )" {
	node [label="\N"];
	"6:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe97076e110>",
		fillcolor=springgreen,
		label="6:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"6:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe970714550>",
		fillcolor=turquoise,
		label="6:BL
q1 <= 0;
d_out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970714290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe97076e990>]",
		style=filled,
		typ=Block];
	"6:IF" -> "6:BL"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=6];
	"10:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe97077f3d0>",
		fillcolor=turquoise,
		label="10:BL
q1 <= d_in;
d_out <= q1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe97077f290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe970769510>]",
		style=filled,
		typ=Block];
	"6:IF" -> "10:BL"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=6];
	"5:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe970765550>",
		clk_sens=False,
		fillcolor=gold,
		label="5:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q1', 'rst_n', 'd_in']"];
	"5:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe970765190>",
		fillcolor=turquoise,
		label="5:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"5:AL" -> "5:BL"	 [cond="[]",
		lineno=None];
	"5:BL" -> "6:IF"	 [cond="[]",
		lineno=None];
	"Leaf_5:AL"	 [def_var="['q1', 'd_out']",
		label="Leaf_5:AL"];
	"Leaf_5:AL" -> "5:AL";
	"6:BL" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"10:BL" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
}
