// Seed: 862300978
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri id_12,
    output tri0 id_13,
    output tri id_14,
    output wor id_15,
    output tri0 id_16,
    output tri0 id_17,
    input supply0 id_18,
    output wand id_19
);
  assign id_7 = id_2;
endmodule
module module_1 (
    inout  wire  id_0,
    output wor   id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wand  id_5,
    output uwire id_6,
    input  tri0  id_7,
    output tri0  id_8,
    output tri1  id_9,
    output tri0  id_10
);
  module_0(
      id_0,
      id_7,
      id_7,
      id_7,
      id_9,
      id_2,
      id_4,
      id_8,
      id_3,
      id_0,
      id_10,
      id_5,
      id_6,
      id_0,
      id_8,
      id_9,
      id_10,
      id_8,
      id_4,
      id_1
  );
endmodule
