Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Mar 29 16:40:41 2020
| Host         : fitz-MS-7B00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3934 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.162        0.000                      0                10634        0.051        0.000                      0                10634        3.000        0.000                       0                  3940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_100MHz                       {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0         25.162        0.000                      0                 8810        0.154        0.000                      0                 8810       24.020        0.000                       0                  3936  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       25.165        0.000                      0                 8810        0.154        0.000                      0                 8810       24.020        0.000                       0                  3936  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0         25.162        0.000                      0                 8810        0.051        0.000                      0                 8810  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1       25.162        0.000                      0                 8810        0.051        0.000                      0                 8810  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0         40.898        0.000                      0                 1824        0.326        0.000                      0                 1824  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0         40.898        0.000                      0                 1824        0.224        0.000                      0                 1824  
**async_default**              clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1       40.898        0.000                      0                 1824        0.224        0.000                      0                 1824  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       40.901        0.000                      0                 1824        0.326        0.000                      0                 1824  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.162ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.118ns  (logic 2.696ns (12.189%)  route 19.422ns (87.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          3.261    23.196    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 25.162    

Slack (MET) :             25.276ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.005ns  (logic 2.696ns (12.252%)  route 19.309ns (87.748%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          3.153    23.082    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 25.276    

Slack (MET) :             25.283ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.108ns  (logic 2.820ns (12.755%)  route 19.288ns (87.245%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 48.534 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.881    16.191    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.315 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.782    17.097    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[12]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.221 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[14]_INST_0/O
                         net (fo=4, routed)           1.874    19.095    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[14]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.124    19.219 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    19.378    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_14
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.502 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[14]_INST_0/O
                         net (fo=5, routed)           0.764    20.265    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[12]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.124    20.389 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           2.796    23.186    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.555    48.534    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.015    
                         clock uncertainty           -0.103    48.912    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.469    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.469    
                         arrival time                         -23.186    
  -------------------------------------------------------------------
                         slack                                 25.283    

Slack (MET) :             25.328ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.953ns  (logic 2.696ns (12.281%)  route 19.257ns (87.719%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.386    23.030    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                 25.328    

Slack (MET) :             25.428ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.852ns  (logic 2.572ns (11.770%)  route 19.280ns (88.230%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          0.861    15.915    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/offset_in_init_q_reg_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124    16.039 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_arvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.514    16.553    design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/valid_req_q_reg_1
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.124    16.677 r  design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/instr_axi_arvalid_INST_0/O
                         net (fo=25, routed)          2.068    18.744    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_arvalid
    SLICE_X43Y63         LUT3 (Prop_lut3_I2_O)        0.124    18.868 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    19.275    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_4
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.399 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[4]_INST_0/O
                         net (fo=16, routed)          3.530    22.930    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 25.428    

Slack (MET) :             25.497ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.780ns  (logic 2.696ns (12.378%)  route 19.084ns (87.622%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          2.923    22.858    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.858    
  -------------------------------------------------------------------
                         slack                                 25.497    

Slack (MET) :             25.604ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.799ns  (logic 2.820ns (12.936%)  route 18.979ns (87.064%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.675    15.986    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.306    16.416    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[13]
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.540 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[15]_INST_0/O
                         net (fo=4, routed)           2.390    18.930    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[15]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.054 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.475    19.529    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_15
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.653 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[15]_INST_0/O
                         net (fo=5, routed)           0.763    20.417    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.124    20.541 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           2.336    22.877    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.481    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.481    
                         arrival time                         -22.877    
  -------------------------------------------------------------------
                         slack                                 25.604    

Slack (MET) :             25.611ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.667ns  (logic 2.696ns (12.443%)  route 18.971ns (87.557%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          2.815    22.744    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                 25.611    

Slack (MET) :             25.663ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 2.696ns (12.473%)  route 18.919ns (87.527%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.048    22.692    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.692    
  -------------------------------------------------------------------
                         slack                                 25.663    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 2.448ns (11.350%)  route 19.120ns (88.650%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          1.801    16.855    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/offset_in_init_q_reg_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.124    16.979 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[12]_INST_0/O
                         net (fo=4, routed)           1.724    18.703    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[12]
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.124    18.827 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    19.279    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_12
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.403 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[12]_INST_0/O
                         net (fo=16, routed)          3.243    22.646    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 25.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.906%)  route 0.129ns (44.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.559    -0.605    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.312    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.829    -0.844    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.051    -0.383    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_data_in_xor[10]
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.561    -0.603    design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X63Y81         FDRE                                         r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=22, routed)          0.255    -0.207    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.872    -0.801    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.364    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.562    -0.602    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.360    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.831    -0.842    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.071    -0.517    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.271ns (17.533%)  route 1.275ns (82.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X58Y71         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.355    -0.090    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[147]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.045 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.045    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[45]
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.017 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst/O
                         net (fo=4, routed)           0.920     0.937    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[27]
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.787     0.282    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/C
                         clock pessimism              0.509     0.791    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)        -0.011     0.780    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.557    -0.607    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.361    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.316 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.825    -0.848    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.254ns (15.222%)  route 1.415ns (84.778%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.555    -0.609    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X56Y77         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.425    -0.020    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[187]
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.299     0.324    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[35]
    SLICE_X57Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.369 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst/O
                         net (fo=4, routed)           0.690     1.059    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[31]
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.833     0.328    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/C
                         clock pessimism              0.509     0.837    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.063     0.900    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y18     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y18     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y15     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y15     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y10     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y10     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y13     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y13     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y68     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y75     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_and_rst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.165ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.118ns  (logic 2.696ns (12.189%)  route 19.422ns (87.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          3.261    23.196    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.361    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 25.165    

Slack (MET) :             25.279ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.005ns  (logic 2.696ns (12.252%)  route 19.309ns (87.748%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          3.153    23.082    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.361    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 25.279    

Slack (MET) :             25.286ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.108ns  (logic 2.820ns (12.755%)  route 19.288ns (87.245%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 48.534 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.881    16.191    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.315 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.782    17.097    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[12]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.221 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[14]_INST_0/O
                         net (fo=4, routed)           1.874    19.095    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[14]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.124    19.219 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    19.378    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_14
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.502 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[14]_INST_0/O
                         net (fo=5, routed)           0.764    20.265    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[12]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.124    20.389 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           2.796    23.186    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.555    48.534    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.015    
                         clock uncertainty           -0.100    48.915    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.472    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.472    
                         arrival time                         -23.186    
  -------------------------------------------------------------------
                         slack                                 25.286    

Slack (MET) :             25.331ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.953ns  (logic 2.696ns (12.281%)  route 19.257ns (87.719%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.386    23.030    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.361    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                 25.331    

Slack (MET) :             25.431ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.852ns  (logic 2.572ns (11.770%)  route 19.280ns (88.230%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          0.861    15.915    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/offset_in_init_q_reg_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124    16.039 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_arvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.514    16.553    design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/valid_req_q_reg_1
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.124    16.677 r  design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/instr_axi_arvalid_INST_0/O
                         net (fo=25, routed)          2.068    18.744    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_arvalid
    SLICE_X43Y63         LUT3 (Prop_lut3_I2_O)        0.124    18.868 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    19.275    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_4
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.399 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[4]_INST_0/O
                         net (fo=16, routed)          3.530    22.930    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.361    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 25.431    

Slack (MET) :             25.500ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.780ns  (logic 2.696ns (12.378%)  route 19.084ns (87.622%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          2.923    22.858    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.100    48.924    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.858    
  -------------------------------------------------------------------
                         slack                                 25.500    

Slack (MET) :             25.607ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.799ns  (logic 2.820ns (12.936%)  route 18.979ns (87.064%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.675    15.986    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.306    16.416    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[13]
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.540 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[15]_INST_0/O
                         net (fo=4, routed)           2.390    18.930    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[15]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.054 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.475    19.529    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_15
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.653 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[15]_INST_0/O
                         net (fo=5, routed)           0.763    20.417    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.124    20.541 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           2.336    22.877    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.484    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                         -22.877    
  -------------------------------------------------------------------
                         slack                                 25.607    

Slack (MET) :             25.614ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.667ns  (logic 2.696ns (12.443%)  route 18.971ns (87.557%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          2.815    22.744    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.100    48.924    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                 25.614    

Slack (MET) :             25.666ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 2.696ns (12.473%)  route 18.919ns (87.527%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.048    22.692    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.100    48.924    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.692    
  -------------------------------------------------------------------
                         slack                                 25.666    

Slack (MET) :             25.715ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 2.448ns (11.350%)  route 19.120ns (88.650%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          1.801    16.855    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/offset_in_init_q_reg_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.124    16.979 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[12]_INST_0/O
                         net (fo=4, routed)           1.724    18.703    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[12]
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.124    18.827 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    19.279    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_12
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.403 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[12]_INST_0/O
                         net (fo=16, routed)          3.243    22.646    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.100    48.927    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    48.361    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.361    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 25.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.906%)  route 0.129ns (44.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.559    -0.605    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.312    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.829    -0.844    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.051    -0.383    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_data_in_xor[10]
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.561    -0.603    design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X63Y81         FDRE                                         r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=22, routed)          0.255    -0.207    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.872    -0.801    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.364    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.562    -0.602    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.360    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.831    -0.842    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.071    -0.517    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.271ns (17.533%)  route 1.275ns (82.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X58Y71         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.355    -0.090    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[147]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.045 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.045    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[45]
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.017 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst/O
                         net (fo=4, routed)           0.920     0.937    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[27]
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.787     0.282    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/C
                         clock pessimism              0.509     0.791    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)        -0.011     0.780    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.557    -0.607    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.361    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.316 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.825    -0.848    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.254ns (15.222%)  route 1.415ns (84.778%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.555    -0.609    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X56Y77         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.425    -0.020    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[187]
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.299     0.324    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[35]
    SLICE_X57Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.369 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst/O
                         net (fo=4, routed)           0.690     1.059    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[31]
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.833     0.328    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/C
                         clock pessimism              0.509     0.837    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.063     0.900    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y18     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y18     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y15     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y15     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y10     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y10     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y13     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y13     design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X60Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y68     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X70Y75     design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y74     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y75     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y76     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X56Y78     design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_and_rst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.162ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.118ns  (logic 2.696ns (12.189%)  route 19.422ns (87.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          3.261    23.196    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 25.162    

Slack (MET) :             25.276ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.005ns  (logic 2.696ns (12.252%)  route 19.309ns (87.748%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          3.153    23.082    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 25.276    

Slack (MET) :             25.283ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.108ns  (logic 2.820ns (12.755%)  route 19.288ns (87.245%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 48.534 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.881    16.191    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.315 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.782    17.097    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[12]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.221 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[14]_INST_0/O
                         net (fo=4, routed)           1.874    19.095    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[14]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.124    19.219 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    19.378    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_14
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.502 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[14]_INST_0/O
                         net (fo=5, routed)           0.764    20.265    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[12]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.124    20.389 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           2.796    23.186    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.555    48.534    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.015    
                         clock uncertainty           -0.103    48.912    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.469    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.469    
                         arrival time                         -23.186    
  -------------------------------------------------------------------
                         slack                                 25.283    

Slack (MET) :             25.328ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.953ns  (logic 2.696ns (12.281%)  route 19.257ns (87.719%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.386    23.030    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                 25.328    

Slack (MET) :             25.428ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.852ns  (logic 2.572ns (11.770%)  route 19.280ns (88.230%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          0.861    15.915    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/offset_in_init_q_reg_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124    16.039 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_arvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.514    16.553    design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/valid_req_q_reg_1
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.124    16.677 r  design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/instr_axi_arvalid_INST_0/O
                         net (fo=25, routed)          2.068    18.744    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_arvalid
    SLICE_X43Y63         LUT3 (Prop_lut3_I2_O)        0.124    18.868 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    19.275    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_4
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.399 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[4]_INST_0/O
                         net (fo=16, routed)          3.530    22.930    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 25.428    

Slack (MET) :             25.497ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.780ns  (logic 2.696ns (12.378%)  route 19.084ns (87.622%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          2.923    22.858    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.858    
  -------------------------------------------------------------------
                         slack                                 25.497    

Slack (MET) :             25.604ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.799ns  (logic 2.820ns (12.936%)  route 18.979ns (87.064%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.675    15.986    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.306    16.416    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[13]
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.540 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[15]_INST_0/O
                         net (fo=4, routed)           2.390    18.930    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[15]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.054 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.475    19.529    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_15
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.653 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[15]_INST_0/O
                         net (fo=5, routed)           0.763    20.417    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.124    20.541 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           2.336    22.877    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.481    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.481    
                         arrival time                         -22.877    
  -------------------------------------------------------------------
                         slack                                 25.604    

Slack (MET) :             25.611ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.667ns  (logic 2.696ns (12.443%)  route 18.971ns (87.557%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          2.815    22.744    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                 25.611    

Slack (MET) :             25.663ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 2.696ns (12.473%)  route 18.919ns (87.527%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.048    22.692    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.692    
  -------------------------------------------------------------------
                         slack                                 25.663    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 2.448ns (11.350%)  route 19.120ns (88.650%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          1.801    16.855    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/offset_in_init_q_reg_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.124    16.979 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[12]_INST_0/O
                         net (fo=4, routed)           1.724    18.703    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[12]
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.124    18.827 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    19.279    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_12
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.403 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[12]_INST_0/O
                         net (fo=16, routed)          3.243    22.646    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 25.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.906%)  route 0.129ns (44.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.559    -0.605    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.312    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.829    -0.844    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.051    -0.383    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_data_in_xor[10]
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091    -0.391    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.561    -0.603    design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X63Y81         FDRE                                         r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=22, routed)          0.255    -0.207    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.872    -0.801    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.103    -0.444    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.261    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.562    -0.602    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.360    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.831    -0.842    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.103    -0.485    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.071    -0.414    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.271ns (17.533%)  route 1.275ns (82.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X58Y71         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.355    -0.090    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[147]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.045 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.045    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[45]
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.017 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst/O
                         net (fo=4, routed)           0.920     0.937    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[27]
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.787     0.282    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/C
                         clock pessimism              0.509     0.791    
                         clock uncertainty            0.103     0.894    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)        -0.011     0.883    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.557    -0.607    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.361    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.316 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.825    -0.848    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.370    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.254ns (15.222%)  route 1.415ns (84.778%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.555    -0.609    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X56Y77         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.425    -0.020    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[187]
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.299     0.324    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[35]
    SLICE_X57Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.369 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst/O
                         net (fo=4, routed)           0.690     1.059    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[31]
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.833     0.328    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/C
                         clock pessimism              0.509     0.837    
                         clock uncertainty            0.103     0.940    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.063     1.003    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.162ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.118ns  (logic 2.696ns (12.189%)  route 19.422ns (87.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          3.261    23.196    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 25.162    

Slack (MET) :             25.276ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.005ns  (logic 2.696ns (12.252%)  route 19.309ns (87.748%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          3.153    23.082    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.082    
  -------------------------------------------------------------------
                         slack                                 25.276    

Slack (MET) :             25.283ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.108ns  (logic 2.820ns (12.755%)  route 19.288ns (87.245%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 48.534 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.881    16.191    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.315 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.782    17.097    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[12]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.221 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[14]_INST_0/O
                         net (fo=4, routed)           1.874    19.095    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[14]
    SLICE_X48Y66         LUT3 (Prop_lut3_I0_O)        0.124    19.219 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    19.378    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_14
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.502 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[14]_INST_0/O
                         net (fo=5, routed)           0.764    20.265    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[12]
    SLICE_X51Y65         LUT3 (Prop_lut3_I0_O)        0.124    20.389 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           2.796    23.186    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.555    48.534    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.015    
                         clock uncertainty           -0.103    48.912    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.469    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.469    
                         arrival time                         -23.186    
  -------------------------------------------------------------------
                         slack                                 25.283    

Slack (MET) :             25.328ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.953ns  (logic 2.696ns (12.281%)  route 19.257ns (87.719%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.386    23.030    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                 25.328    

Slack (MET) :             25.428ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.852ns  (logic 2.572ns (11.770%)  route 19.280ns (88.230%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          0.861    15.915    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/offset_in_init_q_reg_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124    16.039 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_arvalid_INST_0_i_1/O
                         net (fo=6, routed)           0.514    16.553    design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/valid_req_q_reg_1
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.124    16.677 r  design_1_i/ibex_core_axi_wallpaper_0/inst/instr_lint_2_axi/instr_axi_arvalid_INST_0/O
                         net (fo=25, routed)          2.068    18.744    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_arvalid
    SLICE_X43Y63         LUT3 (Prop_lut3_I2_O)        0.124    18.868 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    19.275    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_4
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.399 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[4]_INST_0/O
                         net (fo=16, routed)          3.530    22.930    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 25.428    

Slack (MET) :             25.497ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.780ns  (logic 2.696ns (12.378%)  route 19.084ns (87.622%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.734    15.342    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.466 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    15.918    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_2_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.716    16.759    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[8]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.883 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[10]_INST_0/O
                         net (fo=4, routed)           2.130    19.013    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[10]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.137 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.674    19.811    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_10
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    19.935 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[10]_INST_0/O
                         net (fo=16, routed)          2.923    22.858    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.858    
  -------------------------------------------------------------------
                         slack                                 25.497    

Slack (MET) :             25.604ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.799ns  (logic 2.820ns (12.936%)  route 18.979ns (87.064%))
  Logic Levels:           15  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.675    15.986    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    16.110 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.306    16.416    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[13]
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.540 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[15]_INST_0/O
                         net (fo=4, routed)           2.390    18.930    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[15]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.054 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.475    19.529    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_15
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.653 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[15]_INST_0/O
                         net (fo=5, routed)           0.763    20.417    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[13]
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.124    20.541 r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           2.336    22.877    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.481    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.481    
                         arrival time                         -22.877    
  -------------------------------------------------------------------
                         slack                                 25.604    

Slack (MET) :             25.611ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.667ns  (logic 2.696ns (12.443%)  route 18.971ns (87.557%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          1.175    15.783    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.907 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.280    16.187    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124    16.311 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.611    16.921    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[9]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    17.045 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[11]_INST_0/O
                         net (fo=4, routed)           1.971    19.016    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[11]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.140 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    19.805    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_11
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.929 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[11]_INST_0/O
                         net (fo=16, routed)          2.815    22.744    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                 25.611    

Slack (MET) :             25.663ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.615ns  (logic 2.696ns (12.473%)  route 18.919ns (87.527%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 48.543 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.164    14.484    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/mtvec_q_reg[31]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.608 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_22/O
                         net (fo=24, routed)          0.578    15.186    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.310 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[30]_INST_0_i_3/O
                         net (fo=41, routed)          0.865    16.176    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/pc_mux_id[0]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.300 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.685    16.985    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fetch_addr_n[5]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.109 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[7]_INST_0/O
                         net (fo=4, routed)           1.803    18.912    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[7]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.036 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.484    19.520    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_7
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.644 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[7]_INST_0/O
                         net (fo=16, routed)          3.048    22.692    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.564    48.543    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.024    
                         clock uncertainty           -0.103    48.921    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    48.355    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.355    
                         arrival time                         -22.692    
  -------------------------------------------------------------------
                         slack                                 25.663    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 2.448ns (11.350%)  route 19.120ns (88.650%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 48.546 - 50.000 ) 
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.301    -0.239    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.124    -0.115 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.192     1.078    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/clk
    SLICE_X47Y90         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.456     1.534 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_rdata_id_o_reg[21]_rep__1/Q
                         net (fo=88, routed)          2.994     4.528    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/instr_rdata_id_o_reg[21]_rep__1
    SLICE_X67Y85         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     4.652    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_47_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17/O
                         net (fo=1, routed)           1.131     5.999    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_17_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I1_O)        0.299     6.298 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/data_axi_wdata[25]_INST_0_i_4/O
                         net (fo=8, routed)           1.682     7.981    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/multdiv_operand_b_ex[1]
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.105 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/adder_result_ext_o_carry_i_18/O
                         net (fo=41, routed)          2.823    10.927    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/alu_operand_b_ex[1]
    SLICE_X34Y103        LUT2 (Prop_lut2_I1_O)        0.153    11.080 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/mtval_q[31]_i_3/O
                         net (fo=97, routed)          1.344    12.424    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/dscratch0_q_reg[31]
    SLICE_X45Y97         LUT6 (Prop_lut6_I3_O)        0.331    12.755 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11/O
                         net (fo=2, routed)           0.818    13.574    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_11_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.698 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/exc_req_q_i_4/O
                         net (fo=2, routed)           0.499    14.197    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.321 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_axi_araddr[31]_INST_0_i_6/O
                         net (fo=6, routed)           0.609    14.929    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_valid_id_o_reg_2
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.053 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/controller_i/instr_axi_araddr[31]_INST_0_i_1/O
                         net (fo=77, routed)          1.801    16.855    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/offset_in_init_q_reg_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.124    16.979 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/prefetch_buffer_i/instr_axi_araddr[12]_INST_0/O
                         net (fo=4, routed)           1.724    18.703    design_1_i/itcm/ram_axi2_wallpaper_0/sa_axi_araddr[12]
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.124    18.827 r  design_1_i/itcm/ram_axi2_wallpaper_0/addra[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    19.279    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/sa_axi_arvalid_12
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.403 r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_0/addra[12]_INST_0/O
                         net (fo=16, routed)          3.243    22.646    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.567    48.546    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    49.027    
                         clock uncertainty           -0.103    48.924    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    48.358    design_1_i/itcm/blk_itcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.358    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                 25.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.204%)  route 0.234ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X50Y70         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=51, routed)          0.234    -0.210    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.823    -0.850    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X55Y70         FDSE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.346    
                         clock uncertainty            0.103    -0.243    
    SLICE_X55Y70         FDSE (Hold_fdse_C_S)        -0.018    -0.261    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.906%)  route 0.129ns (44.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.559    -0.605    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.312    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.829    -0.844    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y68         SRL16E                                       r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.103    -0.466    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.364    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.051    -0.383    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_data_in_xor[10]
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.103    -0.482    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091    -0.391    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio_data_in_xor_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.561    -0.603    design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X63Y81         FDRE                                         r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/dtcm/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=22, routed)          0.255    -0.207    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.872    -0.801    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.103    -0.444    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.261    design_1_i/dtcm/blk_dtcm/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.562    -0.602    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.360    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.831    -0.842    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.103    -0.485    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.071    -0.414    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.271ns (17.533%)  route 1.275ns (82.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.556    -0.608    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X58Y71         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.355    -0.090    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[147]
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.045    -0.045 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst_i_3/O
                         net (fo=1, routed)           0.000    -0.045    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[45]
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.017 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[45].mux_s2_inst/O
                         net (fo=4, routed)           0.920     0.937    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[27]
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.787     0.282    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X54Y82         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]/C
                         clock pessimism              0.509     0.791    
                         clock uncertainty            0.103     0.894    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)        -0.011     0.883    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.557    -0.607    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.106    -0.361    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.316 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.316    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.825    -0.848    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.103    -0.490    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.370    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.254ns (15.222%)  route 1.415ns (84.778%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.555    -0.609    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X56Y77         FDRE                                         r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.425    -0.020    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rmesg[187]
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.025 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.299     0.324    design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[35]
    SLICE_X57Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.369 r  design_1_i/ibex_core_axi_wallpaper_0_axi_periph_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[49].mux_s2_inst/O
                         net (fo=4, routed)           0.690     1.059    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/data_axi_rdata[31]
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.833     0.328    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]/C
                         clock pessimism              0.509     0.837    
                         clock uncertainty            0.103     0.940    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.063     1.003    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/load_store_unit_i/rdata_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.898ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X35Y88         FDPE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y88         FDPE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X35Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    49.803    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]
  -------------------------------------------------------------------
                         required time                         49.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.898    

Slack (MET) :             40.938ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X34Y88         FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y88         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    49.843    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.938    

Slack (MET) :             41.023ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X59Y77         FDCE (Recov_fdce_C_CLR)     -0.608    48.244    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         48.244    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.023    

Slack (MET) :             41.109ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X58Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X58Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X58Y77         FDCE (Recov_fdce_C_CLR)     -0.522    48.330    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         48.330    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.109    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.211ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X60Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X60Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.522    48.333    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.211    

Slack (MET) :             41.283ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 0.671ns (8.521%)  route 7.203ns (91.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.005     6.958    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y74         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.492    48.472    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y74         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.480    48.952    
                         clock uncertainty           -0.103    48.849    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.608    48.241    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         48.241    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 41.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.209ns (11.863%)  route 1.553ns (88.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.754     1.162    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X35Y105        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.923     0.418    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y105        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     0.927    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.209ns (10.174%)  route 1.845ns (89.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.872     1.454    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X50Y109        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.058     0.554    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X50Y109        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/C
                         clock pessimism              0.509     1.063    
    SLICE_X50Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.996    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.209ns (11.385%)  route 1.627ns (88.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.055     0.619    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/axi_aresetn
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.664 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_valid_id_o_i_2/O
                         net (fo=123, routed)         0.572     1.236    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_1
    SLICE_X33Y101        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.848     0.343    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/C
                         clock pessimism              0.509     0.852    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.760    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/C
                         clock pessimism              0.509     0.830    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/C
                         clock pessimism              0.509     0.830    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.209ns (11.207%)  route 1.656ns (88.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.857     1.265    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X34Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.843     0.338    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/C
                         clock pessimism              0.509     0.847    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.780    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/C
                         clock pessimism              0.509     1.023    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.956    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/C
                         clock pessimism              0.509     1.023    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.956    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.209ns (10.619%)  route 1.759ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.786     1.368    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.961     0.456    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/C
                         clock pessimism              0.509     0.965    
    SLICE_X43Y106        FDCE (Remov_fdce_C_CLR)     -0.092     0.873    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.209ns (10.836%)  route 1.720ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.743     1.329    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X32Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.918     0.413    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X32Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/C
                         clock pessimism              0.509     0.922    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.898ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X35Y88         FDPE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y88         FDPE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X35Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    49.803    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]
  -------------------------------------------------------------------
                         required time                         49.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.898    

Slack (MET) :             40.938ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X34Y88         FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y88         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    49.843    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.938    

Slack (MET) :             41.023ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X59Y77         FDCE (Recov_fdce_C_CLR)     -0.608    48.244    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         48.244    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.023    

Slack (MET) :             41.109ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X58Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X58Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X58Y77         FDCE (Recov_fdce_C_CLR)     -0.522    48.330    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         48.330    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.109    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.211ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X60Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X60Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.522    48.333    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.211    

Slack (MET) :             41.283ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 0.671ns (8.521%)  route 7.203ns (91.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.005     6.958    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y74         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.492    48.472    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y74         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.480    48.952    
                         clock uncertainty           -0.103    48.849    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.608    48.241    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         48.241    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 41.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.209ns (11.863%)  route 1.553ns (88.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.754     1.162    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X35Y105        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.923     0.418    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y105        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     0.927    
                         clock uncertainty            0.103     1.030    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     0.938    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.209ns (10.174%)  route 1.845ns (89.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.872     1.454    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X50Y109        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.058     0.554    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X50Y109        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/C
                         clock pessimism              0.509     1.063    
                         clock uncertainty            0.103     1.166    
    SLICE_X50Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.209ns (11.385%)  route 1.627ns (88.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.055     0.619    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/axi_aresetn
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.664 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_valid_id_o_i_2/O
                         net (fo=123, routed)         0.572     1.236    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_1
    SLICE_X33Y101        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.848     0.343    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/C
                         clock pessimism              0.509     0.852    
                         clock uncertainty            0.103     0.955    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/C
                         clock pessimism              0.509     0.830    
                         clock uncertainty            0.103     0.933    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/C
                         clock pessimism              0.509     0.830    
                         clock uncertainty            0.103     0.933    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.209ns (11.207%)  route 1.656ns (88.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.857     1.265    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X34Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.843     0.338    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/C
                         clock pessimism              0.509     0.847    
                         clock uncertainty            0.103     0.950    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.883    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/C
                         clock pessimism              0.509     1.023    
                         clock uncertainty            0.103     1.125    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.058    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/C
                         clock pessimism              0.509     1.023    
                         clock uncertainty            0.103     1.125    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.058    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.209ns (10.619%)  route 1.759ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.786     1.368    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.961     0.456    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/C
                         clock pessimism              0.509     0.965    
                         clock uncertainty            0.103     1.068    
    SLICE_X43Y106        FDCE (Remov_fdce_C_CLR)     -0.092     0.976    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.209ns (10.836%)  route 1.720ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.743     1.329    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X32Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.918     0.413    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X32Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/C
                         clock pessimism              0.509     0.922    
                         clock uncertainty            0.103     1.025    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.933    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.898ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X35Y88         FDPE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y88         FDPE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X35Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    49.803    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]
  -------------------------------------------------------------------
                         required time                         49.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.898    

Slack (MET) :             40.938ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X34Y88         FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y88         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.103    50.162    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    49.843    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]
  -------------------------------------------------------------------
                         required time                         49.843    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.938    

Slack (MET) :             41.023ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X59Y77         FDCE (Recov_fdce_C_CLR)     -0.608    48.244    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         48.244    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.023    

Slack (MET) :             41.109ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X58Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X58Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.103    48.852    
    SLICE_X58Y77         FDCE (Recov_fdce_C_CLR)     -0.522    48.330    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         48.330    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.109    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.125ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.247    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.125    

Slack (MET) :             41.211ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X60Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X60Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.103    48.855    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.522    48.333    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         48.333    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.211    

Slack (MET) :             41.283ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 0.671ns (8.521%)  route 7.203ns (91.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.005     6.958    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y74         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.492    48.472    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y74         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.480    48.952    
                         clock uncertainty           -0.103    48.849    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.608    48.241    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         48.241    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 41.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.209ns (11.863%)  route 1.553ns (88.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.754     1.162    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X35Y105        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.923     0.418    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y105        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     0.927    
                         clock uncertainty            0.103     1.030    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     0.938    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.209ns (10.174%)  route 1.845ns (89.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.872     1.454    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X50Y109        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.058     0.554    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X50Y109        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/C
                         clock pessimism              0.509     1.063    
                         clock uncertainty            0.103     1.166    
    SLICE_X50Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.209ns (11.385%)  route 1.627ns (88.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.055     0.619    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/axi_aresetn
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.664 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_valid_id_o_i_2/O
                         net (fo=123, routed)         0.572     1.236    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_1
    SLICE_X33Y101        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.848     0.343    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/C
                         clock pessimism              0.509     0.852    
                         clock uncertainty            0.103     0.955    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.863    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/C
                         clock pessimism              0.509     0.830    
                         clock uncertainty            0.103     0.933    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/C
                         clock pessimism              0.509     0.830    
                         clock uncertainty            0.103     0.933    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.209ns (11.207%)  route 1.656ns (88.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.857     1.265    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X34Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.843     0.338    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/C
                         clock pessimism              0.509     0.847    
                         clock uncertainty            0.103     0.950    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.883    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/C
                         clock pessimism              0.509     1.023    
                         clock uncertainty            0.103     1.125    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.058    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/C
                         clock pessimism              0.509     1.023    
                         clock uncertainty            0.103     1.125    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.058    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.209ns (10.619%)  route 1.759ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.786     1.368    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.961     0.456    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/C
                         clock pessimism              0.509     0.965    
                         clock uncertainty            0.103     1.068    
    SLICE_X43Y106        FDCE (Remov_fdce_C_CLR)     -0.092     0.976    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.209ns (10.836%)  route 1.720ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.743     1.329    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X32Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.918     0.413    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X32Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/C
                         clock pessimism              0.509     0.922    
                         clock uncertainty            0.103     1.025    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.933    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.901ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X35Y88         FDPE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y88         FDPE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.100    50.165    
    SLICE_X35Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    49.806    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_q_reg[mpie]
  -------------------------------------------------------------------
                         required time                         49.806    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.901    

Slack (MET) :             40.941ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 0.642ns (6.537%)  route 9.180ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.215ns = ( 49.785 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          4.242     3.844    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/axi_aresetn
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.968 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/id_stage_i/registers_i/rf_reg_tmp[31][3]_i_2/O
                         net (fo=124, routed)         4.937     8.906    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_0
    SLICE_X34Y88         FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        2.048    49.028    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.100    49.128 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.657    49.785    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y88         FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]/C
                         clock pessimism              0.480    50.265    
                         clock uncertainty           -0.100    50.165    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    49.846    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dcsr_q_reg[step]
  -------------------------------------------------------------------
                         required time                         49.846    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 40.941    

Slack (MET) :             41.026ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.100    48.856    
    SLICE_X59Y77         FDCE (Recov_fdce_C_CLR)     -0.608    48.248    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         48.248    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.026    

Slack (MET) :             41.112ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.671ns (8.246%)  route 7.467ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 48.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.269     7.222    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X58Y77         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.495    48.475    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X58Y77         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]/C
                         clock pessimism              0.480    48.955    
                         clock uncertainty           -0.100    48.856    
    SLICE_X58Y77         FDCE (Recov_fdce_C_CLR)     -0.522    48.334    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         48.334    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 41.112    

Slack (MET) :             41.128ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.251    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][11]
  -------------------------------------------------------------------
                         required time                         48.251    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.128    

Slack (MET) :             41.128ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.251    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         48.251    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.128    

Slack (MET) :             41.128ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.251    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][15]
  -------------------------------------------------------------------
                         required time                         48.251    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.128    

Slack (MET) :             41.128ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X61Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X61Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.608    48.251    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q_reg[addr][16]
  -------------------------------------------------------------------
                         required time                         48.251    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.128    

Slack (MET) :             41.214ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.671ns (8.347%)  route 7.368ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 48.478 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.170     7.123    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X60Y79         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.498    48.478    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X60Y79         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]/C
                         clock pessimism              0.480    48.958    
                         clock uncertainty           -0.100    48.859    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.522    48.337    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         48.337    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 41.214    

Slack (MET) :             41.286ns  (required time - arrival time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 0.671ns (8.521%)  route 7.203ns (91.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 48.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.624    -0.916    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.398 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          5.198     4.800    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aresetn
    SLICE_X63Y73         LUT1 (Prop_lut1_I0_O)        0.153     4.953 f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0/O
                         net (fo=40, routed)          2.005     6.958    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/ax_req_q[id][11]_i_3__0_n_0
    SLICE_X59Y74         FDCE                                         f  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.492    48.472    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/axi_aclk
    SLICE_X59Y74         FDCE                                         r  design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]/C
                         clock pessimism              0.480    48.952    
                         clock uncertainty           -0.100    48.853    
    SLICE_X59Y74         FDCE (Recov_fdce_C_CLR)     -0.608    48.245    design_1_i/itcm/ram_axi2_wallpaper_0/inst/inst_ram_axi2/inst_axi2mem_1/FSM_sequential_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         48.245    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 41.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.209ns (11.863%)  route 1.553ns (88.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.754     1.162    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X35Y105        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.923     0.418    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X35Y105        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]/C
                         clock pessimism              0.509     0.927    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.209ns (10.174%)  route 1.845ns (89.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.554ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.872     1.454    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X50Y109        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.058     0.554    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X50Y109        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]/C
                         clock pessimism              0.509     1.063    
    SLICE_X50Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.996    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.209ns (11.385%)  route 1.627ns (88.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          1.055     0.619    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/axi_aresetn
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.664 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/if_stage_i/instr_valid_id_o_i_2/O
                         net (fo=123, routed)         0.572     1.236    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn_1
    SLICE_X33Y101        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.848     0.343    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]/C
                         clock pessimism              0.509     0.852    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.760    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]/C
                         clock pessimism              0.509     0.830    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][57]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.209ns (11.509%)  route 1.607ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.630     1.216    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X29Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.825     0.321    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X29Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]/C
                         clock pessimism              0.509     0.830    
    SLICE_X29Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.738    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[2][60]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.209ns (11.207%)  route 1.656ns (88.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.799     0.363    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X30Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.408 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/md_state_q[1]_i_2/O
                         net (fo=124, routed)         0.857     1.265    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/dscratch0_q_reg[11]_0
    SLICE_X34Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.843     0.338    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X34Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]/C
                         clock pessimism              0.509     0.847    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.780    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mscratch_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/C
                         clock pessimism              0.509     1.023    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.956    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.210%)  route 1.838ns (89.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.865     1.447    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X42Y108        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        1.018     0.514    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X42Y108        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/C
                         clock pessimism              0.509     1.023    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     0.956    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.209ns (10.619%)  route 1.759ns (89.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.456ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.973     0.537    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/axi_aresetn
    SLICE_X38Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.582 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/instr_rdata_id_o[21]_rep_i_2/O
                         net (fo=124, routed)         0.786     1.368    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q_reg[15]_0
    SLICE_X43Y106        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.961     0.456    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X43Y106        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]/C
                         clock pessimism              0.509     0.965    
    SLICE_X43Y106        FDCE (Remov_fdce_C_CLR)     -0.092     0.873    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/md_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.209ns (10.836%)  route 1.720ns (89.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        0.564    -0.600    design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X30Y108        FDRE                                         r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/clk_and_rst/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.977     0.540    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aresetn
    SLICE_X29Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.585 f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/data_sign_ext_q_i_2/O
                         net (fo=124, routed)         0.743     1.329    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mstack_cause_q_reg[0]_0
    SLICE_X32Y103        FDCE                                         f  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_and_rst/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_and_rst/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_and_rst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_and_rst/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_and_rst/clk_wiz/inst/clkout1_buf/O
                         net (fo=2041, routed)        1.112    -0.561    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/axi_aclk
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.056    -0.505 r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/valid_q[2]_i_2/O
                         net (fo=1894, routed)        0.918     0.413    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/clk
    SLICE_X32Y103        FDCE                                         r  design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]/C
                         clock pessimism              0.509     0.922    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/ibex_core_axi_wallpaper_0/inst/inst_ibex_core/cs_registers_i/mhpmcounter_q_reg[0][58]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.498    





