$date
	Mon Nov 11 21:39:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flip_flop_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1#
#10000
0#
1"
#15000
1!
1#
#20000
0#
0"
#25000
0!
1#
#30000
0#
