Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/tb_decoder_24_isim_beh.exe -prj D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/tb_decoder_24_beh.prj work.tb_decoder_24 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/decoder_24.v" into library work
Analyzing Verilog file "D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/tb_decoder_24.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module decoder_24
Compiling module tb_decoder_24
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/tb_decoder_24_isim_beh.exe
Fuse Memory Usage: 27932 KB
Fuse CPU Usage: 374 ms
