#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 28 17:34:14 2021
# Process ID: 11180
# Current directory: D:/CG4002/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14828 D:\CG4002\project_1\project_1.xpr
# Log file: D:/CG4002/project_1/vivado.log
# Journal file: D:/CG4002/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CG4002/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW] -force
assign_bd_address -target_address_space /axi_dma_0/Data_S2MM [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW] -force
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
exclude_bd_addr_seg [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S]
exclude_bd_addr_seg [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM]
validate_bd_design
startgroup
endgroup
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
reset_run design_1_mlp_nn_0_0_synth_1
reset_run design_1_smartconnect_0_0_synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_checkpoint D:/CG4002/project_1/checkpoint_1.dcp -force
write_hw_platform -fixed -include_bit -force -file D:/CG4002/project_1/design_wrapper.xsa
file copy -force D:/CG4002/project_1/project_1.runs/impl_1/design_wrapper.bit D:/CG4002/project_1/btistream.bit
archive_project D:/CG4002/project_1.xpr.zip -temp_dir D:/CG4002/project_1/.Xil/Vivado-11180-DESKTOP-JHOPN9P -force -include_local_ip_cache -include_config_settings
launch_simulation -mode post-synthesis -type functional
launch_simulation
