// Seed: 3098238103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  always id_4 <= 1'd0;
  assign id_5 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin
    id_2 = id_3;
    id_5 <= id_4;
    id_5 <= 1;
    if (1 ^ id_5) begin
      id_3 = id_3;
      if (id_4 == 1) begin
        id_3 <= id_1;
      end else id_1 = !1 & 1;
    end
  end
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_1, id_7, id_8, id_8, id_8, id_8, id_8, id_7
  );
endmodule
