;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -71, <-51
	MOV -71, <-51
	SLT 120, 9
	SLT 120, 9
	SUB @127, 100
	CMP #121, @706
	SUB 12, @-10
	SUB 12, @-10
	SUB <0, @2
	SUB @127, 100
	SUB @121, 106
	SUB <0, @2
	MOV -1, <-20
	SPL -7, @-420
	SUB @127, 100
	SUB @127, 100
	SPL 0, -40
	SPL 0, -40
	SUB @0, @2
	SPL 0, -40
	SPL <127, 6
	ADD 210, 30
	ADD 30, 9
	MOV -70, @-51
	SUB 300, 90
	ADD 30, 9
	SUB <0, @2
	SUB 12, @-10
	SUB <-0, @2
	SPL 0, <402
	MOV -71, <-51
	SUB #112, @0
	MOV 7, <-20
	SUB <0, @2
	ADD 30, 9
	SUB @127, 100
	CMP #121, @706
	SUB 12, @-10
	ADD 30, 9
	SUB 30, 9
	DJN -1, @-20
	CMP -7, <-420
	SUB 300, 90
	MOV -7, <-20
	DJN -1, @-20
