// Seed: 581101802
module module_0 (
    input supply0 id_0
    , id_4,
    input tri0 id_1,
    input wand id_2
);
  id_5 :
  assert property (@(posedge id_4) 1)
  else $display(1, 1'd0, 1'b0);
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5
);
  assign id_5 = {id_3{1}};
  module_0(
      id_3, id_0, id_0
  );
  wire id_7, id_8;
  wire id_9;
  wire id_10 = 1;
endmodule
