// Seed: 3433473984
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd22
) (
    input supply1 id_0,
    output supply1 _id_1,
    input wor id_2,
    input wor _id_3,
    input tri id_4
);
  logic [-1 : 1] id_6;
  module_0 modCall_1 ();
  logic [-1  &  -1 : id_3] id_7 = 1;
  wire id_8[1 : id_1  -  1];
endmodule
module module_2;
endmodule
module module_3 (
    output wand  id_0,
    input  uwire id_1,
    output wor   id_2
);
  initial begin : LABEL_0
    cover (1'h0);
  end
  module_2 modCall_1 ();
endmodule
