#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun  7 21:18:45 2024
# Process ID: 19704
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14252 C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.xpr
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/final/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/final\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_data' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/blk_mem_data.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_data' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/blk_mem_data_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_data' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/blk_mem_data_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_data' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/blk_mem_data_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_data' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/blk_mem_data_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_program' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_program' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_program' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_program' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_program' generated file not found 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.434 ; gain = 336.570
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: Simulation object /tb_if_module/clk was not found in the design.
WARNING: Simulation object /tb_if_module/resetn was not found in the design.
WARNING: Simulation object /tb_if_module/ce was not found in the design.
WARNING: Simulation object /tb_if_module/start was not found in the design.
WARNING: Simulation object /tb_if_module/zflg was not found in the design.
WARNING: Simulation object /tb_if_module/rdreg was not found in the design.
WARNING: Simulation object /tb_if_module/instruction was not found in the design.
WARNING: Simulation object /tb_if_module/PERIOD was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: Simulation object /tb_ex_module/uut/clk_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/resetn_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/ce_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/instruction_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/zflg_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregaddr_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregout_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs1 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs2 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rd was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/wen was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/mem_out was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg3 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg5 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg8 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg6 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg7 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memw was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memr was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/opcode was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rsel was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdsel was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: Simulation object /tb_decoder_module/uut_decode/clk_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ce_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/instruction_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs1_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs2_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rd_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/imm_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/fsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ssel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/isel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rdsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/wen_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/cInstWidth was not found in the design.
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.590 ; gain = 34.809
create_wave_config
save_wave_config {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_alu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: Simulation object /tb_if_module/clk was not found in the design.
WARNING: Simulation object /tb_if_module/resetn was not found in the design.
WARNING: Simulation object /tb_if_module/ce was not found in the design.
WARNING: Simulation object /tb_if_module/start was not found in the design.
WARNING: Simulation object /tb_if_module/zflg was not found in the design.
WARNING: Simulation object /tb_if_module/rdreg was not found in the design.
WARNING: Simulation object /tb_if_module/instruction was not found in the design.
WARNING: Simulation object /tb_if_module/PERIOD was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: Simulation object /tb_ex_module/uut/clk_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/resetn_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/ce_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/instruction_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/zflg_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregaddr_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregout_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs1 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs2 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rd was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/wen was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/mem_out was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg3 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg5 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg8 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg6 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg7 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memw was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memr was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/opcode was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rsel was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdsel was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: Simulation object /tb_decoder_module/uut_decode/clk_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ce_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/instruction_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs1_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs2_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rd_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/imm_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/fsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ssel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/isel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rdsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/wen_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/cInstWidth was not found in the design.
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: Simulation object /tb_if_module/clk was not found in the design.
WARNING: Simulation object /tb_if_module/resetn was not found in the design.
WARNING: Simulation object /tb_if_module/ce was not found in the design.
WARNING: Simulation object /tb_if_module/start was not found in the design.
WARNING: Simulation object /tb_if_module/zflg was not found in the design.
WARNING: Simulation object /tb_if_module/rdreg was not found in the design.
WARNING: Simulation object /tb_if_module/instruction was not found in the design.
WARNING: Simulation object /tb_if_module/PERIOD was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: Simulation object /tb_ex_module/uut/clk_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/resetn_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/ce_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/instruction_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/zflg_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregaddr_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregout_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs1 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs2 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rd was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/wen was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/mem_out was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg3 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg5 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg8 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg6 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg7 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memw was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memr was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/opcode was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rsel was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdsel was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: Simulation object /tb_decoder_module/uut_decode/clk_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ce_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/instruction_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs1_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs2_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rd_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/imm_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/fsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ssel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/isel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rdsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/wen_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/cInstWidth was not found in the design.
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.246 ; gain = 0.000
create_wave_config
save_wave_config {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_alu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg} -view {C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: Simulation object /tb_if_module/clk was not found in the design.
WARNING: Simulation object /tb_if_module/resetn was not found in the design.
WARNING: Simulation object /tb_if_module/ce was not found in the design.
WARNING: Simulation object /tb_if_module/start was not found in the design.
WARNING: Simulation object /tb_if_module/zflg was not found in the design.
WARNING: Simulation object /tb_if_module/rdreg was not found in the design.
WARNING: Simulation object /tb_if_module/instruction was not found in the design.
WARNING: Simulation object /tb_if_module/PERIOD was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: Simulation object /tb_ex_module/uut/clk_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/resetn_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/ce_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/instruction_i was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/zflg_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregaddr_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdregout_o was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs1 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rs2 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rd was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/wen was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/mem_out was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg3 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg5 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg8 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg6 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/reg7 was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memw was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/memr was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/opcode was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rsel was not found in the design.
WARNING: Simulation object /tb_ex_module/uut/rdsel was not found in the design.
open_wave_config C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: Simulation object /tb_decoder_module/uut_decode/clk_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ce_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/instruction_i was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs1_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rs2_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rd_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/imm_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/fsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/ssel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/isel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/rdsel_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/wen_o was not found in the design.
WARNING: Simulation object /tb_decoder_module/uut_decode/cInstWidth was not found in the design.
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_alu_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2614.691 ; gain = 21.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sru_module [current_fileset]
set_property top tb_sru [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.691 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/alu_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sru_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.344 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/alu_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sru_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.344 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.402 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/alu_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sru_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.402 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\sru_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/alu_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sru_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.168 ; gain = 0.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sru'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sru' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step3_asm_init_progmem_with_all.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step2_asm_init_progmem_with_jumpd.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_only_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_sru_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ex_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_decoder_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_module
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sru_behav xil_defaultlib.tb_sru xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sru_module
Compiling module xil_defaultlib.tb_sru
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sru_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_if_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_ex_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/coe_user/Documents/ECE574_Local/homework/final/tb_decoder_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sru_behav -key {Behavioral:sim_1:Functional:tb_sru} -tclbatch {tb_sru.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_sru.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sru_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2638.168 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top top_module [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top top_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\top_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\top_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\top_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_sru.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\ex_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\top_module.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 21:43:47 2024...
