void T_1 F_1 ( void )\r\n{\r\nint V_1 , V_2 , V_3 ;\r\n__asm__ (\r\n"sub %[ret], pc, #4 \n\t"\r\n"str pc, %[addr] \n\t"\r\n"ldr %[scr], %[addr] \n\t"\r\n"sub %[ret], %[scr], %[ret] \n\t"\r\n: [ret] "=r" (ret), [scr] "=r" (scratch), [addr] "+m" (addr));\r\nV_4 = V_3 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nint V_5 = F_3 () ;\r\nF_4 ( V_5 == V_6 ) ;\r\nV_7 = V_5 >= V_8 ;\r\n}\r\nvoid T_1 F_5 ( void )\r\n{\r\nint V_5 = F_3 () ;\r\nF_4 ( V_5 == V_6 ) ;\r\nV_9 = V_5 >= V_10 ;\r\n}\r\nvoid T_1 F_6 ( void )\r\n{\r\nF_1 () ;\r\nF_2 () ;\r\nF_5 () ;\r\n}\r\nstatic unsigned long T_2 F_7 ( unsigned long V_11 )\r\n{\r\nreturn V_11 & V_12 ;\r\n}\r\nstatic unsigned long T_2 F_8 ( unsigned long V_11 )\r\n{\r\nreturn ( ~ V_11 ) & V_12 ;\r\n}\r\nstatic unsigned long T_2 F_9 ( unsigned long V_11 )\r\n{\r\nreturn V_11 & V_13 ;\r\n}\r\nstatic unsigned long T_2 F_10 ( unsigned long V_11 )\r\n{\r\nreturn ( ~ V_11 ) & V_13 ;\r\n}\r\nstatic unsigned long T_2 F_11 ( unsigned long V_11 )\r\n{\r\nreturn V_11 & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_12 ( unsigned long V_11 )\r\n{\r\nreturn ( ~ V_11 ) & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_13 ( unsigned long V_11 )\r\n{\r\nreturn V_11 & V_15 ;\r\n}\r\nstatic unsigned long T_2 F_14 ( unsigned long V_11 )\r\n{\r\nreturn ( ~ V_11 ) & V_15 ;\r\n}\r\nstatic unsigned long T_2 F_15 ( unsigned long V_11 )\r\n{\r\nV_11 &= ~ ( V_11 >> 1 ) ;\r\nreturn V_11 & V_13 ;\r\n}\r\nstatic unsigned long T_2 F_16 ( unsigned long V_11 )\r\n{\r\nV_11 &= ~ ( V_11 >> 1 ) ;\r\nreturn ( ~ V_11 ) & V_13 ;\r\n}\r\nstatic unsigned long T_2 F_17 ( unsigned long V_11 )\r\n{\r\nV_11 ^= ( V_11 << 3 ) ;\r\nreturn ( ~ V_11 ) & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_18 ( unsigned long V_11 )\r\n{\r\nV_11 ^= ( V_11 << 3 ) ;\r\nreturn V_11 & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_19 ( unsigned long V_11 )\r\n{\r\nunsigned long V_16 = V_11 ^ ( V_11 << 3 ) ;\r\nV_16 |= ( V_11 << 1 ) ;\r\nreturn ( ~ V_16 ) & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_20 ( unsigned long V_11 )\r\n{\r\nunsigned long V_16 = V_11 ^ ( V_11 << 3 ) ;\r\nV_16 |= ( V_11 << 1 ) ;\r\nreturn V_16 & V_14 ;\r\n}\r\nstatic unsigned long T_2 F_21 ( unsigned long V_11 )\r\n{\r\nreturn true ;\r\n}\r\nvoid T_2 F_22 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\n}\r\nvoid T_2 F_23 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nV_18 -> V_21 . V_22 () ;\r\n}\r\nstatic void T_2 F_24 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nT_3 V_23 = V_18 -> V_24 ;\r\nint V_25 = ( V_23 >> 16 ) & 0xf ;\r\nint V_26 = V_23 & ( 1 << 20 ) ;\r\nint V_27 = V_23 & ( 1 << 21 ) ;\r\nint V_28 = V_23 & ( 1 << 23 ) ;\r\nint V_29 = V_23 & ( 1 << 24 ) ;\r\nlong * V_1 = ( long * ) V_20 -> V_30 [ V_25 ] ;\r\nint V_31 ;\r\nint V_32 ;\r\nV_32 = 0 ;\r\nV_31 = V_23 & 0xffff ;\r\nwhile ( V_31 ) {\r\nV_31 &= ( V_31 - 1 ) ;\r\n++ V_32 ;\r\n}\r\nif ( ! V_28 )\r\nV_1 -= V_32 ;\r\nV_1 += ( ! V_29 == ! V_28 ) ;\r\nV_31 = V_23 & 0xffff ;\r\nwhile ( V_31 ) {\r\nint V_33 = F_25 ( V_31 ) ;\r\nV_31 &= ( V_31 - 1 ) ;\r\nif ( V_26 )\r\nV_20 -> V_30 [ V_33 ] = * V_1 ++ ;\r\nelse\r\n* V_1 ++ = V_20 -> V_30 [ V_33 ] ;\r\n}\r\nif ( V_27 ) {\r\nif ( ! V_28 )\r\nV_1 -= V_32 ;\r\nV_1 -= ( ! V_29 == ! V_28 ) ;\r\nV_20 -> V_30 [ V_25 ] = ( long ) V_1 ;\r\n}\r\n}\r\nstatic void T_2 F_26 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nV_20 -> V_34 = ( long ) V_18 -> V_1 + V_4 ;\r\nF_24 ( V_18 , V_20 ) ;\r\nV_20 -> V_34 = ( long ) V_18 -> V_1 + 4 ;\r\n}\r\nstatic void T_2 F_27 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nF_24 ( V_18 , V_20 ) ;\r\nF_28 ( V_20 -> V_34 , V_20 ) ;\r\n}\r\nstatic void T_2\r\nF_29 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nregister void * T_4 V_35 ( L_1 ) = V_20 ;\r\nregister void * T_5 V_35 ( L_2 ) = V_18 -> V_21 . V_22 ;\r\n__asm__ __volatile__ (\r\n"stmdb sp!, {%[regs], r11} \n\t"\r\n"ldmia %[regs], {r0-r12} \n\t"\r\n#if V_36 >= 6\r\n"blx %[fn] \n\t"\r\n#else\r\n"str %[fn], [sp, #-4]! \n\t"\r\n"adr lr, 1f \n\t"\r\n"ldr pc, [sp], #4 \n\t"\r\n"1: \n\t"\r\n#endif\r\n"ldr lr, [sp], #4 \n\t"\r\n"stmia lr, {r0-r12} \n\t"\r\n"ldr r11, [sp], #4 \n\t"\r\n: [regs] "=r" (rregs), [fn] "=r" (rfn)\r\n: "0" (rregs), "1" (rfn)\r\n: "r0", "r2", "r3", "r4", "r5", "r6", "r7",\r\n"r8", "r9", "r10", "r12", "memory", "cc"\r\n);\r\n}\r\nstatic void T_2\r\nF_30 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nF_29 ( V_18 , (struct V_19 * ) ( V_20 -> V_30 + 2 ) ) ;\r\n}\r\nstatic void T_2\r\nF_31 ( struct V_17 * V_18 , struct V_19 * V_20 )\r\n{\r\nF_29 ( V_18 , (struct V_19 * ) ( V_20 -> V_30 + 3 ) ) ;\r\nF_28 ( V_20 -> V_34 , V_20 ) ;\r\n}\r\nenum V_37 T_2\r\nF_32 ( T_3 V_23 , struct V_38 * V_39 )\r\n{\r\nT_6 * V_40 = 0 ;\r\nunsigned V_41 = V_23 & 0xffff ;\r\nint V_42 = V_23 & 0x100000 ;\r\nint V_25 = ( V_23 >> 16 ) & 0xf ;\r\nif ( V_25 <= 12 && ( V_41 & 0xe000 ) == 0 ) {\r\nV_40 = F_29 ;\r\n} else if ( V_25 >= 2 && ( V_41 & 0x8003 ) == 0 ) {\r\nV_25 -= 2 ;\r\nV_41 >>= 2 ;\r\nV_40 = F_30 ;\r\n} else if ( V_25 >= 3 && ( V_41 & 0x0007 ) == 0 ) {\r\nif ( V_42 && ( V_41 & 0x8000 ) ) {\r\nV_25 -= 3 ;\r\nV_41 >>= 3 ;\r\nV_40 = F_31 ;\r\n}\r\n}\r\nif ( V_40 ) {\r\nV_39 -> V_23 [ 0 ] = ( V_23 & 0xfff00000 ) | ( V_25 << 16 ) | V_41 ;\r\nV_39 -> V_43 = V_40 ;\r\nreturn V_44 ;\r\n}\r\nif ( V_41 & 0x8000 )\r\nV_40 = V_42 ? F_27 : F_26 ;\r\nelse\r\nV_40 = F_24 ;\r\nV_39 -> V_43 = V_40 ;\r\nreturn V_45 ;\r\n}\r\nstatic T_3 T_2\r\nF_33 ( T_3 V_23 , struct V_38 * V_39 ,\r\nbool V_46 )\r\n{\r\n#ifdef F_34\r\nif ( V_46 ) {\r\nT_7 * V_47 = ( T_7 * ) V_39 -> V_23 ;\r\nV_47 [ 1 ] = 0x4770 ;\r\nV_47 [ 2 ] = 0x4770 ;\r\nreturn V_23 ;\r\n}\r\nV_39 -> V_23 [ 1 ] = 0xe12fff1e ;\r\n#else\r\nV_39 -> V_23 [ 1 ] = 0xe1a0f00e ;\r\n#endif\r\nif ( V_23 < 0xe0000000 )\r\nV_23 = ( V_23 | 0xe0000000 ) & ~ 0x10000000 ;\r\nreturn V_23 ;\r\n}\r\nstatic void T_2\r\nF_35 ( T_3 V_23 , struct V_38 * V_39 ,\r\nbool V_46 )\r\n{\r\n#ifdef F_34\r\nif ( V_46 ) {\r\nT_7 * V_48 = ( T_7 * ) V_39 -> V_23 ;\r\nif ( F_36 ( V_23 ) )\r\n* V_48 ++ = V_23 >> 16 ;\r\n* V_48 ++ = V_23 ;\r\nreturn;\r\n}\r\n#endif\r\nV_39 -> V_23 [ 0 ] = V_23 ;\r\n}\r\nstatic bool T_2 F_37 ( T_3 * V_49 , T_8 V_20 )\r\n{\r\nT_3 V_23 = * V_49 ;\r\nT_3 V_50 = 0xf ;\r\nfor (; V_20 != 0 ; V_20 >>= 4 , V_50 <<= 4 ) {\r\nT_3 V_51 = V_52 ;\r\nswitch ( V_20 & 0xf ) {\r\ncase V_53 :\r\ncontinue;\r\ncase V_54 :\r\nbreak;\r\ncase V_55 :\r\nV_51 = V_56 ;\r\nbreak;\r\ncase V_57 :\r\nif ( ( V_23 ^ 0xdddddddd ) & V_50 )\r\ngoto V_58;\r\nbreak;\r\ncase V_59 :\r\nif ( ( V_23 ^ 0xffffffff ) & V_50 )\r\ngoto V_58;\r\nbreak;\r\ncase V_60 :\r\nif ( ( ( V_23 ^ 0xdddddddd ) & V_50 ) == 0 )\r\ngoto V_58;\r\nbreak;\r\ncase V_61 :\r\ncase V_62 :\r\nif ( ( ( V_23 ^ 0xdddddddd ) & 0xdddddddd & V_50 ) == 0 )\r\ngoto V_58;\r\nbreak;\r\ncase V_63 :\r\nif ( ! F_38 ( V_23 ) )\r\nbreak;\r\ncase V_64 :\r\ncase V_65 :\r\nif ( ( ( V_23 ^ 0xffffffff ) & V_50 ) == 0 )\r\ngoto V_58;\r\nbreak;\r\n}\r\nV_23 &= ~ V_50 ;\r\nV_23 |= V_51 & V_50 ;\r\n}\r\n* V_49 = V_23 ;\r\nreturn true ;\r\nV_58:\r\nreturn false ;\r\n}\r\nint T_2\r\nF_39 ( T_3 V_23 , struct V_38 * V_39 ,\r\nconst union V_66 * V_67 , bool V_46 )\r\n{\r\nconst struct V_68 * V_69 = (struct V_68 * ) V_67 ;\r\nconst struct V_68 * V_70 ;\r\nbool V_71 = false ;\r\nV_23 = F_33 ( V_23 , V_39 , V_46 ) ;\r\nfor (; ; V_69 = V_70 ) {\r\nenum V_72 type = V_69 -> V_73 . V_74 & V_75 ;\r\nT_8 V_20 = V_69 -> V_73 . V_74 >> V_76 ;\r\nif ( type == V_77 )\r\nreturn V_78 ;\r\nV_70 = (struct V_68 * )\r\n( ( V_79 ) V_69 + V_80 [ type ] ) ;\r\nif ( ! V_71 && ( V_23 & V_69 -> V_50 . V_74 ) != V_69 -> V_81 . V_74 )\r\ncontinue;\r\nif ( ! F_37 ( & V_23 , V_20 ) )\r\nreturn V_78 ;\r\nswitch ( type ) {\r\ncase V_82 : {\r\nstruct V_83 * V_84 = (struct V_83 * ) V_69 ;\r\nV_70 = (struct V_68 * ) V_84 -> V_67 . V_67 ;\r\nbreak;\r\n}\r\ncase V_85 : {\r\nstruct V_86 * V_84 = (struct V_86 * ) V_69 ;\r\nreturn (* V_84 -> V_87 . V_87 )( V_23 , V_39 ) ;\r\n}\r\ncase V_88 : {\r\nstruct V_89 * V_84 = (struct V_89 * ) V_69 ;\r\nV_39 -> V_43 = V_84 -> V_40 . V_40 ;\r\nreturn V_45 ;\r\n}\r\ncase V_90 : {\r\nstruct V_91 * V_84 = (struct V_91 * ) V_69 ;\r\nV_39 -> V_43 = V_84 -> V_40 . V_40 ;\r\nF_35 ( V_23 , V_39 , V_46 ) ;\r\nreturn V_44 ;\r\n}\r\ncase V_92 :\r\nV_71 = true ;\r\nbreak;\r\ncase V_93 :\r\ndefault:\r\nreturn V_78 ;\r\n}\r\n}\r\n}
