AArch64 L071
{
int64_t t[2];
int64_t f;
0:X0=t; 0:X2=f;
1:X0=t; 1:X2=f;
int64_t 1:X1;
int64_t 1:X5;
int64_t 1:X7;
}
  P0             | P1              ;
  MOV X1,#1      | LDR X1,[X2]     ;
  MOV X3,#3      | AND X3,X1,#2    ;
  STP X1,X3,[X0] | ADD X4,X0,X3    ;
  DMB ST         | LDP X5,X7,[X4]  ;
  MOV X5,#1      |                 ;
  STR X5,[X2]    |                 ;
~exists 1:X1=1 /\ (1:X5=0 \/ 1:X7=0)
(* Reference for L070, with standard load pair, forbidden *)