Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac_top_tb3_isim_beh.exe -prj C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac_top_tb3_beh.prj work.wac_top_tb3 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/Digipot_ctrl.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/Dac_ctrl.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/adcCtrl.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wacCtrl.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac_top.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac_top_tb3.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module wacCtrl
Compiling module Dac_ctrl
Compiling module Digipot_ctrl
Compiling module adcCtrl
Compiling module wac
Compiling module wac_top
Compiling module wac_top_tb3
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/EPP/wac_top_tb3_isim_beh.exe
Fuse Memory Usage: 27348 KB
Fuse CPU Usage: 421 ms
