Loading plugins phase: Elapsed time ==> 1s.047ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.765ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 20 23:57:30 2020


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 20 23:57:30 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 20 23:57:31 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 20 23:57:33 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:Net_101\
	\PWM:Net_96\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_136
	Net_130
	Net_127
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:Net_101\
	\PWM2:Net_96\
	\PWM2:PWMUDB:MODULE_2:b_31\
	\PWM2:PWMUDB:MODULE_2:b_30\
	\PWM2:PWMUDB:MODULE_2:b_29\
	\PWM2:PWMUDB:MODULE_2:b_28\
	\PWM2:PWMUDB:MODULE_2:b_27\
	\PWM2:PWMUDB:MODULE_2:b_26\
	\PWM2:PWMUDB:MODULE_2:b_25\
	\PWM2:PWMUDB:MODULE_2:b_24\
	\PWM2:PWMUDB:MODULE_2:b_23\
	\PWM2:PWMUDB:MODULE_2:b_22\
	\PWM2:PWMUDB:MODULE_2:b_21\
	\PWM2:PWMUDB:MODULE_2:b_20\
	\PWM2:PWMUDB:MODULE_2:b_19\
	\PWM2:PWMUDB:MODULE_2:b_18\
	\PWM2:PWMUDB:MODULE_2:b_17\
	\PWM2:PWMUDB:MODULE_2:b_16\
	\PWM2:PWMUDB:MODULE_2:b_15\
	\PWM2:PWMUDB:MODULE_2:b_14\
	\PWM2:PWMUDB:MODULE_2:b_13\
	\PWM2:PWMUDB:MODULE_2:b_12\
	\PWM2:PWMUDB:MODULE_2:b_11\
	\PWM2:PWMUDB:MODULE_2:b_10\
	\PWM2:PWMUDB:MODULE_2:b_9\
	\PWM2:PWMUDB:MODULE_2:b_8\
	\PWM2:PWMUDB:MODULE_2:b_7\
	\PWM2:PWMUDB:MODULE_2:b_6\
	\PWM2:PWMUDB:MODULE_2:b_5\
	\PWM2:PWMUDB:MODULE_2:b_4\
	\PWM2:PWMUDB:MODULE_2:b_3\
	\PWM2:PWMUDB:MODULE_2:b_2\
	\PWM2:PWMUDB:MODULE_2:b_1\
	\PWM2:PWMUDB:MODULE_2:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_312
	Net_306
	Net_303
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 266 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:vp_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_0\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:soc\ to \ADC:vp_ctl_0\
Aliasing zero to \ADC:vp_ctl_0\
Aliasing one to \ADC:tmpOE__Bypass_net_0\
Aliasing \ADC:Net_383\ to \ADC:vp_ctl_0\
Aliasing tmpOE__X_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Y_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__sw_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:trig_out\ to \ADC:tmpOE__Bypass_net_0\
Aliasing Net_114 to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:final_kill\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm_temp\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM2:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:trig_out\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM2:PWMUDB:runmode_enable\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:final_kill\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:pwm_temp\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__S1_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__S2_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__S4_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__S5_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__Enable_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:trig_last\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:trig_last\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Removing Lhs of wire \ADC:vp_ctl_2\[6] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_1\[7] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_3\[8] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_1\[9] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_3\[10] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_0\[11] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_2\[12] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire \ADC:Net_188\[16] = \ADC:Net_221\[17]
Removing Lhs of wire \ADC:soc\[23] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire zero[24] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire one[46] = \ADC:tmpOE__Bypass_net_0\[42]
Removing Lhs of wire \ADC:Net_383\[58] = zero[24]
Removing Lhs of wire tmpOE__X_net_0[60] = one[46]
Removing Lhs of wire tmpOE__Y_net_0[70] = one[46]
Removing Lhs of wire tmpOE__sw_net_0[76] = one[46]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[95] = \PWM:PWMUDB:control_7\[87]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[105] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[106] = \PWM:PWMUDB:control_7\[87]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[110] = one[46]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[112] = zero[24]
Removing Lhs of wire Net_114[113] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[114] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[115] = \PWM:PWMUDB:runmode_enable\[111]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[119] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[120] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[121] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[122] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[125] = one[46]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[129] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[369]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[131] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[370]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[132] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[133] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[134] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[135] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:status_6\[138] = zero[24]
Removing Rhs of wire \PWM:PWMUDB:status_5\[139] = \PWM:PWMUDB:final_kill_reg\[154]
Removing Lhs of wire \PWM:PWMUDB:status_4\[140] = zero[24]
Removing Rhs of wire \PWM:PWMUDB:status_3\[141] = \PWM:PWMUDB:fifo_full\[161]
Removing Rhs of wire \PWM:PWMUDB:status_1\[143] = \PWM:PWMUDB:cmp2_status_reg\[153]
Removing Rhs of wire \PWM:PWMUDB:status_0\[144] = \PWM:PWMUDB:cmp1_status_reg\[152]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[155] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[156] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[157] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[158] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[159] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[160] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[162] = \PWM:PWMUDB:tc_i\[117]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[163] = \PWM:PWMUDB:runmode_enable\[111]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[164] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:compare1\[197] = \PWM:PWMUDB:cmp1_less\[168]
Removing Lhs of wire \PWM:PWMUDB:compare2\[198] = \PWM:PWMUDB:cmp2_less\[171]
Removing Rhs of wire Net_128[208] = \PWM:PWMUDB:pwm1_i_reg\[201]
Removing Rhs of wire Net_129[209] = \PWM:PWMUDB:pwm2_i_reg\[203]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[210] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[251] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[252] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[253] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[254] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[255] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[256] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[257] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[258] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[259] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[260] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[261] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[262] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[263] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[264] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[265] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[266] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[267] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[268] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[269] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[270] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[271] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[272] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[273] = \PWM:PWMUDB:MODIN1_1\[274]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[274] = \PWM:PWMUDB:dith_count_1\[128]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[275] = \PWM:PWMUDB:MODIN1_0\[276]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[276] = \PWM:PWMUDB:dith_count_0\[130]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[408] = one[46]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[409] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[430] = \PWM2:PWMUDB:control_7\[422]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[440] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[441] = \PWM2:PWMUDB:control_7\[422]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[445] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[447] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[448] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[449] = \PWM2:PWMUDB:runmode_enable\[446]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[453] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[454] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[455] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[456] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[459] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_1\[463] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_1\[703]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_0\[465] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_0\[704]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[466] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[467] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[468] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[469] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[472] = zero[24]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[473] = \PWM2:PWMUDB:final_kill_reg\[488]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[474] = zero[24]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[475] = \PWM2:PWMUDB:fifo_full\[495]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[477] = \PWM2:PWMUDB:cmp2_status_reg\[487]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[478] = \PWM2:PWMUDB:cmp1_status_reg\[486]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[489] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[490] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[491] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[492] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[493] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[494] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[496] = \PWM2:PWMUDB:tc_i\[451]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[497] = \PWM2:PWMUDB:runmode_enable\[446]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[498] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[531] = \PWM2:PWMUDB:cmp1_less\[502]
Removing Lhs of wire \PWM2:PWMUDB:compare2\[532] = \PWM2:PWMUDB:cmp2_less\[505]
Removing Rhs of wire Net_287[542] = \PWM2:PWMUDB:pwm1_i_reg\[535]
Removing Rhs of wire Net_305[543] = \PWM2:PWMUDB:pwm2_i_reg\[537]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[544] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\[585] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\[586] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\[587] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\[588] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\[589] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\[590] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\[591] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\[592] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\[593] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\[594] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\[595] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\[596] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\[597] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\[598] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\[599] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\[600] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\[601] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\[602] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\[603] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\[604] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\[605] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\[606] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_1\[607] = \PWM2:PWMUDB:MODIN2_1\[608]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_1\[608] = \PWM2:PWMUDB:dith_count_1\[462]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_0\[609] = \PWM2:PWMUDB:MODIN2_0\[610]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_0\[610] = \PWM2:PWMUDB:dith_count_0\[464]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[742] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[743] = one[46]
Removing Lhs of wire tmpOE__S1_net_0[751] = one[46]
Removing Lhs of wire tmpOE__S2_net_0[757] = one[46]
Removing Lhs of wire tmpOE__S4_net_0[763] = one[46]
Removing Lhs of wire tmpOE__S5_net_0[769] = one[46]
Removing Lhs of wire tmpOE__Enable_net_0[775] = one[46]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[780] = one[46]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[781] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[782] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[785] = one[46]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[788] = \PWM:PWMUDB:cmp1\[147]
Removing Lhs of wire \PWM:PWMUDB:prevCompare2\\D\[789] = \PWM:PWMUDB:cmp2\[150]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[790] = \PWM:PWMUDB:cmp1_status\[148]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[791] = \PWM:PWMUDB:cmp2_status\[151]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[793] = \PWM:PWMUDB:pwm_i\[200]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[794] = \PWM:PWMUDB:pwm1_i\[202]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[795] = \PWM:PWMUDB:pwm2_i\[204]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[796] = \PWM:PWMUDB:status_2\[142]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[797] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[798] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[799] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[802] = one[46]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[805] = \PWM2:PWMUDB:cmp1\[481]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare2\\D\[806] = \PWM2:PWMUDB:cmp2\[484]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[807] = \PWM2:PWMUDB:cmp1_status\[482]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[808] = \PWM2:PWMUDB:cmp2_status\[485]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[810] = \PWM2:PWMUDB:pwm_i\[534]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[811] = \PWM2:PWMUDB:pwm1_i\[536]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[812] = \PWM2:PWMUDB:pwm2_i\[538]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[813] = \PWM2:PWMUDB:status_2\[476]

------------------------------------------------------
Aliased 0 equations, 177 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp2\' (cost = 0):
\PWM:PWMUDB:cmp2\ <= (\PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp2\' (cost = 0):
\PWM2:PWMUDB:cmp2\ <= (\PWM2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:pwm_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:pwm_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[16] = \ADC:Net_385\[14]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[166] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:pwm_i\[200] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[379] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[389] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[399] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[500] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i\[534] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[713] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[723] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[733] = zero[24]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[783] = \PWM:PWMUDB:control_7\[87]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[792] = zero[24]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[800] = \PWM2:PWMUDB:control_7\[422]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[809] = zero[24]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.718ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 20 March 2020 23:57:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\santa\Documents\PSoC Creator\Proyecto_Final\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=2, Signal=Net_61
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 9 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\, Enable(0), S1(0), S2(0), S4(0), S5(0), sw(0), X(0), Y(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );

    Pin : Name = X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => X(0)__PA ,
            analog_term => Net_9 ,
            pad => X(0)_PAD );

    Pin : Name = Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Y(0)__PA ,
            analog_term => Net_10 ,
            pad => Y(0)_PAD );

    Pin : Name = sw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw(0)__PA ,
            analog_term => Net_11 ,
            pad => sw(0)_PAD );

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pin_input => Net_128 ,
            pad => S1(0)_PAD );

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pin_input => Net_129 ,
            pad => S2(0)_PAD );

    Pin : Name = S4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S4(0)__PA ,
            pin_input => Net_287 ,
            pad => S4(0)_PAD );

    Pin : Name = S5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S5(0)__PA ,
            pin_input => Net_305 ,
            pad => S5(0)_PAD );

    Pin : Name = Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable(0)__PA ,
            pad => Enable(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_128, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=1)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare2\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_287, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_287 (fanout=1)

    MacroCell: Name=Net_305, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_305 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_61 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_61 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM2:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_61 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_1 => \PWM:PWMUDB:status_1\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_61 ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_1 => \PWM2:PWMUDB:status_1\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_61 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_61 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   12 :   60 :   72 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :  176 :  192 :  8.33 %
  Unique P-terms              :   16 :  368 :  384 :  4.17 %
  Total P-terms               :   16 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(6)][IoId=(6)] : X(0)
IO_4@[IOP=(0)][IoId=(4)] : Y(0)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
IO_3@[IOP=(4)][IoId=(3)] : sw(0)
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : X(0)
IO_7@[IOP=(3)][IoId=(7)] : Y(0)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
IO_3@[IOP=(3)][IoId=(3)] : sw(0)

Analog Placement phase: Elapsed time ==> 4s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_13 {
    sar_1_vplus
  }
  Net: Net_9 {
    p3_5
  }
  Net: Net_10 {
    p3_1
  }
  Net: Net_11 {
    p15_1
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::Mux {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p15_1
    agr5_x_p3_1
    agr5_x_p3_5
    p15_1
    p3_1
    p3_5
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  p0_2                                             -> \ADC:Net_210\
  p0_2_exvref                                      -> \ADC:Net_210\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
  sar_1_vplus                                      -> Net_13
  p3_5                                             -> Net_9
  p3_1                                             -> Net_10
  p15_1                                            -> Net_11
  agr5_x_sar_1_vplus                               -> AmuxNet::Mux
  agr5                                             -> AmuxNet::Mux
  agr5_x_p15_1                                     -> AmuxNet::Mux
  agr5_x_p3_1                                      -> AmuxNet::Mux
  agr5_x_p3_5                                      -> AmuxNet::Mux
}
Mux Info {
  Mux: Mux {
     Mouth: Net_13
     Guts:  AmuxNet::Mux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_9
      Outer: agr5_x_p3_5
      Inner: __open__
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_10
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_11
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_11
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       7.00 :       8.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_287, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_287 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_305, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_305 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare2\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = \PWM2:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_61 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM2:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_61 ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_1 => \PWM2:PWMUDB:status_1\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_61 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_128, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_61) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_61 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_61 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_1 => \PWM:PWMUDB:status_1\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_61 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pin_input => Net_129 ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pin_input => Net_128 ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S5(0)__PA ,
        pin_input => Net_305 ,
        pad => S5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S4(0)__PA ,
        pin_input => Net_287 ,
        pad => S4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable(0)__PA ,
        pad => Enable(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Y(0)__PA ,
        analog_term => Net_10 ,
        pad => Y(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => X(0)__PA ,
        analog_term => Net_9 ,
        pad => X(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = sw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw(0)__PA ,
        analog_term => Net_11 ,
        pad => sw(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_0 => Net_61 ,
            dclk_0 => Net_61_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_13 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_7 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_4 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =Mux
        PORT MAP (
            muxin_3 => Net_11 ,
            muxin_2 => Net_11 ,
            muxin_1 => Net_10 ,
            muxin_0 => Net_9 ,
            vout => Net_13 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------------
   0 |   0 |       |      NONE |         CMOS_OUT |           S2(0) | In(Net_129)
     |   1 |       |      NONE |         CMOS_OUT |           S1(0) | In(Net_128)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
     |   3 |       |      NONE |         CMOS_OUT |           S5(0) | In(Net_305)
     |   4 |       |      NONE |         CMOS_OUT |           S4(0) | In(Net_287)
     |   5 |       |      NONE |         CMOS_OUT |       Enable(0) | 
-----+-----+-------+-----------+------------------+-----------------+----------------------
   3 |   1 |       |      NONE |      HI_Z_ANALOG |            Y(0) | Analog(Net_10)
     |   5 |       |      NONE |      HI_Z_ANALOG |            X(0) | Analog(Net_9)
-----+-----+-------+-----------+------------------+-----------------+----------------------
  15 |   1 |       |      NONE |      HI_Z_ANALOG |           sw(0) | Analog(Net_11)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.047ms
Digital Placement phase: Elapsed time ==> 1s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\santa\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.171ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.171ms
API generation phase: Elapsed time ==> 3s.328ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.000ms
