Analysis & Synthesis report for isspe_text
Sun Nov 13 03:57:47 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 17. Parameter Settings for User Entity Instance: CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER
 18. Parameter Settings for User Entity Instance: sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0
 19. Parameter Settings for User Entity Instance: sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 20. Port Connectivity Checks: "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 21. Port Connectivity Checks: "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0"
 22. Port Connectivity Checks: "CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"
 23. Port Connectivity Checks: "CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 13 03:57:47 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; isspe_text                                  ;
; Top-level Entity Name           ; isspe_text                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 190                                         ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; isspe_text         ; isspe_text         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; sources_probes/synthesis/sources_probes.vhd                        ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd                        ; sources_probes ;
; sources_probes/synthesis/submodules/altsource_probe_top.v          ; yes             ; User Verilog HDL File                        ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v          ; sources_probes ;
; STATUS_DISPLAY_SYSTEM.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd                                          ;                ;
; SJU_SEG_DISPLAYER_CPU_STATE.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd                                    ;                ;
; SJU_SEG_DISPLAYER.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd                                              ;                ;
; simple_VHDL_CPU.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd                                                ;                ;
; ROM_VHDL.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd                                                       ;                ;
; OUT_LED.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd                                                        ;                ;
; INPUT_FILTER.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd                                                   ;                ;
; CPU_VHDL_projekt.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd                                               ;                ;
; ADDR_BUS_DECODER.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd                                               ;                ;
; isspe_text.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd                                                     ;                ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v                                                    ;                ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;                ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                             ;                ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;                ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld     ;
; db/ip/sld3fa1eb49/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/alt_sld_fab.v                                    ; alt_sld_fab    ;
; db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab    ;
; db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab    ;
; db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab    ;
; db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab    ;
; db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 140                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 226                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 23                       ;
;     -- 5 input functions                    ; 29                       ;
;     -- 4 input functions                    ; 47                       ;
;     -- <=3 input functions                  ; 127                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 190                      ;
;                                             ;                          ;
; I/O pins                                    ; 34                       ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 142                      ;
; Total fan-out                               ; 1552                     ;
; Average fan-out                             ; 3.15                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; |isspe_text                                                                                                                             ; 226 (2)           ; 190 (0)      ; 0                 ; 0          ; 34   ; 0            ; |isspe_text                                                                                                                                                                                                                                                                                                                                            ; isspe_text                        ; work           ;
;    |CPU_VHDL_projekt:cpu_project_instance|                                                                                              ; 104 (0)           ; 70 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance                                                                                                                                                                                                                                                                                                      ; CPU_VHDL_projekt                  ; work           ;
;       |INPUT_FILTER:b2v_inst_INPUT_FILTER|                                                                                              ; 45 (45)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER                                                                                                                                                                                                                                                                   ; INPUT_FILTER                      ; work           ;
;       |OUT_LED:b2v_inst_OUT_LED|                                                                                                        ; 6 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED                                                                                                                                                                                                                                                                             ; OUT_LED                           ; work           ;
;       |ROM_VHDL:b2v_inst_ROM_VHDL|                                                                                                      ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL                                                                                                                                                                                                                                                                           ; ROM_VHDL                          ; work           ;
;       |STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|                                                                                   ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM                                                                                                                                                                                                                                                        ; STATUS_DISPLAY_SYSTEM             ; work           ;
;          |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1|                                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1                                                                                                                                                                                                         ; SJU_SEG_DISPLAYER                 ; work           ;
;          |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_2|                                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_2                                                                                                                                                                                                         ; SJU_SEG_DISPLAYER                 ; work           ;
;          |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_3|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_3                                                                                                                                                                                                         ; SJU_SEG_DISPLAYER                 ; work           ;
;          |SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE                                                                                                                                                                                                         ; SJU_SEG_DISPLAYER_CPU_STATE       ; work           ;
;       |simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|                                                                                        ; 27 (27)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU                                                                                                                                                                                                                                                             ; simple_VHDL_CPU                   ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)            ; 78 (5)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)            ; 73 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)           ; 73 (45)      ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld     ;
;    |sources_probes:JTAG_thingy|                                                                                                         ; 26 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy                                                                                                                                                                                                                                                                                                                 ; sources_probes                    ; sources_probes ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 26 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                  ; altsource_probe_top               ; sources_probes ;
;          |altsource_probe:issp_impl|                                                                                                    ; 26 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                        ; altsource_probe                   ; work           ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 26 (3)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                         ; altsource_probe_body              ; work           ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 23 (14)           ; 42 (35)      ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                  ; altsource_probe_impl              ; work           ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                     ; sld_rom_sr                        ; work           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |isspe_text|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; N/A    ; altera_in_system_sources_probes ; 16.0    ; N/A          ; N/A          ; |isspe_text|sources_probes:JTAG_thingy                                                                                                                                                                                                                                          ; sources_probes.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state                                                                                                                                                                                                          ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+
; Name                           ; next_state.STORE_2_state ; next_state.STORE_1_state ; next_state.Execute_STORE_state ; next_state.Execute_LOAD_state ; next_state.Execute_JMP_state ; next_state.Execute_NOP_state ; next_state.Decode_state ; next_state.Fetch_3_state ; next_state.Fetch_2_state ; next_state.Fetch_1_state ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+
; next_state.Fetch_1_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 0                        ;
; next_state.Fetch_2_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 1                        ; 1                        ;
; next_state.Fetch_3_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 1                        ; 0                        ; 1                        ;
; next_state.Decode_state        ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 1                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_NOP_state   ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 1                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_JMP_state   ; 0                        ; 0                        ; 0                              ; 0                             ; 1                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_LOAD_state  ; 0                        ; 0                        ; 0                              ; 1                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_STORE_state ; 0                        ; 0                        ; 1                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.STORE_1_state       ; 0                        ; 1                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.STORE_2_state       ; 1                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                       ; Latch Enable Signal                                                                                                                                                                                                            ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out ; sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|metastable_l2_reg[0] ; yes                    ;
; Number of user-specified and inferred latches = 1                                ;                                                                                                                                                                                                                                ;                        ;
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                                  ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|use_Real_Clock        ; Stuck at GND due to stuck port data_in                                                                              ;
; CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[1]                   ; Merged with CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[3]                            ;
; CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[5..7,14,15]          ; Merged with CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[2]                            ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[2,5..7,14]   ; Merged with CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15]                   ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[1]           ; Merged with CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[3]                    ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[1]    ; Merged with CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[3]             ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[1] ; Merged with CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[3]          ;
; CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED|LEDG[1]                         ; Merged with CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED|LEDG[3]                                  ;
; CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[2]                   ; Stuck at GND due to stuck port data_in                                                                              ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15]          ; Stuck at GND due to stuck port data_in                                                                              ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[2]    ; Stuck at GND due to stuck port data_in                                                                              ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[2] ; Stuck at GND due to stuck port data_in                                                                              ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|WE_n            ; Merged with CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state.STORE_2_state ;
; Total Number of Removed Registers = 21                                                         ;                                                                                                                     ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                               ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|data_out[2] ; Stuck at GND              ; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15],         ;
;                                                                              ; due to stuck port data_in ; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[2],   ;
;                                                                              ;                           ; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[2] ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 190   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 138   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED|LEDG[0]                                                                                                                                                                                                                                                          ; 2       ;
; CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED|LEDG[3]                                                                                                                                                                                                                                                          ; 3       ;
; CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED|LEDG[2]                                                                                                                                                                                                                                                          ; 2       ;
; CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|bus_en_n                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[20]                                                                                                                                                                                                                                        ; 3       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[19]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[18]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[17]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[16]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[15]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[14]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[13]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[12]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[11]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[10]                                                                                                                                                                                                                                        ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[9]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[8]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[7]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[6]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[5]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[4]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[3]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[2]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[1]                                                                                                                                                                                                                                         ; 1       ;
; CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[0]                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|PC_reg[2]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|PC_reg[3]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|Addr_bus[2]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|Addr_bus[3]                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[18]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |isspe_text|sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |isspe_text|CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[19]                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                             ;
+---------------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                              ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                           ;
+---------------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; cnt_high       ; 20    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                     ;
; lpm_hint                ; UNUSED          ; String                                                                     ;
; sld_auto_instance_index ; YES             ; String                                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                                             ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                                             ;
; instance_id             ; NONE            ; String                                                                     ;
; probe_width             ; 31              ; Signed Integer                                                             ;
; source_width            ; 1               ; Signed Integer                                                             ;
; source_initial_value    ; 0               ; String                                                                     ;
; enable_metastability    ; YES             ; String                                                                     ;
+-------------------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                               ;
; lpm_hint                ; UNUSED          ; String                                                                                               ;
; sld_auto_instance_index ; YES             ; String                                                                                               ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                       ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                       ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                       ;
; instance_id             ; NONE            ; String                                                                                               ;
; probe_width             ; 31              ; Signed Integer                                                                                       ;
; source_width            ; 1               ; Signed Integer                                                                                       ;
; source_initial_value    ; 0               ; String                                                                                               ;
; enable_metastability    ; YES             ; String                                                                                               ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0" ;
+------------+-------+----------+-----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                          ;
+------------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER" ;
+------------------+-------+----------+----------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                        ;
+------------------+-------+----------+----------------------------------------------------------------+
; use_manual_clock ; Input ; Info     ; Stuck at VCC                                                   ;
+------------------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 112                         ;
;     CLR               ; 16                          ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 46                          ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 137                         ;
;     arith             ; 29                          ;
;         1 data inputs ; 29                          ;
;     normal            ; 108                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 13 03:57:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off isspe_text -c isspe_text
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sources_probes/synthesis/sources_probes.vhd
    Info (12022): Found design unit 1: sources_probes-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd Line: 17
    Info (12023): Found entity 1: sources_probes File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sources_probes/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file status_display_system.vhd
    Info (12022): Found design unit 1: STATUS_DISPLAY_SYSTEM-bdf_type File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd Line: 39
    Info (12023): Found entity 1: STATUS_DISPLAY_SYSTEM File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file sju_seg_displayer_cpu_state.vhd
    Info (12022): Found design unit 1: SJU_SEG_DISPLAYER_CPU_STATE-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd Line: 26
    Info (12023): Found entity 1: SJU_SEG_DISPLAYER_CPU_STATE File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER_CPU_STATE.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file sju_seg_displayer.vhd
    Info (12022): Found design unit 1: SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd Line: 30
    Info (12023): Found entity 1: SJU_SEG_DISPLAYER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/SJU_SEG_DISPLAYER.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file simple_vhdl_cpu.vhd
    Info (12022): Found design unit 1: simple_VHDL_CPU-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 78
    Info (12023): Found entity 1: simple_VHDL_CPU File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file rom_vhdl.vhd
    Info (12022): Found design unit 1: ROM_VHDL-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd Line: 16
    Info (12023): Found entity 1: ROM_VHDL File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file out_led.vhd
    Info (12022): Found design unit 1: OUT_LED-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd Line: 14
    Info (12023): Found entity 1: OUT_LED File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/OUT_LED.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file input_filter.vhd
    Info (12022): Found design unit 1: INPUT_FILTER-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 56
    Info (12023): Found entity 1: INPUT_FILTER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file cpu_vhdl_projekt.vhd
    Info (12022): Found design unit 1: CPU_VHDL_projekt-bdf_type File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 43
    Info (12023): Found entity 1: CPU_VHDL_projekt File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file addr_bus_decoder.vhd
    Info (12022): Found design unit 1: ADDR_BUS_DECODER-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd Line: 16
    Info (12023): Found entity 1: ADDR_BUS_DECODER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ADDR_BUS_DECODER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file isspe_text.vhd
    Info (12022): Found design unit 1: isspe_text-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 20
    Info (12023): Found entity 1: isspe_text File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 7
Info (12127): Elaborating entity "isspe_text" for the top level hierarchy
Info (12128): Elaborating entity "CPU_VHDL_projekt" for hierarchy "CPU_VHDL_projekt:cpu_project_instance" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 65
Info (12128): Elaborating entity "ADDR_BUS_DECODER" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|ADDR_BUS_DECODER:b2v_inst2" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 136
Info (12128): Elaborating entity "STATUS_DISPLAY_SYSTEM" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 144
Info (12128): Elaborating entity "SJU_SEG_DISPLAYER_CPU_STATE" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd Line: 59
Info (12128): Elaborating entity "SJU_SEG_DISPLAYER" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/STATUS_DISPLAY_SYSTEM.vhd Line: 64
Info (12128): Elaborating entity "INPUT_FILTER" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|INPUT_FILTER:b2v_inst_INPUT_FILTER" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 155
Warning (10492): VHDL Process Statement warning at INPUT_FILTER.vhd(69): signal "Use_Manual_Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 69
Warning (10492): VHDL Process Statement warning at INPUT_FILTER.vhd(86): signal "use_Real_Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 86
Warning (10631): VHDL Process Statement warning at INPUT_FILTER.vhd(64): inferring latch(es) for signal or variable "Clk_out", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 64
Info (10041): Inferred latch for "Clk_out" at INPUT_FILTER.vhd(64) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/INPUT_FILTER.vhd Line: 64
Info (12128): Elaborating entity "OUT_LED" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|OUT_LED:b2v_inst_OUT_LED" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 165
Info (12128): Elaborating entity "ROM_VHDL" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 174
Info (12128): Elaborating entity "simple_VHDL_CPU" for hierarchy "CPU_VHDL_projekt:cpu_project_instance|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/CPU_VHDL_projekt.vhd Line: 181
Warning (10631): VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable "CPU_REG_0", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Warning (10631): VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable "data_bus_out", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[8]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[9]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[10]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[11]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[12]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[13]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[14]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[15]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/simple_VHDL_CPU.vhd Line: 102
Info (12128): Elaborating entity "sources_probes" for hierarchy "sources_probes:JTAG_thingy" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 97
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/sources_probes.vhd Line: 38
Info (12128): Elaborating entity "altsource_probe" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/sources_probes/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "31"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "sources_probes:JTAG_thingy|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.13.03:57:29 Progress: Loading sld3fa1eb49/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/db/ip/sld3fa1eb49/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "CPU_VHDL_projekt:cpu_project_instance|ROM_VHDL:b2v_inst_ROM_VHDL|rom" is uninferred due to inappropriate RAM size File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/ROM_VHDL.vhd Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift9b/isspe_text.vhd Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 331 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 292 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 937 megabytes
    Info: Processing ended: Sun Nov 13 03:57:47 2016
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:53


