#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e163f4da20 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x55e163ea2c80_0 .var/i "file", 31 0;
v0x55e163ea2d80_0 .var/i "i", 31 0;
v0x55e163ea2e60_0 .net "sig_../toggle-re.aig_!Q", 0 0, L_0x55e163efcfe0;  1 drivers
v0x55e163ea2f00_0 .net "sig_../toggle-re.aig_Q", 0 0, v0x55e163ea21c0_0;  1 drivers
v0x55e163ea2fa0_0 .var "sig_../toggle-re.aig_clk", 0 0;
v0x55e163ea3090_0 .var "sig_../toggle-re.aig_enable", 0 0;
v0x55e163ea3130_0 .var "sig_../toggle-re.aig_reset", 0 0;
v0x55e163ea3200_0 .var "xorshift128_t", 31 0;
v0x55e163ea32c0_0 .var "xorshift128_w", 31 0;
v0x55e163ea3430_0 .var "xorshift128_x", 31 0;
v0x55e163ea3510_0 .var "xorshift128_y", 31 0;
v0x55e163ea35f0_0 .var "xorshift128_z", 31 0;
S_0x55e163f4dbb0 .scope task, "../toggle-re.aig_print_header" "../toggle-re.aig_print_header" 2 78, 2 78 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_header ;
    %vpi_call 2 80 "$fdisplay", v0x55e163ea2c80_0, "#OUT#" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x55e163ea2c80_0, "#OUT#   A   sig_../toggle-re.aig_enable " {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x55e163ea2c80_0, "#OUT#   B   sig_../toggle-re.aig_reset " {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x55e163ea2c80_0, "#OUT#   C   sig_../toggle-re.aig_clk " {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x55e163ea2c80_0, "#OUT#   D   sig_../toggle-re.aig_!Q " {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x55e163ea2c80_0, "#OUT#   E   sig_../toggle-re.aig_Q " {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x55e163ea2c80_0, "#OUT#" {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x55e163ea2c80_0, "#OUT# AB C DE" {0 0 0};
    %end;
S_0x55e163f3ed50 .scope task, "../toggle-re.aig_print_status" "../toggle-re.aig_print_status" 2 72, 2 72 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_status ;
    %load/vec4 v0x55e163ea3090_0;
    %load/vec4 v0x55e163ea3130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e163ea2fa0_0;
    %load/vec4 v0x55e163ea2e60_0;
    %load/vec4 v0x55e163ea2f00_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 74 "$fdisplay", v0x55e163ea2c80_0, "#OUT# %b %b %b %t %d", S<2,vec4,u2>, S<1,vec4,u1>, S<0,vec4,u2>, $time, v0x55e163ea2d80_0 {3 0 0};
    %end;
S_0x55e163f3ef30 .scope task, "../toggle-re.aig_reset" "../toggle-re.aig_reset" 2 38, 2 38 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e163ea3090_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e163ea3130_0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e163ea2fa0_0, 6;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e163ea2fa0_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e163ea2fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e163ea3090_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e163ea3130_0, 4;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e163ea2fa0_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e163ea2fa0_0, 0;
    %delay 0, 0;
    %end;
S_0x55e163f3f910 .scope task, "../toggle-re.aig_test" "../toggle-re.aig_test" 2 91, 2 91 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_test ;
    %vpi_call 2 93 "$fdisplay", v0x55e163ea2c80_0, "#OUT#\012#OUT# ==== ../toggle-re.aig  ====" {0 0 0};
    %fork TD_testbench...\/toggle\x2Dre.aig_reset, S_0x55e163f3ef30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e163ea2d80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55e163ea2d80_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55e163ea2d80_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_header, S_0x55e163f4dbb0;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_data, S_0x55e163ee1a50;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_clock, S_0x55e163f3faf0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_status, S_0x55e163f3ed50;
    %join;
    %load/vec4 v0x55e163ea2d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e163ea2d80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x55e163f3faf0 .scope task, "../toggle-re.aig_update_clock" "../toggle-re.aig_update_clock" 2 65, 2 65 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_clock ;
    %fork TD_testbench.xorshift128, S_0x55e163ea2af0;
    %join;
    %load/vec4 v0x55e163ea2fa0_0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e163ea32c0_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55e163ea2fa0_0, 0, 1;
    %end;
S_0x55e163ee1a50 .scope task, "../toggle-re.aig_update_data" "../toggle-re.aig_update_data" 2 55, 2 55 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x55e163ea2af0;
    %join;
    %load/vec4 v0x55e163ea3430_0;
    %load/vec4 v0x55e163ea3510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e163ea35f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e163ea32c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55e163ea3090_0, 2;
    %fork TD_testbench.xorshift128, S_0x55e163ea2af0;
    %join;
    %load/vec4 v0x55e163ea3430_0;
    %load/vec4 v0x55e163ea3510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e163ea35f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e163ea32c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55e163ea3130_0, 4;
    %delay 100, 0;
    %end;
S_0x55e163ee1c30 .scope module, "uut_../toggle-re.aig" "../toggle-re.aig" 2 30, 3 3 0, S_0x55e163f4da20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "!Q";
    .port_info 4 /INPUT 1 "enable";
L_0x55e163f4e420 .functor AND 1, v0x55e163ea21c0_0, v0x55e163ea3090_0, C4<1>, C4<1>;
L_0x55e163f4e2b0 .functor AND 1, L_0x55e163efcfe0, L_0x55e163efcdc0, C4<1>, C4<1>;
L_0x55e163efccb0 .functor AND 1, L_0x55e163ea3a70, L_0x55e163efd0f0, C4<1>, C4<1>;
L_0x55e163efced0 .functor AND 1, L_0x55e163efccb0, v0x55e163ea3130_0, C4<1>, C4<1>;
L_0x55e163efcdc0 .functor NOT 1, v0x55e163ea3090_0, C4<0>, C4<0>, C4<0>;
L_0x55e163efcfe0 .functor NOT 1, v0x55e163ea21c0_0, C4<0>, C4<0>, C4<0>;
L_0x55e163efd0f0 .functor NOT 1, L_0x55e163f4e420, C4<0>, C4<0>, C4<0>;
L_0x55e163ea3a70 .functor NOT 1, L_0x55e163f4e2b0, C4<0>, C4<0>, C4<0>;
v0x55e163f62ad0_0 .net "!Q", 0 0, L_0x55e163efcfe0;  alias, 1 drivers
v0x55e163ea21c0_0 .var "Q", 0 0;
v0x55e163ea22a0_0 .net "clk", 0 0, v0x55e163ea2fa0_0;  1 drivers
v0x55e163ea2340_0 .net "enable", 0 0, v0x55e163ea3090_0;  1 drivers
v0x55e163ea2400_0 .net "n1_inv", 0 0, L_0x55e163efcdc0;  1 drivers
v0x55e163ea2510_0 .net "n4", 0 0, L_0x55e163f4e420;  1 drivers
v0x55e163ea25d0_0 .net "n4_inv", 0 0, L_0x55e163efd0f0;  1 drivers
v0x55e163ea2690_0 .net "n5", 0 0, L_0x55e163f4e2b0;  1 drivers
v0x55e163ea2750_0 .net "n5_inv", 0 0, L_0x55e163ea3a70;  1 drivers
v0x55e163ea2810_0 .net "n6", 0 0, L_0x55e163efccb0;  1 drivers
v0x55e163ea28d0_0 .net "n7", 0 0, L_0x55e163efced0;  1 drivers
v0x55e163ea2990_0 .net "reset", 0 0, v0x55e163ea3130_0;  1 drivers
E_0x55e163efd4e0 .event posedge, v0x55e163ea22a0_0;
S_0x55e163ea2af0 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x55e163f4da20;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x55e163ea3430_0;
    %load/vec4 v0x55e163ea3430_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55e163ea3200_0, 0, 32;
    %load/vec4 v0x55e163ea3510_0;
    %store/vec4 v0x55e163ea3430_0, 0, 32;
    %load/vec4 v0x55e163ea35f0_0;
    %store/vec4 v0x55e163ea3510_0, 0, 32;
    %load/vec4 v0x55e163ea32c0_0;
    %store/vec4 v0x55e163ea35f0_0, 0, 32;
    %load/vec4 v0x55e163ea32c0_0;
    %load/vec4 v0x55e163ea32c0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x55e163ea3200_0;
    %xor;
    %load/vec4 v0x55e163ea3200_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x55e163ea32c0_0, 0, 32;
    %end;
    .scope S_0x55e163ee1c30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e163ea21c0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55e163ee1c30;
T_8 ;
    %wait E_0x55e163efd4e0;
    %load/vec4 v0x55e163ea28d0_0;
    %assign/vec4 v0x55e163ea21c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e163f4da20;
T_9 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x55e163ea3430_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x55e163ea3510_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x55e163ea35f0_0, 0, 32;
    %pushi/vec4 1554578920, 0, 32;
    %store/vec4 v0x55e163ea32c0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55e163f4da20;
T_10 ;
    %vpi_func 2 107 "$fopen" 32, "toggle-re_out_ref" {0 0 0};
    %store/vec4 v0x55e163ea2c80_0, 0, 32;
    %fork TD_testbench...\/toggle\x2Dre.aig_test, S_0x55e163f3f910;
    %join;
    %vpi_call 2 109 "$fclose", v0x55e163ea2c80_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "toggle-re_tb.v";
    "toggle-re_ref.v";
