<BaliSimProject version="1.3" path="sim/sim_as6500_control" stage="0" language="-1" name="sim0512B" simType="ModelSim">
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/opto_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/time_stamp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/division.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/index_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/parameter_init.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/time_stamp_ntp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/ntp_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/ntp_send_make.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/ntp_receive_parser.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/datagram_parser_udp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/packet_data_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/eth_data_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/datagram_parser.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/eth_send_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/tcp_recv_fifo.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_master_eth.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_w5500_cmd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_w5500_top_3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/w5500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_master.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_flash_cmd.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/spi_flash_top.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/flash_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/sram_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/calib_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/dist_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/distance_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/data_process_3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/div_rill.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/multiplier.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/rssi_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/dist_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/index_cal.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/data_pre.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/dist_calculate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/SPI_Master_2.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/as6500_ctrl.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/as6500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/measure_para.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/dist_measure.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/laser_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/pluse_average.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/adc_to_dist.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/multiplier3.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/adc_to_temp.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/adc_to_dac.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/DA_SPI.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/AD_SPI.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/adc_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/self_inspection.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/random_number_generator.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/encoder_generate.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/motor_control_2.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/motor_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/opto_switch_filter.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/rotate_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/c25x_pll.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/c25x_fpga.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/dist_filter.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/cache_opto_ram.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/c25x_fpga_ip.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/opto_packet.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/motor_drive.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/TB_as6500_control.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/datagram_cmd_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/parameter_ident_define.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/w5500_cmd_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/w5500_reg_defines.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="sim/sim_as6500_control/sim0512B/USRMCLK.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="c25x_fpga"/>
</BaliSimProject>
