Analysis & Synthesis report for AES
Fri May 20 16:32:21 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: cipher:encrypt
 12. Parameter Settings for User Entity Instance: cipher:encrypt|KeyExpansion:keys
 13. Parameter Settings for User Entity Instance: Inv_cipher:decrypt
 14. Parameter Settings for User Entity Instance: Inv_cipher:decrypt|KeyExpansion:keys
 15. Port Connectivity Checks: "Inv_cipher:decrypt"
 16. Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys|rcon:rconFunc"
 17. Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc_two"
 18. Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 20 16:32:21 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; AES                                         ;
; Top-level Entity Name           ; Wrapper                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3731                                        ;
; Total pins                      ; 3                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Wrapper            ; AES                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.4%      ;
;     Processor 3            ;  22.0%      ;
;     Processor 4            ;  18.7%      ;
;     Processor 5            ;  16.6%      ;
;     Processor 6            ;  13.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; ShiftRows.v                      ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v        ;         ;
; MixColumns.v                     ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v       ;         ;
; InvMixColumns.v                  ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v    ;         ;
; InverseShiftRows.v               ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/InverseShiftRows.v ;         ;
; subBytes.v                       ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v         ;         ;
; subBytes_inv.v                   ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v     ;         ;
; KeyExpansion.v                   ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v     ;         ;
; RotWord.v                        ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v          ;         ;
; AddRoundKey.v                    ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/AddRoundKey.v      ;         ;
; cipher.v                         ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v           ;         ;
; BlockTostate.v                   ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/BlockTostate.v     ;         ;
; Inv_cipher.v                     ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v       ;         ;
; Wrapper.v                        ; yes             ; User Verilog HDL File  ; E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v          ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 7783      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 10340     ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 5226      ;
;     -- 5 input functions                    ; 2100      ;
;     -- 4 input functions                    ; 2164      ;
;     -- <=3 input functions                  ; 850       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3731      ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3731      ;
; Total fan-out                               ; 64019     ;
; Average fan-out                             ; 4.55      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Entity Name      ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------+------------------+--------------+
; |Wrapper                                      ; 10340 (54)          ; 3731 (5)                  ; 0                 ; 0          ; 3    ; 0            ; |Wrapper                                                                                 ; Wrapper          ; work         ;
;    |Inv_cipher:decrypt|                       ; 4824 (990)          ; 1863 (416)                ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt                                                              ; Inv_cipher       ; work         ;
;       |AddRoundKey:rounding|                  ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|AddRoundKey:rounding                                         ; AddRoundKey      ; work         ;
;       |InvMixColumns:mixing|                  ; 400 (393)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing                                         ; InvMixColumns    ; work         ;
;          |multiplyeleven:obje13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplyeleven:obje13                   ; multiplyeleven   ; work         ;
;          |multiplyeleven:obje2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplyeleven:obje2                    ; multiplyeleven   ; work         ;
;          |multiplyfourteen:obje6|             ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplyfourteen:obje6                  ; multiplyfourteen ; work         ;
;             |multiplytwo:obj1|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplyfourteen:obje6|multiplytwo:obj1 ; multiplytwo      ; work         ;
;          |multiplythirteen:ob9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplythirteen:ob9                    ; multiplythirteen ; work         ;
;          |multiplythirteen:obj9|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplythirteen:obj9                   ; multiplythirteen ; work         ;
;          |multiplythirteen:objec14|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|InvMixColumns:mixing|multiplythirteen:objec14                ; multiplythirteen ; work         ;
;       |KeyExpansion:keys|                     ; 2719 (2551)         ; 1447 (1447)               ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys                                            ; KeyExpansion     ; work         ;
;          |rcon:rconFunc|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|rcon:rconFunc                              ; rcon             ; work         ;
;          |subBytes:subFunc|                   ; 160 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc                           ; subBytes         ; work         ;
;             |s_box:subBytes[15].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[15].sbox   ; s_box            ; work         ;
;             |s_box:subBytes[23].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[23].sbox   ; s_box            ; work         ;
;             |s_box:subBytes[31].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[31].sbox   ; s_box            ; work         ;
;             |s_box:subBytes[7].sbox|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[7].sbox    ; s_box            ; work         ;
;       |subBytes_inv:subbing|                  ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing                                         ; subBytes_inv     ; work         ;
;          |s_box_inv:subbytesinv[103].sboxinv| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[103].sboxinv      ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[111].sboxinv| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[111].sboxinv      ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[119].sboxinv| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[119].sboxinv      ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[127].sboxinv| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[127].sboxinv      ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[15].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[15].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[23].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[23].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[31].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[31].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[39].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[39].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[47].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[47].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[55].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[55].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[63].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[63].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[71].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[71].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[79].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[79].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[7].sboxinv|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[7].sboxinv        ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[87].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[87].sboxinv       ; s_box_inv        ; work         ;
;          |s_box_inv:subbytesinv[95].sboxinv|  ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[95].sboxinv       ; s_box_inv        ; work         ;
;    |cipher:encrypt|                           ; 5462 (1913)         ; 1863 (416)                ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt                                                                  ; cipher           ; work         ;
;       |AddRoundKey:rounding|                  ; 192 (192)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|AddRoundKey:rounding                                             ; AddRoundKey      ; work         ;
;       |KeyExpansion:keys|                     ; 2717 (2549)         ; 1447 (1447)               ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys                                                ; KeyExpansion     ; work         ;
;          |rcon:rconFunc|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|rcon:rconFunc                                  ; rcon             ; work         ;
;          |subBytes:subFunc|                   ; 160 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|subBytes:subFunc                               ; subBytes         ; work         ;
;             |s_box:subBytes[15].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[15].sbox       ; s_box            ; work         ;
;             |s_box:subBytes[23].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[23].sbox       ; s_box            ; work         ;
;             |s_box:subBytes[31].sbox|         ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[31].sbox       ; s_box            ; work         ;
;             |s_box:subBytes[7].sbox|          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[7].sbox        ; s_box            ; work         ;
;       |subBytes_state:subbing|                ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing                                           ; subBytes_state   ; work         ;
;          |s_box:subBytes[103].sbox|           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[103].sbox                  ; s_box            ; work         ;
;          |s_box:subBytes[111].sbox|           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[111].sbox                  ; s_box            ; work         ;
;          |s_box:subBytes[119].sbox|           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[119].sbox                  ; s_box            ; work         ;
;          |s_box:subBytes[127].sbox|           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[127].sbox                  ; s_box            ; work         ;
;          |s_box:subBytes[15].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[15].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[23].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[23].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[31].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[31].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[39].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[39].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[47].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[47].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[55].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[55].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[63].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[63].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[71].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[71].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[79].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[79].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[7].sbox|             ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[7].sbox                    ; s_box            ; work         ;
;          |s_box:subBytes[87].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[87].sbox                   ; s_box            ; work         ;
;          |s_box:subBytes[95].sbox|            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wrapper|cipher:encrypt|subBytes_state:subbing|s_box:subBytes[95].sbox                   ; s_box            ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; Inv_cipher:decrypt|KeyExpansion:keys|counter[0..4]   ; Stuck at VCC due to stuck port data_in ;
; cipher:encrypt|KeyExpansion:keys|counter[0..4]       ; Stuck at VCC due to stuck port data_in ;
; Inv_cipher:decrypt|temp_two[0..127]                  ; Lost fanout                            ;
; key[0..3]                                            ; Stuck at VCC due to stuck port data_in ;
; key[4..8]                                            ; Stuck at GND due to stuck port data_in ;
; key[9..11]                                           ; Stuck at VCC due to stuck port data_in ;
; key[12..15]                                          ; Stuck at GND due to stuck port data_in ;
; key[16]                                              ; Stuck at VCC due to stuck port data_in ;
; key[17]                                              ; Stuck at GND due to stuck port data_in ;
; key[18,19]                                           ; Stuck at VCC due to stuck port data_in ;
; key[20..25]                                          ; Stuck at GND due to stuck port data_in ;
; key[26,27]                                           ; Stuck at VCC due to stuck port data_in ;
; key[28..127]                                         ; Stuck at GND due to stuck port data_in ;
; state_in[8,12,17,21,24,25,28,29,32..99,101..127]     ; Merged with state_in[100]              ;
; state_in[1..7,9..11,13..16,18..20,22,23,26,27,30,31] ; Merged with state_in[0]                ;
; state_in[0]                                          ; Stuck at VCC due to stuck port data_in ;
; state_in[100]                                        ; Stuck at GND due to stuck port data_in ;
; counter[3]                                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 395              ;                                        ;
+------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3731  ;
; Number of registers using Synchronous Clear  ; 3200  ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 896   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Wrapper|cipher:encrypt|KeyExpansion:keys|i[16]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|i[16] ;
; 6:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |Wrapper|Inv_cipher:decrypt|temp[51]                ;
; 32:1               ; 128 bits  ; 2688 LEs      ; 1152 LEs             ; 1536 LEs               ; No         ; |Wrapper|Inv_cipher:decrypt|Mux17                   ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 992 LEs              ; 1728 LEs               ; No         ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|Mux95 ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 992 LEs              ; 1728 LEs               ; No         ; |Wrapper|Inv_cipher:decrypt|KeyExpansion:keys|Mux7  ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 992 LEs              ; 1728 LEs               ; No         ; |Wrapper|cipher:encrypt|KeyExpansion:keys|Mux95     ;
; 128:1              ; 32 bits   ; 2720 LEs      ; 992 LEs              ; 1728 LEs               ; No         ; |Wrapper|cipher:encrypt|KeyExpansion:keys|Mux0      ;
; 6:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |Wrapper|cipher:encrypt|temp[16]                    ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |Wrapper|cipher:encrypt|currentKey                  ;
; 13:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |Wrapper|cipher:encrypt|Mux117                      ;
; 13:1               ; 64 bits   ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |Wrapper|cipher:encrypt|Mux124                      ;
; 14:1               ; 32 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |Wrapper|cipher:encrypt|Mux123                      ;
; 14:1               ; 32 bits   ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; No         ; |Wrapper|cipher:encrypt|Mux117                      ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; No         ; |Wrapper|cipher:encrypt|currentKey                  ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; No         ; |Wrapper|cipher:encrypt|currentKey                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Wrapper|Inv_cipher:decrypt|i[4]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Wrapper|cipher:encrypt|i[15]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cipher:encrypt ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; nk             ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cipher:encrypt|KeyExpansion:keys ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; nk             ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Inv_cipher:decrypt ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; nk             ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Inv_cipher:decrypt|KeyExpansion:keys ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; nk             ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Inv_cipher:decrypt"                                                                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                     ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; initial_key ; Input ; Warning  ; Input port expression (128 bits) is smaller than the input port (129 bits) it drives.  Extra input bit(s) "initial_key[128..128]" will be connected to GND. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys|rcon:rconFunc"                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc_two"                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; state_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cipher:encrypt|KeyExpansion:keys"                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; key  ; Input ; Warning  ; Input port expression (128 bits) is smaller than the input port (129 bits) it drives.  Extra input bit(s) "key[128..128]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3731                        ;
;     ENA               ; 512                         ;
;     ENA SCLR          ; 384                         ;
;     SCLR              ; 2816                        ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 10340                       ;
;     arith             ; 215                         ;
;         1 data inputs ; 215                         ;
;     normal            ; 10125                       ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 374                         ;
;         3 data inputs ; 257                         ;
;         4 data inputs ; 2164                        ;
;         5 data inputs ; 2100                        ;
;         6 data inputs ; 5226                        ;
; boundary_port         ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 6.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri May 20 16:31:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 1 design units, including 1 entities, in source file shiftrows.v
    Info (12023): Found entity 1: ShiftRows File: E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file mixcolumns.v
    Info (12023): Found entity 1: MixColumns File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 1
    Info (12023): Found entity 2: multiplytwo File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 86
    Info (12023): Found entity 3: multiplythree File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 115
Info (12021): Found 5 design units, including 5 entities, in source file invmixcolumns.v
    Info (12023): Found entity 1: InvMixColumns File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 1
    Info (12023): Found entity 2: multiplynine File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 132
    Info (12023): Found entity 3: multiplyeleven File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 146
    Info (12023): Found entity 4: multiplythirteen File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 163
    Info (12023): Found entity 5: multiplyfourteen File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 176
Info (12021): Found 1 design units, including 1 entities, in source file inverseshiftrows.v
    Info (12023): Found entity 1: InverseShiftRows File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InverseShiftRows.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file subbytes.v
    Info (12023): Found entity 1: subBytes_state File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 1
    Info (12023): Found entity 2: subBytes File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 19
    Info (12023): Found entity 3: s_box File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file subbytes_inv.v
    Info (12023): Found entity 1: subBytes_inv File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v Line: 1
    Info (12023): Found entity 2: s_box_inv File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file keyexpansion.v
    Info (12023): Found entity 1: KeyExpansion File: E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file rotword.v
    Info (12023): Found entity 1: RotWord File: E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v Line: 1
    Info (12023): Found entity 2: rcon File: E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v Line: 12
Warning (10229): Verilog HDL Expression warning at Test_bench.v(40): truncated literal to match 32 bits File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file test_bench.v
    Info (12023): Found entity 1: Test_bench File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v Line: 1
    Info (12023): Found entity 2: Test_bench_cipher File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v Line: 26
    Info (12023): Found entity 3: Test_bench_key File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file addroundkey.v
    Info (12023): Found entity 1: AddRoundKey File: E:/CUFE/2nd term/Advanced logic design/Logic Project/AddRoundKey.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cipher.v
    Info (12023): Found entity 1: cipher File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blocktostate.v
    Info (12023): Found entity 1: BlockTostate File: E:/CUFE/2nd term/Advanced logic design/Logic Project/BlockTostate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inv_cipher.v
    Info (12023): Found entity 1: Inv_cipher File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 1
Warning (10463): Verilog HDL Declaration warning at Wrapper.v(7): "final" is SystemVerilog-2005 keyword File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 7
Warning (10229): Verilog HDL Expression warning at Wrapper.v(20): truncated literal to match 32 bits File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 20
Warning (10229): Verilog HDL Expression warning at Wrapper.v(21): truncated literal to match 32 bits File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.v
    Info (12023): Found entity 1: Wrapper File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cipher.v(17): created implicit net for "counter" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Inv_cipher.v(15): created implicit net for "counter" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 15
Info (12127): Elaborating entity "Wrapper" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Wrapper.v(24): truncated value with size 32 to match size of target (4) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 24
Info (12128): Elaborating entity "cipher" for hierarchy "cipher:encrypt" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 10
Warning (10036): Verilog HDL or VHDL warning at cipher.v(17): object "counter" assigned a value but never read File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 17
Warning (10175): Verilog HDL warning at cipher.v(14): ignoring unsupported system task File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 14
Warning (10230): Verilog HDL assignment warning at cipher.v(17): truncated value with size 32 to match size of target (1) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 17
Info (12128): Elaborating entity "KeyExpansion" for hierarchy "cipher:encrypt|KeyExpansion:keys" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 7
Info (12128): Elaborating entity "RotWord" for hierarchy "cipher:encrypt|KeyExpansion:keys|RotWord:rotateFunc" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v Line: 7
Info (12128): Elaborating entity "subBytes" for hierarchy "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v Line: 8
Info (12128): Elaborating entity "s_box" for hierarchy "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[31].sbox" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 29
Info (12128): Elaborating entity "rcon" for hierarchy "cipher:encrypt|KeyExpansion:keys|rcon:rconFunc" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v Line: 10
Info (12128): Elaborating entity "subBytes_state" for hierarchy "cipher:encrypt|subBytes_state:subbing" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 8
Info (12128): Elaborating entity "ShiftRows" for hierarchy "cipher:encrypt|ShiftRows:shifting" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 9
Info (12128): Elaborating entity "BlockTostate" for hierarchy "cipher:encrypt|ShiftRows:shifting|BlockTostate:obj" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v Line: 8
Info (12128): Elaborating entity "MixColumns" for hierarchy "cipher:encrypt|MixColumns:mixing" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 10
Info (12128): Elaborating entity "multiplytwo" for hierarchy "cipher:encrypt|MixColumns:mixing|multiplytwo:obj1" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 93
Info (10041): Inferred latch for "out[0]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[1]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[2]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[3]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[4]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[5]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[6]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (10041): Inferred latch for "out[7]" at MixColumns.v(97) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 97
Info (12128): Elaborating entity "multiplythree" for hierarchy "cipher:encrypt|MixColumns:mixing|multiplythree:obj2" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 123
Warning (10240): Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 123
Info (10041): Inferred latch for "out[0]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[1]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[2]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[3]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[4]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[5]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[6]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (10041): Inferred latch for "out[7]" at MixColumns.v(127) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v Line: 127
Info (12128): Elaborating entity "AddRoundKey" for hierarchy "cipher:encrypt|AddRoundKey:rounding" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v Line: 11
Info (12128): Elaborating entity "Inv_cipher" for hierarchy "Inv_cipher:decrypt" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v Line: 11
Warning (10036): Verilog HDL or VHDL warning at Inv_cipher.v(15): object "counter" assigned a value but never read File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 15
Warning (10175): Verilog HDL warning at Inv_cipher.v(13): ignoring unsupported system task File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 13
Warning (10230): Verilog HDL assignment warning at Inv_cipher.v(15): truncated value with size 32 to match size of target (1) File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 15
Info (12128): Elaborating entity "InverseShiftRows" for hierarchy "Inv_cipher:decrypt|InverseShiftRows:shifting" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 8
Info (12128): Elaborating entity "subBytes_inv" for hierarchy "Inv_cipher:decrypt|subBytes_inv:subbing" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 9
Info (12128): Elaborating entity "s_box_inv" for hierarchy "Inv_cipher:decrypt|subBytes_inv:subbing|s_box_inv:subbytesinv[127].sboxinv" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v Line: 11
Info (12128): Elaborating entity "InvMixColumns" for hierarchy "Inv_cipher:decrypt|InvMixColumns:mixing" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v Line: 11
Info (12128): Elaborating entity "multiplyfourteen" for hierarchy "Inv_cipher:decrypt|InvMixColumns:mixing|multiplyfourteen:obj1" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 12
Info (12128): Elaborating entity "multiplyeleven" for hierarchy "Inv_cipher:decrypt|InvMixColumns:mixing|multiplyeleven:obj2" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 13
Info (12128): Elaborating entity "multiplythirteen" for hierarchy "Inv_cipher:decrypt|InvMixColumns:mixing|multiplythirteen:obj3" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 14
Info (12128): Elaborating entity "multiplynine" for hierarchy "Inv_cipher:decrypt|InvMixColumns:mixing|multiplynine:obj4" File: E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v Line: 15
Warning (12020): Port "ordered port 0" on the entity instantiation of "rconFunc" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v Line: 10
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276007): RAM logic "Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[7].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[15].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[23].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "Inv_cipher:decrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[31].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[7].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[15].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[23].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
    Info (276007): RAM logic "cipher:encrypt|KeyExpansion:keys|subBytes:subFunc|s_box:subBytes[31].sbox|Ram0" is uninferred due to asynchronous read logic File: E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v Line: 38
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 128 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10769 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 10766 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5106 megabytes
    Info: Processing ended: Fri May 20 16:32:21 2022
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg.


