<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: port_group_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structport__group__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">port_group_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>GROUP register API structure.  
 <a href="structport__group__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2port_8h_source.html">port.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8617def817913748de4559683cd432b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#ac8617def817913748de4559683cd432b">PORT_DIR</a></td></tr>
<tr class="separator:ac8617def817913748de4559683cd432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea6b43b60b60654cec611feb2189aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a6fea6b43b60b60654cec611feb2189aa">PORT_DIRCLR</a></td></tr>
<tr class="separator:a6fea6b43b60b60654cec611feb2189aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc86ac88114a62630a29c591ad7f327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a4cc86ac88114a62630a29c591ad7f327">PORT_DIRSET</a></td></tr>
<tr class="separator:a4cc86ac88114a62630a29c591ad7f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2450734eda54f7da0d53713882b006f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#ad2450734eda54f7da0d53713882b006f">PORT_DIRTGL</a></td></tr>
<tr class="separator:ad2450734eda54f7da0d53713882b006f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8544da9052bcfe7eb5eb832d39655b79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a8544da9052bcfe7eb5eb832d39655b79">PORT_OUT</a></td></tr>
<tr class="separator:a8544da9052bcfe7eb5eb832d39655b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8923710fb9f66fb074b79ff95fb35b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#ad8923710fb9f66fb074b79ff95fb35b7">PORT_OUTCLR</a></td></tr>
<tr class="separator:ad8923710fb9f66fb074b79ff95fb35b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585d7c8aed01ea7c69a7322cac88f522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a585d7c8aed01ea7c69a7322cac88f522">PORT_OUTSET</a></td></tr>
<tr class="separator:a585d7c8aed01ea7c69a7322cac88f522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138320fc4f13ef4fdedbf11962006e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a138320fc4f13ef4fdedbf11962006e05">PORT_OUTTGL</a></td></tr>
<tr class="separator:a138320fc4f13ef4fdedbf11962006e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d958bf1047391ab972456028d8f9e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#ab4d958bf1047391ab972456028d8f9e0">PORT_IN</a></td></tr>
<tr class="separator:ab4d958bf1047391ab972456028d8f9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd85a43afeeae219b5a6de7bca534de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a8dd85a43afeeae219b5a6de7bca534de">PORT_CTRL</a></td></tr>
<tr class="separator:a8dd85a43afeeae219b5a6de7bca534de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa53a97e9404b6d6c8d764946c569645"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#aaa53a97e9404b6d6c8d764946c569645">PORT_WRCONFIG</a></td></tr>
<tr class="separator:aaa53a97e9404b6d6c8d764946c569645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1aecb620d8f63b9743391dfe691157f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#ad1aecb620d8f63b9743391dfe691157f">PORT_EVCTRL</a></td></tr>
<tr class="separator:ad1aecb620d8f63b9743391dfe691157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1766513d9203fe2fe1b426206abdd989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#a1766513d9203fe2fe1b426206abdd989">PORT_PMUX</a> [16]</td></tr>
<tr class="separator:a1766513d9203fe2fe1b426206abdd989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb1cabcbc4152e793d9bd00d3a2f19f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#accb1cabcbc4152e793d9bd00d3a2f19f">PORT_PINCFG</a> [32]</td></tr>
<tr class="separator:accb1cabcbc4152e793d9bd00d3a2f19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1121303b5d7db048b62ca06ff513282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structport__group__registers__t.html#af1121303b5d7db048b62ca06ff513282">Reserved1</a> [0x20]</td></tr>
<tr class="separator:af1121303b5d7db048b62ca06ff513282"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >GROUP register API structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8dd85a43afeeae219b5a6de7bca534de" name="a8dd85a43afeeae219b5a6de7bca534de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd85a43afeeae219b5a6de7bca534de">&#9670;&nbsp;</a></span>PORT_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x24 (R/W 32) Control </p>

</div>
</div>
<a id="ac8617def817913748de4559683cd432b" name="ac8617def817913748de4559683cd432b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8617def817913748de4559683cd432b">&#9670;&nbsp;</a></span>PORT_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_DIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00 (R/W 32) Data Direction </p>

</div>
</div>
<a id="a6fea6b43b60b60654cec611feb2189aa" name="a6fea6b43b60b60654cec611feb2189aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea6b43b60b60654cec611feb2189aa">&#9670;&nbsp;</a></span>PORT_DIRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_DIRCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04 (R/W 32) Data Direction Clear </p>

</div>
</div>
<a id="a4cc86ac88114a62630a29c591ad7f327" name="a4cc86ac88114a62630a29c591ad7f327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc86ac88114a62630a29c591ad7f327">&#9670;&nbsp;</a></span>PORT_DIRSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_DIRSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08 (R/W 32) Data Direction Set </p>

</div>
</div>
<a id="ad2450734eda54f7da0d53713882b006f" name="ad2450734eda54f7da0d53713882b006f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2450734eda54f7da0d53713882b006f">&#9670;&nbsp;</a></span>PORT_DIRTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_DIRTGL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0C (R/W 32) Data Direction Toggle </p>

</div>
</div>
<a id="ad1aecb620d8f63b9743391dfe691157f" name="ad1aecb620d8f63b9743391dfe691157f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1aecb620d8f63b9743391dfe691157f">&#9670;&nbsp;</a></span>PORT_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2C (R/W 32) Event Input Control </p>

</div>
</div>
<a id="ab4d958bf1047391ab972456028d8f9e0" name="ab4d958bf1047391ab972456028d8f9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d958bf1047391ab972456028d8f9e0">&#9670;&nbsp;</a></span>PORT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT_IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x20 (R/ 32) Data Input Value </p>

</div>
</div>
<a id="a8544da9052bcfe7eb5eb832d39655b79" name="a8544da9052bcfe7eb5eb832d39655b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8544da9052bcfe7eb5eb832d39655b79">&#9670;&nbsp;</a></span>PORT_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x10 (R/W 32) Data Output Value </p>

</div>
</div>
<a id="ad8923710fb9f66fb074b79ff95fb35b7" name="ad8923710fb9f66fb074b79ff95fb35b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8923710fb9f66fb074b79ff95fb35b7">&#9670;&nbsp;</a></span>PORT_OUTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_OUTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x14 (R/W 32) Data Output Value Clear </p>

</div>
</div>
<a id="a585d7c8aed01ea7c69a7322cac88f522" name="a585d7c8aed01ea7c69a7322cac88f522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585d7c8aed01ea7c69a7322cac88f522">&#9670;&nbsp;</a></span>PORT_OUTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_OUTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x18 (R/W 32) Data Output Value Set </p>

</div>
</div>
<a id="a138320fc4f13ef4fdedbf11962006e05" name="a138320fc4f13ef4fdedbf11962006e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138320fc4f13ef4fdedbf11962006e05">&#9670;&nbsp;</a></span>PORT_OUTTGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_OUTTGL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1C (R/W 32) Data Output Value Toggle </p>

</div>
</div>
<a id="accb1cabcbc4152e793d9bd00d3a2f19f" name="accb1cabcbc4152e793d9bd00d3a2f19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb1cabcbc4152e793d9bd00d3a2f19f">&#9670;&nbsp;</a></span>PORT_PINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PORT_PINCFG[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x40 (R/W 8) Pin Configuration </p>

</div>
</div>
<a id="a1766513d9203fe2fe1b426206abdd989" name="a1766513d9203fe2fe1b426206abdd989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1766513d9203fe2fe1b426206abdd989">&#9670;&nbsp;</a></span>PORT_PMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PORT_PMUX[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x30 (R/W 8) Peripheral Multiplexing </p>

</div>
</div>
<a id="aaa53a97e9404b6d6c8d764946c569645" name="aaa53a97e9404b6d6c8d764946c569645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa53a97e9404b6d6c8d764946c569645">&#9670;&nbsp;</a></span>PORT_WRCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT_WRCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x28 ( /W 32) Write Configuration </p>

</div>
</div>
<a id="af1121303b5d7db048b62ca06ff513282" name="af1121303b5d7db048b62ca06ff513282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1121303b5d7db048b62ca06ff513282">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved1[0x20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/<a class="el" href="component_2port_8h_source.html">port.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structport__group__registers__t.html">port_group_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
