[
{
  "directory": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/build",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin/mb-g++  -isystem /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0 -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/microblaze-xilinx-elf/le -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/backward -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mno-xl-reorder -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/Xilinx.spec -I/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/ECE-4305_Lab-6_Application.elf.dir/chu_init.cpp.obj -c /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/chu_init.cpp",
  "file": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/chu_init.cpp"
},
{
  "directory": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/build",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin/mb-g++  -isystem /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0 -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/microblaze-xilinx-elf/le -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/backward -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mno-xl-reorder -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/Xilinx.spec -I/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/ECE-4305_Lab-6_Application.elf.dir/gpio_cores.cpp.obj -c /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/gpio_cores.cpp",
  "file": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/gpio_cores.cpp"
},
{
  "directory": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/build",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin/mb-g++  -isystem /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0 -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/microblaze-xilinx-elf/le -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/backward -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mno-xl-reorder -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/Xilinx.spec -I/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/ECE-4305_Lab-6_Application.elf.dir/main_vanilla_test.cpp.obj -c /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/main_vanilla_test.cpp",
  "file": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/main_vanilla_test.cpp"
},
{
  "directory": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/build",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin/mb-g++  -isystem /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0 -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/microblaze-xilinx-elf/le -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/backward -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mno-xl-reorder -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/Xilinx.spec -I/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/ECE-4305_Lab-6_Application.elf.dir/timer_core.cpp.obj -c /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/timer_core.cpp",
  "file": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/timer_core.cpp"
},
{
  "directory": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/build",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin/mb-g++  -isystem /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/lib/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0 -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/microblaze-xilinx-elf/le -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include/c++/12.2.0/backward -isystem /tools/Xilinx/Vitis/2024.1/gnu/microblaze/lin/microblazeeb-xilinx-elf/usr/include  -O2 -mlittle-endian -mno-xl-reorder -mxl-soft-mul -mcpu=v11.0 -DSDT  -MMD -MP -specs=/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/Xilinx.spec -I/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/microblaze_pof/export/microblaze_pof/sw/standalone_microblaze_I/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/ECE-4305_Lab-6_Application.elf.dir/uart_core.cpp.obj -c /home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/uart_core.cpp",
  "file": "/home/noah/Projects/FPGA/ECE-4305_Lab-6_Vitis/ECE-4305_Lab-6_Application/src/uart_core.cpp"
}
]