// generated by polka.codes
#include "helper.hh"
#include "instruction_emitter.hh"
#include "opcodes.hh"
#include <stdio.h>
#include <cstring>

using namespace asmjit;
using namespace PVM;

// Declare the extern C wrapper from instruction_dispatcher.cpp
extern "C" bool jit_emitter_emit_basic_block_instructions(
    void* _Nonnull assembler,
    const char* _Nonnull target_arch,
    const uint8_t* _Nonnull bytecode,
    uint32_t start_pc,
    uint32_t end_pc
);

// Trampoline for JIT code to call Swift host functions
// Called by JIT-generated code when executing ECALL instructions
uint32_t pvm_host_call_trampoline(
    JITHostFunctionTable* host_table,
    uint32_t host_call_index,
    uint64_t* guest_registers_ptr,
    uint8_t* guest_memory_base_ptr,
    uint32_t guest_memory_size,
    uint64_t* guest_gas_ptr) {

    if (!host_table || !host_table->dispatchHostCall) {
        // TODO: Implement proper error logging with error codes
        return 0xFFFFFFFF; // Error code for HostFunctionError (matches ExitReason.PanicReason)
    }

    // Dispatch to Swift implementation with invocationContext (passed implicitly through host_table)
    return host_table->dispatchHostCall(
        host_table->ownerContext,
        host_call_index,
        guest_registers_ptr,
        guest_memory_base_ptr,
        guest_memory_size,
        guest_gas_ptr,
        host_table->invocationContext
    );
}

// Compile a range of bytecode instructions to machine code
// This function bridges Swift's ProgramCode parsing with C++ instruction emission
bool compile_bytecode_range(
    void* _Nonnull assembler,
    const char* _Nonnull target_arch,
    const uint8_t* _Nonnull bytecode,
    size_t bytecode_size,
    uint32_t start_pc,
    uint32_t end_pc)
{
    // Validate inputs
    if (!assembler || !target_arch || !bytecode) {
        return false;
    }

    if (bytecode_size == 0 || start_pc >= end_pc) {
        return false;
    }

    if (end_pc > bytecode_size) {
        return false;
    }

    // Call the extern C wrapper to the instruction emitter
    // This function handles all 194 implemented instructions
    return jit_emitter_emit_basic_block_instructions(assembler, target_arch, bytecode, start_pc, end_pc);
}

// Get the size of an instruction in bytes
// This matches ONLY the opcodes actually implemented in instruction_dispatcher.cpp
// For unimplemented opcodes, returns 0 to signal an error
uint32_t get_instruction_size(const uint8_t* bytecode, uint32_t pc, size_t bytecode_size) {
    if (pc >= bytecode_size) {
        return 0;
    }

    uint8_t opcode = bytecode[pc];

    // Instruction size lookup table - MUST match instruction_dispatcher.cpp exactly
    // Only includes opcodes that are actually implemented in the dispatcher's switch statement
    // Sizes are extracted from the decode functions in instruction_dispatcher.cpp
    switch (static_cast<Opcode>(opcode)) {
        // 1-byte instructions
        case Opcode::Trap:
        case Opcode::Halt:
            return InstructionSize::Trap;

        // LoadImm64: [opcode][reg_index][value_64bit] = 10 bytes
        case Opcode::LoadImmU64:
            return InstructionSize::LoadImm64;

        // StoreImmU8/U16/U32/U64
        case Opcode::StoreImmU8:
            return InstructionSize::StoreImmU8;
        case Opcode::StoreImmU16:
            return InstructionSize::StoreImmU16;
        case Opcode::StoreImmU32:
            return InstructionSize::StoreImmU32;
        case Opcode::StoreImmU64:
            return InstructionSize::StoreImmU64;

        // Jump: [opcode][offset_32bit] = 5 bytes
        case Opcode::Jump:
            return InstructionSize::Jump;

        // JumpInd: [opcode][reg_index] = 2 bytes
        case Opcode::JumpInd:
            return InstructionSize::JumpInd;

        // LoadImm: [opcode][reg_index][value_32bit] = 6 bytes
        case Opcode::LoadImm:
            return InstructionSize::LoadImm;

        // LoadImmJump: [opcode][reg_index][offset_32bit][value_32bit] = 10 bytes
        case Opcode::LoadImmJump:
            return InstructionSize::LoadImmJump;

        // Load instructions: [opcode][reg_index][address_32bit] = 6 bytes
        case Opcode::LoadU8:
        case Opcode::LoadI8:
        case Opcode::LoadU16:
        case Opcode::LoadI16:
        case Opcode::LoadU32:
        case Opcode::LoadI32:
        case Opcode::LoadU64:
            return InstructionSize::LoadU8;

        // Store instructions: [opcode][reg_index][address_32bit] = 6 bytes
        case Opcode::StoreU8:
        case Opcode::StoreU16:
        case Opcode::StoreU32:
        case Opcode::StoreU64:
            return InstructionSize::StoreU8;

        // Branch instructions: [opcode][reg1][reg2][offset_32bit] = 7 bytes
        case Opcode::BranchEq:
        case Opcode::BranchNe:
            return InstructionSize::BranchEq;

        // 32-bit arithmetic: [opcode][dest_reg][src_reg] = 3 bytes
        case Opcode::Add32:
        case Opcode::Sub32:
        case Opcode::Mul32:
        case Opcode::DivU32:
        case Opcode::DivS32:
        case Opcode::RemU32:
        case Opcode::RemS32:
            return InstructionSize::Arithmetic32;

        // 64-bit arithmetic: [opcode][dest_reg][src_reg] = 3 bytes
        case Opcode::Add64:
        case Opcode::Sub64:
        case Opcode::Mul64:
        case Opcode::DivU64:
        case Opcode::DivS64:
        case Opcode::RemU64:
        case Opcode::RemS64:
            return InstructionSize::Arithmetic64;

        // Bitwise operations: [opcode][dest_reg][src_reg] = 3 bytes
        case Opcode::And:
        case Opcode::Xor:
        case Opcode::Or:
            return InstructionSize::Bitwise;

        // For unimplemented opcodes, return 0 to signal error
        default:
            return 0;
    }
}
