
car1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f48  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  08006130  08006130  00007130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066a0  080066a0  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080066a0  080066a0  000076a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066a8  080066a8  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066a8  080066a8  000076a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080066ac  080066ac  000076ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080066b0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  2000005c  0800670c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  0800670c  0000827c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce3d  00000000  00000000  00008085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002662  00000000  00000000  00014ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00017528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a12  00000000  00000000  00018230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6e9  00000000  00000000  00018c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010fa9  00000000  00000000  0003332b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098fa1  00000000  00000000  000442d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd275  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040b0  00000000  00000000  000dd2b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e1368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000005c 	.word	0x2000005c
 8000204:	00000000 	.word	0x00000000
 8000208:	08006118 	.word	0x08006118

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000060 	.word	0x20000060
 8000224:	08006118 	.word	0x08006118

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__aeabi_d2uiz>:
 80009d4:	004a      	lsls	r2, r1, #1
 80009d6:	d211      	bcs.n	80009fc <__aeabi_d2uiz+0x28>
 80009d8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009dc:	d211      	bcs.n	8000a02 <__aeabi_d2uiz+0x2e>
 80009de:	d50d      	bpl.n	80009fc <__aeabi_d2uiz+0x28>
 80009e0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e8:	d40e      	bmi.n	8000a08 <__aeabi_d2uiz+0x34>
 80009ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009f6:	fa23 f002 	lsr.w	r0, r3, r2
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a06:	d102      	bne.n	8000a0e <__aeabi_d2uiz+0x3a>
 8000a08:	f04f 30ff 	mov.w	r0, #4294967295
 8000a0c:	4770      	bx	lr
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	4770      	bx	lr

08000a14 <__aeabi_d2f>:
 8000a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a1c:	bf24      	itt	cs
 8000a1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a26:	d90d      	bls.n	8000a44 <__aeabi_d2f+0x30>
 8000a28:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a34:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a48:	d121      	bne.n	8000a8e <__aeabi_d2f+0x7a>
 8000a4a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a4e:	bfbc      	itt	lt
 8000a50:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a54:	4770      	bxlt	lr
 8000a56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a5e:	f1c2 0218 	rsb	r2, r2, #24
 8000a62:	f1c2 0c20 	rsb	ip, r2, #32
 8000a66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a6e:	bf18      	it	ne
 8000a70:	f040 0001 	orrne.w	r0, r0, #1
 8000a74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a80:	ea40 000c 	orr.w	r0, r0, ip
 8000a84:	fa23 f302 	lsr.w	r3, r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	e7cc      	b.n	8000a28 <__aeabi_d2f+0x14>
 8000a8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a92:	d107      	bne.n	8000aa4 <__aeabi_d2f+0x90>
 8000a94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a98:	bf1e      	ittt	ne
 8000a9a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a9e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aa2:	4770      	bxne	lr
 8000aa4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_frsub>:
 8000ab4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ab8:	e002      	b.n	8000ac0 <__addsf3>
 8000aba:	bf00      	nop

08000abc <__aeabi_fsub>:
 8000abc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ac0 <__addsf3>:
 8000ac0:	0042      	lsls	r2, r0, #1
 8000ac2:	bf1f      	itttt	ne
 8000ac4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ac8:	ea92 0f03 	teqne	r2, r3
 8000acc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad4:	d06a      	beq.n	8000bac <__addsf3+0xec>
 8000ad6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ada:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ade:	bfc1      	itttt	gt
 8000ae0:	18d2      	addgt	r2, r2, r3
 8000ae2:	4041      	eorgt	r1, r0
 8000ae4:	4048      	eorgt	r0, r1
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	bfb8      	it	lt
 8000aea:	425b      	neglt	r3, r3
 8000aec:	2b19      	cmp	r3, #25
 8000aee:	bf88      	it	hi
 8000af0:	4770      	bxhi	lr
 8000af2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000af6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afa:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b06:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b0a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b0e:	bf18      	it	ne
 8000b10:	4249      	negne	r1, r1
 8000b12:	ea92 0f03 	teq	r2, r3
 8000b16:	d03f      	beq.n	8000b98 <__addsf3+0xd8>
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b20:	eb10 000c 	adds.w	r0, r0, ip
 8000b24:	f1c3 0320 	rsb	r3, r3, #32
 8000b28:	fa01 f103 	lsl.w	r1, r1, r3
 8000b2c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b30:	d502      	bpl.n	8000b38 <__addsf3+0x78>
 8000b32:	4249      	negs	r1, r1
 8000b34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b38:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b3c:	d313      	bcc.n	8000b66 <__addsf3+0xa6>
 8000b3e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b42:	d306      	bcc.n	8000b52 <__addsf3+0x92>
 8000b44:	0840      	lsrs	r0, r0, #1
 8000b46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4a:	f102 0201 	add.w	r2, r2, #1
 8000b4e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b50:	d251      	bcs.n	8000bf6 <__addsf3+0x136>
 8000b52:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5a:	bf08      	it	eq
 8000b5c:	f020 0001 	biceq.w	r0, r0, #1
 8000b60:	ea40 0003 	orr.w	r0, r0, r3
 8000b64:	4770      	bx	lr
 8000b66:	0049      	lsls	r1, r1, #1
 8000b68:	eb40 0000 	adc.w	r0, r0, r0
 8000b6c:	3a01      	subs	r2, #1
 8000b6e:	bf28      	it	cs
 8000b70:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b74:	d2ed      	bcs.n	8000b52 <__addsf3+0x92>
 8000b76:	fab0 fc80 	clz	ip, r0
 8000b7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b86:	bfaa      	itet	ge
 8000b88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b8c:	4252      	neglt	r2, r2
 8000b8e:	4318      	orrge	r0, r3
 8000b90:	bfbc      	itt	lt
 8000b92:	40d0      	lsrlt	r0, r2
 8000b94:	4318      	orrlt	r0, r3
 8000b96:	4770      	bx	lr
 8000b98:	f092 0f00 	teq	r2, #0
 8000b9c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ba0:	bf06      	itte	eq
 8000ba2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	3201      	addeq	r2, #1
 8000ba8:	3b01      	subne	r3, #1
 8000baa:	e7b5      	b.n	8000b18 <__addsf3+0x58>
 8000bac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb4:	bf18      	it	ne
 8000bb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bba:	d021      	beq.n	8000c00 <__addsf3+0x140>
 8000bbc:	ea92 0f03 	teq	r2, r3
 8000bc0:	d004      	beq.n	8000bcc <__addsf3+0x10c>
 8000bc2:	f092 0f00 	teq	r2, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	4608      	moveq	r0, r1
 8000bca:	4770      	bx	lr
 8000bcc:	ea90 0f01 	teq	r0, r1
 8000bd0:	bf1c      	itt	ne
 8000bd2:	2000      	movne	r0, #0
 8000bd4:	4770      	bxne	lr
 8000bd6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bda:	d104      	bne.n	8000be6 <__addsf3+0x126>
 8000bdc:	0040      	lsls	r0, r0, #1
 8000bde:	bf28      	it	cs
 8000be0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000be4:	4770      	bx	lr
 8000be6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bea:	bf3c      	itt	cc
 8000bec:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bxcc	lr
 8000bf2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bf6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfe:	4770      	bx	lr
 8000c00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c04:	bf16      	itet	ne
 8000c06:	4608      	movne	r0, r1
 8000c08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c0c:	4601      	movne	r1, r0
 8000c0e:	0242      	lsls	r2, r0, #9
 8000c10:	bf06      	itte	eq
 8000c12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c16:	ea90 0f01 	teqeq	r0, r1
 8000c1a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_ui2f>:
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e004      	b.n	8000c30 <__aeabi_i2f+0x8>
 8000c26:	bf00      	nop

08000c28 <__aeabi_i2f>:
 8000c28:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c2c:	bf48      	it	mi
 8000c2e:	4240      	negmi	r0, r0
 8000c30:	ea5f 0c00 	movs.w	ip, r0
 8000c34:	bf08      	it	eq
 8000c36:	4770      	bxeq	lr
 8000c38:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	f04f 0000 	mov.w	r0, #0
 8000c42:	e01c      	b.n	8000c7e <__aeabi_l2f+0x2a>

08000c44 <__aeabi_ul2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e00a      	b.n	8000c68 <__aeabi_l2f+0x14>
 8000c52:	bf00      	nop

08000c54 <__aeabi_l2f>:
 8000c54:	ea50 0201 	orrs.w	r2, r0, r1
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c60:	d502      	bpl.n	8000c68 <__aeabi_l2f+0x14>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	ea5f 0c01 	movs.w	ip, r1
 8000c6c:	bf02      	ittt	eq
 8000c6e:	4684      	moveq	ip, r0
 8000c70:	4601      	moveq	r1, r0
 8000c72:	2000      	moveq	r0, #0
 8000c74:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c78:	bf08      	it	eq
 8000c7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c7e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c82:	fabc f28c 	clz	r2, ip
 8000c86:	3a08      	subs	r2, #8
 8000c88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c8c:	db10      	blt.n	8000cb0 <__aeabi_l2f+0x5c>
 8000c8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c92:	4463      	add	r3, ip
 8000c94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c98:	f1c2 0220 	rsb	r2, r2, #32
 8000c9c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ca0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca4:	eb43 0002 	adc.w	r0, r3, r2
 8000ca8:	bf08      	it	eq
 8000caa:	f020 0001 	biceq.w	r0, r0, #1
 8000cae:	4770      	bx	lr
 8000cb0:	f102 0220 	add.w	r2, r2, #32
 8000cb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb8:	f1c2 0220 	rsb	r2, r2, #32
 8000cbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc4:	eb43 0002 	adc.w	r0, r3, r2
 8000cc8:	bf08      	it	eq
 8000cca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_fmul>:
 8000cd0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd8:	bf1e      	ittt	ne
 8000cda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cde:	ea92 0f0c 	teqne	r2, ip
 8000ce2:	ea93 0f0c 	teqne	r3, ip
 8000ce6:	d06f      	beq.n	8000dc8 <__aeabi_fmul+0xf8>
 8000ce8:	441a      	add	r2, r3
 8000cea:	ea80 0c01 	eor.w	ip, r0, r1
 8000cee:	0240      	lsls	r0, r0, #9
 8000cf0:	bf18      	it	ne
 8000cf2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cf6:	d01e      	beq.n	8000d36 <__aeabi_fmul+0x66>
 8000cf8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d04:	fba0 3101 	umull	r3, r1, r0, r1
 8000d08:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d0c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d10:	bf3e      	ittt	cc
 8000d12:	0049      	lslcc	r1, r1, #1
 8000d14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d18:	005b      	lslcc	r3, r3, #1
 8000d1a:	ea40 0001 	orr.w	r0, r0, r1
 8000d1e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d22:	2afd      	cmp	r2, #253	@ 0xfd
 8000d24:	d81d      	bhi.n	8000d62 <__aeabi_fmul+0x92>
 8000d26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	4770      	bx	lr
 8000d36:	f090 0f00 	teq	r0, #0
 8000d3a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d3e:	bf08      	it	eq
 8000d40:	0249      	lsleq	r1, r1, #9
 8000d42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4a:	3a7f      	subs	r2, #127	@ 0x7f
 8000d4c:	bfc2      	ittt	gt
 8000d4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d56:	4770      	bxgt	lr
 8000d58:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	dc5d      	bgt.n	8000e20 <__aeabi_fmul+0x150>
 8000d64:	f112 0f19 	cmn.w	r2, #25
 8000d68:	bfdc      	itt	le
 8000d6a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d6e:	4770      	bxle	lr
 8000d70:	f1c2 0200 	rsb	r2, r2, #0
 8000d74:	0041      	lsls	r1, r0, #1
 8000d76:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7a:	f1c2 0220 	rsb	r2, r2, #32
 8000d7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d86:	f140 0000 	adc.w	r0, r0, #0
 8000d8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d8e:	bf08      	it	eq
 8000d90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d94:	4770      	bx	lr
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0040      	lsleq	r0, r0, #1
 8000da2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000da6:	3a01      	subeq	r2, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xce>
 8000daa:	ea40 000c 	orr.w	r0, r0, ip
 8000dae:	f093 0f00 	teq	r3, #0
 8000db2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	bf02      	ittt	eq
 8000db8:	0049      	lsleq	r1, r1, #1
 8000dba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dbe:	3b01      	subeq	r3, #1
 8000dc0:	d0f9      	beq.n	8000db6 <__aeabi_fmul+0xe6>
 8000dc2:	ea41 010c 	orr.w	r1, r1, ip
 8000dc6:	e78f      	b.n	8000ce8 <__aeabi_fmul+0x18>
 8000dc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dcc:	ea92 0f0c 	teq	r2, ip
 8000dd0:	bf18      	it	ne
 8000dd2:	ea93 0f0c 	teqne	r3, ip
 8000dd6:	d00a      	beq.n	8000dee <__aeabi_fmul+0x11e>
 8000dd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ddc:	bf18      	it	ne
 8000dde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000de2:	d1d8      	bne.n	8000d96 <__aeabi_fmul+0xc6>
 8000de4:	ea80 0001 	eor.w	r0, r0, r1
 8000de8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dec:	4770      	bx	lr
 8000dee:	f090 0f00 	teq	r0, #0
 8000df2:	bf17      	itett	ne
 8000df4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000df8:	4608      	moveq	r0, r1
 8000dfa:	f091 0f00 	teqne	r1, #0
 8000dfe:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e02:	d014      	beq.n	8000e2e <__aeabi_fmul+0x15e>
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	d101      	bne.n	8000e0e <__aeabi_fmul+0x13e>
 8000e0a:	0242      	lsls	r2, r0, #9
 8000e0c:	d10f      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e0e:	ea93 0f0c 	teq	r3, ip
 8000e12:	d103      	bne.n	8000e1c <__aeabi_fmul+0x14c>
 8000e14:	024b      	lsls	r3, r1, #9
 8000e16:	bf18      	it	ne
 8000e18:	4608      	movne	r0, r1
 8000e1a:	d108      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e24:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e28:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e2c:	4770      	bx	lr
 8000e2e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e32:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_fdiv>:
 8000e38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e40:	bf1e      	ittt	ne
 8000e42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e46:	ea92 0f0c 	teqne	r2, ip
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d069      	beq.n	8000f24 <__aeabi_fdiv+0xec>
 8000e50:	eba2 0203 	sub.w	r2, r2, r3
 8000e54:	ea80 0c01 	eor.w	ip, r0, r1
 8000e58:	0249      	lsls	r1, r1, #9
 8000e5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e5e:	d037      	beq.n	8000ed0 <__aeabi_fdiv+0x98>
 8000e60:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e6c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e70:	428b      	cmp	r3, r1
 8000e72:	bf38      	it	cc
 8000e74:	005b      	lslcc	r3, r3, #1
 8000e76:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e7a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	bf24      	itt	cs
 8000e82:	1a5b      	subcs	r3, r3, r1
 8000e84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e8c:	bf24      	itt	cs
 8000e8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9a:	bf24      	itt	cs
 8000e9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ea8:	bf24      	itt	cs
 8000eaa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	bf18      	it	ne
 8000eb6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eba:	d1e0      	bne.n	8000e7e <__aeabi_fdiv+0x46>
 8000ebc:	2afd      	cmp	r2, #253	@ 0xfd
 8000ebe:	f63f af50 	bhi.w	8000d62 <__aeabi_fmul+0x92>
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec8:	bf08      	it	eq
 8000eca:	f020 0001 	biceq.w	r0, r0, #1
 8000ece:	4770      	bx	lr
 8000ed0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed8:	327f      	adds	r2, #127	@ 0x7f
 8000eda:	bfc2      	ittt	gt
 8000edc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee4:	4770      	bxgt	lr
 8000ee6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	3a01      	subs	r2, #1
 8000ef0:	e737      	b.n	8000d62 <__aeabi_fmul+0x92>
 8000ef2:	f092 0f00 	teq	r2, #0
 8000ef6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0040      	lsleq	r0, r0, #1
 8000efe:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f02:	3a01      	subeq	r2, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xc2>
 8000f06:	ea40 000c 	orr.w	r0, r0, ip
 8000f0a:	f093 0f00 	teq	r3, #0
 8000f0e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f12:	bf02      	ittt	eq
 8000f14:	0049      	lsleq	r1, r1, #1
 8000f16:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f1a:	3b01      	subeq	r3, #1
 8000f1c:	d0f9      	beq.n	8000f12 <__aeabi_fdiv+0xda>
 8000f1e:	ea41 010c 	orr.w	r1, r1, ip
 8000f22:	e795      	b.n	8000e50 <__aeabi_fdiv+0x18>
 8000f24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f28:	ea92 0f0c 	teq	r2, ip
 8000f2c:	d108      	bne.n	8000f40 <__aeabi_fdiv+0x108>
 8000f2e:	0242      	lsls	r2, r0, #9
 8000f30:	f47f af7d 	bne.w	8000e2e <__aeabi_fmul+0x15e>
 8000f34:	ea93 0f0c 	teq	r3, ip
 8000f38:	f47f af70 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e776      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f40:	ea93 0f0c 	teq	r3, ip
 8000f44:	d104      	bne.n	8000f50 <__aeabi_fdiv+0x118>
 8000f46:	024b      	lsls	r3, r1, #9
 8000f48:	f43f af4c 	beq.w	8000de4 <__aeabi_fmul+0x114>
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	e76e      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f50:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f54:	bf18      	it	ne
 8000f56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f5a:	d1ca      	bne.n	8000ef2 <__aeabi_fdiv+0xba>
 8000f5c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f60:	f47f af5c 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f64:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f68:	f47f af3c 	bne.w	8000de4 <__aeabi_fmul+0x114>
 8000f6c:	e75f      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f6e:	bf00      	nop

08000f70 <__gesf2>:
 8000f70:	f04f 3cff 	mov.w	ip, #4294967295
 8000f74:	e006      	b.n	8000f84 <__cmpsf2+0x4>
 8000f76:	bf00      	nop

08000f78 <__lesf2>:
 8000f78:	f04f 0c01 	mov.w	ip, #1
 8000f7c:	e002      	b.n	8000f84 <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__cmpsf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f94:	bf18      	it	ne
 8000f96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9a:	d011      	beq.n	8000fc0 <__cmpsf2+0x40>
 8000f9c:	b001      	add	sp, #4
 8000f9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa2:	bf18      	it	ne
 8000fa4:	ea90 0f01 	teqne	r0, r1
 8000fa8:	bf58      	it	pl
 8000faa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fae:	bf88      	it	hi
 8000fb0:	17c8      	asrhi	r0, r1, #31
 8000fb2:	bf38      	it	cc
 8000fb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fb8:	bf18      	it	ne
 8000fba:	f040 0001 	orrne.w	r0, r0, #1
 8000fbe:	4770      	bx	lr
 8000fc0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc4:	d102      	bne.n	8000fcc <__cmpsf2+0x4c>
 8000fc6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fca:	d105      	bne.n	8000fd8 <__cmpsf2+0x58>
 8000fcc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd0:	d1e4      	bne.n	8000f9c <__cmpsf2+0x1c>
 8000fd2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fd6:	d0e1      	beq.n	8000f9c <__cmpsf2+0x1c>
 8000fd8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <__aeabi_cfrcmple>:
 8000fe0:	4684      	mov	ip, r0
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	4661      	mov	r1, ip
 8000fe6:	e7ff      	b.n	8000fe8 <__aeabi_cfcmpeq>

08000fe8 <__aeabi_cfcmpeq>:
 8000fe8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fea:	f7ff ffc9 	bl	8000f80 <__cmpsf2>
 8000fee:	2800      	cmp	r0, #0
 8000ff0:	bf48      	it	mi
 8000ff2:	f110 0f00 	cmnmi.w	r0, #0
 8000ff6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ff8 <__aeabi_fcmpeq>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff fff4 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001000:	bf0c      	ite	eq
 8001002:	2001      	moveq	r0, #1
 8001004:	2000      	movne	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_fcmplt>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff ffea 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001014:	bf34      	ite	cc
 8001016:	2001      	movcc	r0, #1
 8001018:	2000      	movcs	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmple>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffe0 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001028:	bf94      	ite	ls
 800102a:	2001      	movls	r0, #1
 800102c:	2000      	movhi	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmpge>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffd2 	bl	8000fe0 <__aeabi_cfrcmple>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpgt>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffc8 	bl	8000fe0 <__aeabi_cfrcmple>
 8001050:	bf34      	ite	cc
 8001052:	2001      	movcc	r0, #1
 8001054:	2000      	movcs	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpun>:
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__aeabi_fcmpun+0x14>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d108      	bne.n	8001082 <__aeabi_fcmpun+0x26>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d102      	bne.n	800107c <__aeabi_fcmpun+0x20>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d102      	bne.n	8001082 <__aeabi_fcmpun+0x26>
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	f04f 0001 	mov.w	r0, #1
 8001086:	4770      	bx	lr

08001088 <__aeabi_f2iz>:
 8001088:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800108c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001090:	d30f      	bcc.n	80010b2 <__aeabi_f2iz+0x2a>
 8001092:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001096:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800109a:	d90d      	bls.n	80010b8 <__aeabi_f2iz+0x30>
 800109c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010a4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010a8:	fa23 f002 	lsr.w	r0, r3, r2
 80010ac:	bf18      	it	ne
 80010ae:	4240      	negne	r0, r0
 80010b0:	4770      	bx	lr
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	4770      	bx	lr
 80010b8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010bc:	d101      	bne.n	80010c2 <__aeabi_f2iz+0x3a>
 80010be:	0242      	lsls	r2, r0, #9
 80010c0:	d105      	bne.n	80010ce <__aeabi_f2iz+0x46>
 80010c2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010c6:	bf08      	it	eq
 80010c8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr

080010d4 <init_motors>:


/* =================  ================= */

void init_motors(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	/*  PWM  */
	HAL_TIM_Base_Start_IT(&htim3);
 80010d8:	4819      	ldr	r0, [pc, #100]	@ (8001140 <init_motors+0x6c>)
 80010da:	f002 f85f 	bl	800319c <HAL_TIM_Base_Start_IT>


	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010e4:	4817      	ldr	r0, [pc, #92]	@ (8001144 <init_motors+0x70>)
 80010e6:	f001 fbe0 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2180      	movs	r1, #128	@ 0x80
 80010ee:	4815      	ldr	r0, [pc, #84]	@ (8001144 <init_motors+0x70>)
 80010f0:	f001 fbdb 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 80010f4:	2200      	movs	r2, #0
 80010f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010fa:	4812      	ldr	r0, [pc, #72]	@ (8001144 <init_motors+0x70>)
 80010fc:	f001 fbd5 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2140      	movs	r1, #64	@ 0x40
 8001104:	480f      	ldr	r0, [pc, #60]	@ (8001144 <init_motors+0x70>)
 8001106:	f001 fbd0 	bl	80028aa <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001110:	480c      	ldr	r0, [pc, #48]	@ (8001144 <init_motors+0x70>)
 8001112:	f001 fbca 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800111c:	4809      	ldr	r0, [pc, #36]	@ (8001144 <init_motors+0x70>)
 800111e:	f001 fbc4 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001128:	4806      	ldr	r0, [pc, #24]	@ (8001144 <init_motors+0x70>)
 800112a:	f001 fbbe 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <init_motors+0x70>)
 8001136:	f001 fbb8 	bl	80028aa <HAL_GPIO_WritePin>


}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000094 	.word	0x20000094
 8001144:	40010c00 	.word	0x40010c00

08001148 <forward_half>:


/* =================  ================= */

void forward_half(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001152:	4816      	ldr	r0, [pc, #88]	@ (80011ac <forward_half+0x64>)
 8001154:	f001 fba9 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	2180      	movs	r1, #128	@ 0x80
 800115c:	4813      	ldr	r0, [pc, #76]	@ (80011ac <forward_half+0x64>)
 800115e:	f001 fba4 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001168:	4810      	ldr	r0, [pc, #64]	@ (80011ac <forward_half+0x64>)
 800116a:	f001 fb9e 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	2140      	movs	r1, #64	@ 0x40
 8001172:	480e      	ldr	r0, [pc, #56]	@ (80011ac <forward_half+0x64>)
 8001174:	f001 fb99 	bl	80028aa <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117e:	480b      	ldr	r0, [pc, #44]	@ (80011ac <forward_half+0x64>)
 8001180:	f001 fb93 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800118a:	4808      	ldr	r0, [pc, #32]	@ (80011ac <forward_half+0x64>)
 800118c:	f001 fb8d 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001196:	4805      	ldr	r0, [pc, #20]	@ (80011ac <forward_half+0x64>)
 8001198:	f001 fb87 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011a2:	4802      	ldr	r0, [pc, #8]	@ (80011ac <forward_half+0x64>)
 80011a4:	f001 fb81 	bl	80028aa <HAL_GPIO_WritePin>




}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40010c00 	.word	0x40010c00

080011b0 <turn_left_half>:

void turn_left_half(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011ba:	4816      	ldr	r0, [pc, #88]	@ (8001214 <turn_left_half+0x64>)
 80011bc:	f001 fb75 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2180      	movs	r1, #128	@ 0x80
 80011c4:	4813      	ldr	r0, [pc, #76]	@ (8001214 <turn_left_half+0x64>)
 80011c6:	f001 fb70 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_SET);
 80011ca:	2201      	movs	r2, #1
 80011cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011d0:	4810      	ldr	r0, [pc, #64]	@ (8001214 <turn_left_half+0x64>)
 80011d2:	f001 fb6a 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2140      	movs	r1, #64	@ 0x40
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <turn_left_half+0x64>)
 80011dc:	f001 fb65 	bl	80028aa <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e6:	480b      	ldr	r0, [pc, #44]	@ (8001214 <turn_left_half+0x64>)
 80011e8:	f001 fb5f 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011f2:	4808      	ldr	r0, [pc, #32]	@ (8001214 <turn_left_half+0x64>)
 80011f4:	f001 fb59 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <turn_left_half+0x64>)
 8001200:	f001 fb53 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800120a:	4802      	ldr	r0, [pc, #8]	@ (8001214 <turn_left_half+0x64>)
 800120c:	f001 fb4d 	bl	80028aa <HAL_GPIO_WritePin>



}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40010c00 	.word	0x40010c00

08001218 <turn_right_half>:

void turn_right_half(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	// 
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001222:	4816      	ldr	r0, [pc, #88]	@ (800127c <turn_right_half+0x64>)
 8001224:	f001 fb41 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8001228:	2201      	movs	r2, #1
 800122a:	2180      	movs	r1, #128	@ 0x80
 800122c:	4813      	ldr	r0, [pc, #76]	@ (800127c <turn_right_half+0x64>)
 800122e:	f001 fb3c 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001238:	4810      	ldr	r0, [pc, #64]	@ (800127c <turn_right_half+0x64>)
 800123a:	f001 fb36 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_SET);
 800123e:	2201      	movs	r2, #1
 8001240:	2140      	movs	r1, #64	@ 0x40
 8001242:	480e      	ldr	r0, [pc, #56]	@ (800127c <turn_right_half+0x64>)
 8001244:	f001 fb31 	bl	80028aa <HAL_GPIO_WritePin>
	// 
	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_SET);
 8001248:	2201      	movs	r2, #1
 800124a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800124e:	480b      	ldr	r0, [pc, #44]	@ (800127c <turn_right_half+0x64>)
 8001250:	f001 fb2b 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800125a:	4808      	ldr	r0, [pc, #32]	@ (800127c <turn_right_half+0x64>)
 800125c:	f001 fb25 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <turn_right_half+0x64>)
 8001268:	f001 fb1f 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_SET);
 800126c:	2201      	movs	r2, #1
 800126e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001272:	4802      	ldr	r0, [pc, #8]	@ (800127c <turn_right_half+0x64>)
 8001274:	f001 fb19 	bl	80028aa <HAL_GPIO_WritePin>

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40010c00 	.word	0x40010c00

08001280 <stop_motors>:

void stop_motors(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0

	/*  */
	HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800128a:	4816      	ldr	r0, [pc, #88]	@ (80012e4 <stop_motors+0x64>)
 800128c:	f001 fb0d 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2180      	movs	r1, #128	@ 0x80
 8001294:	4813      	ldr	r0, [pc, #76]	@ (80012e4 <stop_motors+0x64>)
 8001296:	f001 fb08 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_L_GPIO_Port, IN3_L_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012a0:	4810      	ldr	r0, [pc, #64]	@ (80012e4 <stop_motors+0x64>)
 80012a2:	f001 fb02 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_L_GPIO_Port, IN4_L_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2140      	movs	r1, #64	@ 0x40
 80012aa:	480e      	ldr	r0, [pc, #56]	@ (80012e4 <stop_motors+0x64>)
 80012ac:	f001 fafd 	bl	80028aa <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b6:	480b      	ldr	r0, [pc, #44]	@ (80012e4 <stop_motors+0x64>)
 80012b8:	f001 faf7 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012c2:	4808      	ldr	r0, [pc, #32]	@ (80012e4 <stop_motors+0x64>)
 80012c4:	f001 faf1 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN3_R_GPIO_Port, IN3_R_Pin, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ce:	4805      	ldr	r0, [pc, #20]	@ (80012e4 <stop_motors+0x64>)
 80012d0:	f001 faeb 	bl	80028aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN4_R_GPIO_Port, IN4_R_Pin, GPIO_PIN_RESET);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012da:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <stop_motors+0x64>)
 80012dc:	f001 fae5 	bl	80028aa <HAL_GPIO_WritePin>

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40010c00 	.word	0x40010c00

080012e8 <turn_in_place>:

void turn_in_place(int angle) {
 80012e8:	b5b0      	push	{r4, r5, r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	const uint16_t turn_time_per_degree = 10; //tbd
 80012f0:	230a      	movs	r3, #10
 80012f2:	81fb      	strh	r3, [r7, #14]
	float V_HALF = 20.0;
 80012f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001370 <turn_in_place+0x88>)
 80012f6:	60bb      	str	r3, [r7, #8]
//	uint32_t turn_time = fabs(angle) * turn_time_per_degree;
	if(angle < 0) {  // turn left(ccw)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	da13      	bge.n	8001326 <turn_in_place+0x3e>
		turn_left_half();
 80012fe:	f7ff ff57 	bl	80011b0 <turn_left_half>
		traj_update(-V_HALF, V_HALF);
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f8f9 	bl	8000500 <__aeabi_f2d>
 800130e:	4604      	mov	r4, r0
 8001310:	460d      	mov	r5, r1
 8001312:	68b8      	ldr	r0, [r7, #8]
 8001314:	f7ff f8f4 	bl	8000500 <__aeabi_f2d>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4620      	mov	r0, r4
 800131e:	4629      	mov	r1, r5
 8001320:	f000 fd34 	bl	8001d8c <traj_update>
	} else {  // turn right(cw)
		turn_right_half();
		traj_update(V_HALF*0.95, -V_HALF);
//		HAL_Delay(turn_time);
	}
}
 8001324:	e019      	b.n	800135a <turn_in_place+0x72>
		turn_right_half();
 8001326:	f7ff ff77 	bl	8001218 <turn_right_half>
		traj_update(V_HALF*0.95, -V_HALF);
 800132a:	68b8      	ldr	r0, [r7, #8]
 800132c:	f7ff f8e8 	bl	8000500 <__aeabi_f2d>
 8001330:	a30d      	add	r3, pc, #52	@ (adr r3, 8001368 <turn_in_place+0x80>)
 8001332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001336:	f7ff f93b 	bl	80005b0 <__aeabi_dmul>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4614      	mov	r4, r2
 8001340:	461d      	mov	r5, r3
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f8d9 	bl	8000500 <__aeabi_f2d>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4620      	mov	r0, r4
 8001354:	4629      	mov	r1, r5
 8001356:	f000 fd19 	bl	8001d8c <traj_update>
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bdb0      	pop	{r4, r5, r7, pc}
 8001362:	bf00      	nop
 8001364:	f3af 8000 	nop.w
 8001368:	66666666 	.word	0x66666666
 800136c:	3fee6666 	.word	0x3fee6666
 8001370:	41a00000 	.word	0x41a00000

08001374 <forward_with_length>:
void forward_with_length(float length) {
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	//2m * 2m, 200 units * 200 units
	const uint16_t forward_time_per_centi_meter = 10; //tbd
 800137c:	230a      	movs	r3, #10
 800137e:	81fb      	strh	r3, [r7, #14]
//	uint32_t forward_time = fabs(length) * forward_time_per_centi_meter;
	forward_half();
 8001380:	f7ff fee2 	bl	8001148 <forward_half>
	float V_HALF = 20.0;
 8001384:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <forward_with_length+0x38>)
 8001386:	60bb      	str	r3, [r7, #8]
	traj_update(V_HALF, V_HALF);
 8001388:	68b8      	ldr	r0, [r7, #8]
 800138a:	f7ff f8b9 	bl	8000500 <__aeabi_f2d>
 800138e:	4604      	mov	r4, r0
 8001390:	460d      	mov	r5, r1
 8001392:	68b8      	ldr	r0, [r7, #8]
 8001394:	f7ff f8b4 	bl	8000500 <__aeabi_f2d>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4620      	mov	r0, r4
 800139e:	4629      	mov	r1, r5
 80013a0:	f000 fcf4 	bl	8001d8c <traj_update>
//	HAL_Delay(forward_time);

//	stop_motors();
}
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bdb0      	pop	{r4, r5, r7, pc}
 80013ac:	41a00000 	.word	0x41a00000

080013b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b6:	f107 0310 	add.w	r3, r7, #16
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c4:	4b4c      	ldr	r3, [pc, #304]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a4b      	ldr	r2, [pc, #300]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013ca:	f043 0320 	orr.w	r3, r3, #32
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b49      	ldr	r3, [pc, #292]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0320 	and.w	r3, r3, #32
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013dc:	4b46      	ldr	r3, [pc, #280]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a45      	ldr	r2, [pc, #276]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013e2:	f043 0310 	orr.w	r3, r3, #16
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b43      	ldr	r3, [pc, #268]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0310 	and.w	r3, r3, #16
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	4b40      	ldr	r3, [pc, #256]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a3f      	ldr	r2, [pc, #252]	@ (80014f8 <MX_GPIO_Init+0x148>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b3d      	ldr	r3, [pc, #244]	@ (80014f8 <MX_GPIO_Init+0x148>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140c:	4b3a      	ldr	r3, [pc, #232]	@ (80014f8 <MX_GPIO_Init+0x148>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	4a39      	ldr	r2, [pc, #228]	@ (80014f8 <MX_GPIO_Init+0x148>)
 8001412:	f043 0308 	orr.w	r3, r3, #8
 8001416:	6193      	str	r3, [r2, #24]
 8001418:	4b37      	ldr	r3, [pc, #220]	@ (80014f8 <MX_GPIO_Init+0x148>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	f003 0308 	and.w	r3, r3, #8
 8001420:	603b      	str	r3, [r7, #0]
 8001422:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f240 6184 	movw	r1, #1668	@ 0x684
 800142a:	4834      	ldr	r0, [pc, #208]	@ (80014fc <MX_GPIO_Init+0x14c>)
 800142c:	f001 fa3d 	bl	80028aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2101      	movs	r1, #1
 8001434:	4832      	ldr	r0, [pc, #200]	@ (8001500 <MX_GPIO_Init+0x150>)
 8001436:	f001 fa38 	bl	80028aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN3_L_Pin|IN1_L_Pin|IN2_R_Pin|IN4_R_Pin
 800143a:	2200      	movs	r2, #0
 800143c:	f24f 31c0 	movw	r1, #62400	@ 0xf3c0
 8001440:	482f      	ldr	r0, [pc, #188]	@ (8001500 <MX_GPIO_Init+0x150>)
 8001442:	f001 fa32 	bl	80028aa <HAL_GPIO_WritePin>
                          |IN4_L_Pin|IN2_L_Pin|IN1_R_Pin|IN3_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001446:	2201      	movs	r2, #1
 8001448:	2104      	movs	r1, #4
 800144a:	482e      	ldr	r0, [pc, #184]	@ (8001504 <MX_GPIO_Init+0x154>)
 800144c:	f001 fa2d 	bl	80028aa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN2_L_Pin EN2_R_Pin EN2_LC9_Pin EN1_L_Pin */
  GPIO_InitStruct.Pin = EN2_L_Pin|EN2_R_Pin|EN2_LC9_Pin|EN1_L_Pin;
 8001450:	f240 6384 	movw	r3, #1668	@ 0x684
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2302      	movs	r3, #2
 8001460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	4619      	mov	r1, r3
 8001468:	4824      	ldr	r0, [pc, #144]	@ (80014fc <MX_GPIO_Init+0x14c>)
 800146a:	f001 f873 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : K3_Pin */
  GPIO_InitStruct.Pin = K3_Pin;
 800146e:	2301      	movs	r3, #1
 8001470:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001476:	2302      	movs	r3, #2
 8001478:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(K3_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 0310 	add.w	r3, r7, #16
 800147e:	4619      	mov	r1, r3
 8001480:	4821      	ldr	r0, [pc, #132]	@ (8001508 <MX_GPIO_Init+0x158>)
 8001482:	f001 f867 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : K1_Pin K2_Pin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin;
 8001486:	2330      	movs	r3, #48	@ 0x30
 8001488:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148e:	2301      	movs	r3, #1
 8001490:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	4619      	mov	r1, r3
 8001498:	4818      	ldr	r0, [pc, #96]	@ (80014fc <MX_GPIO_Init+0x14c>)
 800149a:	f001 f85b 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_Pin IN3_L_Pin IN1_L_Pin IN2_R_Pin
                           IN4_R_Pin IN4_L_Pin IN2_L_Pin IN1_R_Pin
                           IN3_R_Pin */
  GPIO_InitStruct.Pin = L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 800149e:	f24f 33c1 	movw	r3, #62401	@ 0xf3c1
 80014a2:	613b      	str	r3, [r7, #16]
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	4619      	mov	r1, r3
 80014b6:	4812      	ldr	r0, [pc, #72]	@ (8001500 <MX_GPIO_Init+0x150>)
 80014b8:	f001 f84c 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : L2_Pin */
  GPIO_InitStruct.Pin = L2_Pin;
 80014bc:	2304      	movs	r3, #4
 80014be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2302      	movs	r3, #2
 80014ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	4619      	mov	r1, r3
 80014d2:	480c      	ldr	r0, [pc, #48]	@ (8001504 <MX_GPIO_Init+0x154>)
 80014d4:	f001 f83e 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014d8:	2330      	movs	r3, #48	@ 0x30
 80014da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e0:	2301      	movs	r3, #1
 80014e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	4619      	mov	r1, r3
 80014ea:	4805      	ldr	r0, [pc, #20]	@ (8001500 <MX_GPIO_Init+0x150>)
 80014ec:	f001 f832 	bl	8002554 <HAL_GPIO_Init>

}
 80014f0:	bf00      	nop
 80014f2:	3720      	adds	r7, #32
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40011000 	.word	0x40011000
 8001500:	40010c00 	.word	0x40010c00
 8001504:	40011400 	.word	0x40011400
 8001508:	40010800 	.word	0x40010800

0800150c <detect_keys>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int detect_keys(){
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001510:	2110      	movs	r1, #16
 8001512:	4823      	ldr	r0, [pc, #140]	@ (80015a0 <detect_keys+0x94>)
 8001514:	f001 f9b2 	bl	800287c <HAL_GPIO_ReadPin>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d10f      	bne.n	800153e <detect_keys+0x32>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800151e:	2120      	movs	r1, #32
 8001520:	481f      	ldr	r0, [pc, #124]	@ (80015a0 <detect_keys+0x94>)
 8001522:	f001 f9ab 	bl	800287c <HAL_GPIO_ReadPin>
 8001526:	4603      	mov	r3, r0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8001528:	2b01      	cmp	r3, #1
 800152a:	d108      	bne.n	800153e <detect_keys+0x32>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 800152c:	2101      	movs	r1, #1
 800152e:	481d      	ldr	r0, [pc, #116]	@ (80015a4 <detect_keys+0x98>)
 8001530:	f001 f9a4 	bl	800287c <HAL_GPIO_ReadPin>
 8001534:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <detect_keys+0x32>
		return 1;
 800153a:	2301      	movs	r3, #1
 800153c:	e02e      	b.n	800159c <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800153e:	2110      	movs	r1, #16
 8001540:	4817      	ldr	r0, [pc, #92]	@ (80015a0 <detect_keys+0x94>)
 8001542:	f001 f99b 	bl	800287c <HAL_GPIO_ReadPin>
 8001546:	4603      	mov	r3, r0
 8001548:	2b01      	cmp	r3, #1
 800154a:	d10f      	bne.n	800156c <detect_keys+0x60>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 800154c:	2120      	movs	r1, #32
 800154e:	4814      	ldr	r0, [pc, #80]	@ (80015a0 <detect_keys+0x94>)
 8001550:	f001 f994 	bl	800287c <HAL_GPIO_ReadPin>
 8001554:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001556:	2b00      	cmp	r3, #0
 8001558:	d108      	bne.n	800156c <detect_keys+0x60>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 800155a:	2101      	movs	r1, #1
 800155c:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <detect_keys+0x98>)
 800155e:	f001 f98d 	bl	800287c <HAL_GPIO_ReadPin>
 8001562:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8001564:	2b00      	cmp	r3, #0
 8001566:	d101      	bne.n	800156c <detect_keys+0x60>
		return 2;
 8001568:	2302      	movs	r3, #2
 800156a:	e017      	b.n	800159c <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 800156c:	2110      	movs	r1, #16
 800156e:	480c      	ldr	r0, [pc, #48]	@ (80015a0 <detect_keys+0x94>)
 8001570:	f001 f984 	bl	800287c <HAL_GPIO_ReadPin>
 8001574:	4603      	mov	r3, r0
 8001576:	2b01      	cmp	r3, #1
 8001578:	d10f      	bne.n	800159a <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 800157a:	2120      	movs	r1, #32
 800157c:	4808      	ldr	r0, [pc, #32]	@ (80015a0 <detect_keys+0x94>)
 800157e:	f001 f97d 	bl	800287c <HAL_GPIO_ReadPin>
 8001582:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8001584:	2b01      	cmp	r3, #1
 8001586:	d108      	bne.n	800159a <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_SET)
 8001588:	2101      	movs	r1, #1
 800158a:	4806      	ldr	r0, [pc, #24]	@ (80015a4 <detect_keys+0x98>)
 800158c:	f001 f976 	bl	800287c <HAL_GPIO_ReadPin>
 8001590:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8001592:	2b01      	cmp	r3, #1
 8001594:	d101      	bne.n	800159a <detect_keys+0x8e>
		return 3;
 8001596:	2303      	movs	r3, #3
 8001598:	e000      	b.n	800159c <detect_keys+0x90>
	else
		return 0;
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40011000 	.word	0x40011000
 80015a4:	40010800 	.word	0x40010800

080015a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015ae:	f000 fcfb 	bl	8001fa8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015b2:	f000 f825 	bl	8001600 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015b6:	f7ff fefb 	bl	80013b0 <MX_GPIO_Init>
	MX_TIM3_Init();
 80015ba:	f000 fb73 	bl	8001ca4 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 80015be:	f000 fc4f 	bl	8001e60 <MX_USART1_UART_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		int key = detect_keys();
 80015c2:	f7ff ffa3 	bl	800150c <detect_keys>
 80015c6:	6078      	str	r0, [r7, #4]
		if(rxBuffer[0] == '0'){
 80015c8:	4b0b      	ldr	r3, [pc, #44]	@ (80015f8 <main+0x50>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b30      	cmp	r3, #48	@ 0x30
 80015ce:	d104      	bne.n	80015da <main+0x32>
			HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2101      	movs	r1, #1
 80015d4:	4809      	ldr	r0, [pc, #36]	@ (80015fc <main+0x54>)
 80015d6:	f001 f968 	bl	80028aa <HAL_GPIO_WritePin>
		}
		if (key == 1) {
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d102      	bne.n	80015e6 <main+0x3e>
			mode1_loop(); // 
 80015e0:	f000 f85a 	bl	8001698 <mode1_loop>
 80015e4:	e7ed      	b.n	80015c2 <main+0x1a>
		}
		else if (key == 2) {
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d102      	bne.n	80015f2 <main+0x4a>
			mode2_loop(); // 
 80015ec:	f000 f9f2 	bl	80019d4 <mode2_loop>
 80015f0:	e7e7      	b.n	80015c2 <main+0x1a>
		}
		else {
			stop_motors();
 80015f2:	f7ff fe45 	bl	8001280 <stop_motors>
	{
 80015f6:	e7e4      	b.n	80015c2 <main+0x1a>
 80015f8:	20000078 	.word	0x20000078
 80015fc:	40010c00 	.word	0x40010c00

08001600 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b090      	sub	sp, #64	@ 0x40
 8001604:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 0318 	add.w	r3, r7, #24
 800160a:	2228      	movs	r2, #40	@ 0x28
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f002 ff58 	bl	80044c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001622:	2301      	movs	r3, #1
 8001624:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001626:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800162a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001630:	2301      	movs	r3, #1
 8001632:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001634:	2302      	movs	r3, #2
 8001636:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001638:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800163c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800163e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001642:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001644:	f107 0318 	add.w	r3, r7, #24
 8001648:	4618      	mov	r0, r3
 800164a:	f001 f947 	bl	80028dc <HAL_RCC_OscConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <SystemClock_Config+0x58>
	{
		Error_Handler();
 8001654:	f000 f819 	bl	800168a <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001658:	230f      	movs	r3, #15
 800165a:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800165c:	2302      	movs	r3, #2
 800165e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001664:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001668:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2102      	movs	r1, #2
 8001672:	4618      	mov	r0, r3
 8001674:	f001 fbb4 	bl	8002de0 <HAL_RCC_ClockConfig>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SystemClock_Config+0x82>
	{
		Error_Handler();
 800167e:	f000 f804 	bl	800168a <Error_Handler>
	}
}
 8001682:	bf00      	nop
 8001684:	3740      	adds	r7, #64	@ 0x40
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800168a:	b480      	push	{r7}
 800168c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800168e:	b672      	cpsid	i
}
 8001690:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001692:	bf00      	nop
 8001694:	e7fd      	b.n	8001692 <Error_Handler+0x8>
	...

08001698 <mode1_loop>:

struct Point{
    uint16_t x;
    uint16_t y;
}current_point,next_point;
void mode1_loop(void) {
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b0a7      	sub	sp, #156	@ 0x9c
 800169c:	af00      	add	r7, sp, #0
    // 
    float current_angle = 90.0; // init(0,1), -180~180
 800169e:	4bc6      	ldr	r3, [pc, #792]	@ (80019b8 <mode1_loop+0x320>)
 80016a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint16_t x0 = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    uint16_t y0 = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    char ch[100];
    //  rxBuffer  '\0' ch 
    const char *p = rxBuffer;
 80016b0:	4bc2      	ldr	r3, [pc, #776]	@ (80019bc <mode1_loop+0x324>)
 80016b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (*p == '\n') p++;        //  '\n'
 80016b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b0a      	cmp	r3, #10
 80016be:	d104      	bne.n	80016ca <mode1_loop+0x32>
 80016c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016c4:	3301      	adds	r3, #1
 80016c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    strcpy(ch, p);              // 
 80016ca:	463b      	mov	r3, r7
 80016cc:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 80016d0:	4618      	mov	r0, r3
 80016d2:	f002 ff2b 	bl	800452c <strcpy>
    sscanf(ch,"%d,%d",x0,y0);
 80016d6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80016da:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80016de:	4638      	mov	r0, r7
 80016e0:	49b7      	ldr	r1, [pc, #732]	@ (80019c0 <mode1_loop+0x328>)
 80016e2:	f002 fec1 	bl	8004468 <siscanf>
    //bt_transmit
    uint8_t order = 1; // 1: getting points 0: over
 80016e6:	2301      	movs	r3, #1
 80016e8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    while(order == 1){
 80016ec:	e092      	b.n	8001814 <mode1_loop+0x17c>
    	uint16_t x = 20;
 80016ee:	2314      	movs	r3, #20
 80016f0:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    	uint16_t y = 30;
 80016f4:	231e      	movs	r3, #30
 80016f6:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
        //x = bt...
        int diff_y = y - y0;
 80016fa:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 80016fe:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	677b      	str	r3, [r7, #116]	@ 0x74
        int diff_x = x - x0;
 8001706:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800170a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	673b      	str	r3, [r7, #112]	@ 0x70
        if(x0 == 0){
 8001712:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8001716:	2b00      	cmp	r3, #0
 8001718:	d05b      	beq.n	80017d2 <mode1_loop+0x13a>
                if(current_angle < -180){
                    current_angle += 360.0;
                }
            }
        }else{
            float rad = atan2f(diff_y, diff_x);
 800171a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800171c:	f7ff fa84 	bl	8000c28 <__aeabi_i2f>
 8001720:	4604      	mov	r4, r0
 8001722:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001724:	f7ff fa80 	bl	8000c28 <__aeabi_i2f>
 8001728:	4603      	mov	r3, r0
 800172a:	4619      	mov	r1, r3
 800172c:	4620      	mov	r0, r4
 800172e:	f003 fcd5 	bl	80050dc <atan2f>
 8001732:	66f8      	str	r0, [r7, #108]	@ 0x6c
            float ang = rad * 180.0 / PI;
 8001734:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001736:	f7fe fee3 	bl	8000500 <__aeabi_f2d>
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	4ba1      	ldr	r3, [pc, #644]	@ (80019c4 <mode1_loop+0x32c>)
 8001740:	f7fe ff36 	bl	80005b0 <__aeabi_dmul>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	a396      	add	r3, pc, #600	@ (adr r3, 80019a8 <mode1_loop+0x310>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	f7ff f857 	bl	8000804 <__aeabi_ddiv>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	f7ff f959 	bl	8000a14 <__aeabi_d2f>
 8001762:	4603      	mov	r3, r0
 8001764:	66bb      	str	r3, [r7, #104]	@ 0x68
            float rot_angle = current_angle - ang;
 8001766:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001768:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800176c:	f7ff f9a6 	bl	8000abc <__aeabi_fsub>
 8001770:	4603      	mov	r3, r0
 8001772:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            if(rot_angle > 180){
 8001776:	4994      	ldr	r1, [pc, #592]	@ (80019c8 <mode1_loop+0x330>)
 8001778:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800177c:	f7ff fc64 	bl	8001048 <__aeabi_fcmpgt>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d008      	beq.n	8001798 <mode1_loop+0x100>
                rot_angle -= 360.0;
 8001786:	4991      	ldr	r1, [pc, #580]	@ (80019cc <mode1_loop+0x334>)
 8001788:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800178c:	f7ff f996 	bl	8000abc <__aeabi_fsub>
 8001790:	4603      	mov	r3, r0
 8001792:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001796:	e00f      	b.n	80017b8 <mode1_loop+0x120>
            }else if(rot_angle < -180){
 8001798:	498d      	ldr	r1, [pc, #564]	@ (80019d0 <mode1_loop+0x338>)
 800179a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800179e:	f7ff fc35 	bl	800100c <__aeabi_fcmplt>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d007      	beq.n	80017b8 <mode1_loop+0x120>
                rot_angle += 360.0;
 80017a8:	4988      	ldr	r1, [pc, #544]	@ (80019cc <mode1_loop+0x334>)
 80017aa:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80017ae:	f7ff f987 	bl	8000ac0 <__addsf3>
 80017b2:	4603      	mov	r3, r0
 80017b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
            turn_in_place(rot_angle);
 80017b8:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80017bc:	f7fe fea0 	bl	8000500 <__aeabi_f2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	f7ff fd8e 	bl	80012e8 <turn_in_place>
            current_angle = ang;
 80017cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        }
        float length = diff_y * diff_y + diff_x * diff_x;
 80017d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017d4:	fb03 f203 	mul.w	r2, r3, r3
 80017d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017da:	fb03 f303 	mul.w	r3, r3, r3
 80017de:	4413      	add	r3, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fa21 	bl	8000c28 <__aeabi_i2f>
 80017e6:	4603      	mov	r3, r0
 80017e8:	667b      	str	r3, [r7, #100]	@ 0x64
        length = sqrtf(length);
 80017ea:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80017ec:	f003 fc78 	bl	80050e0 <sqrtf>
 80017f0:	6678      	str	r0, [r7, #100]	@ 0x64
        forward_with_length(length);
 80017f2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80017f4:	f7fe fe84 	bl	8000500 <__aeabi_f2d>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff fdb8 	bl	8001374 <forward_with_length>
        x0 = x;
 8001804:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001808:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
        y0 = y;
 800180c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001810:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    while(order == 1){
 8001814:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001818:	2b01      	cmp	r3, #1
 800181a:	f43f af68 	beq.w	80016ee <mode1_loop+0x56>
    }
    while(order == 2){
 800181e:	e0b7      	b.n	8001990 <mode1_loop+0x2f8>
    	int turn_time = 630;
 8001820:	f240 2376 	movw	r3, #630	@ 0x276
 8001824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    	int move_time = 2500;
 8001828:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800182c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    	init_motors();
 800182e:	f7ff fc51 	bl	80010d4 <init_motors>
    	turn_in_place(90);
 8001832:	205a      	movs	r0, #90	@ 0x5a
 8001834:	f7ff fd58 	bl	80012e8 <turn_in_place>
    	HAL_Delay(turn_time*100);stop_motors();
 8001838:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800183c:	2264      	movs	r2, #100	@ 0x64
 800183e:	fb02 f303 	mul.w	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fc12 	bl	800206c <HAL_Delay>
 8001848:	f7ff fd1a 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 800184c:	2100      	movs	r1, #0
 800184e:	2000      	movs	r0, #0
 8001850:	f000 fa9c 	bl	8001d8c <traj_update>

    	forward_with_length(100);
 8001854:	2064      	movs	r0, #100	@ 0x64
 8001856:	f7ff fd8d 	bl	8001374 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 800185a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800185c:	4618      	mov	r0, r3
 800185e:	f000 fc05 	bl	800206c <HAL_Delay>
 8001862:	f7ff fd0d 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 8001866:	2100      	movs	r1, #0
 8001868:	2000      	movs	r0, #0
 800186a:	f000 fa8f 	bl	8001d8c <traj_update>

    	turn_in_place(-90);
 800186e:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 8001872:	f7ff fd39 	bl	80012e8 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 8001876:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800187a:	f7fe fe2f 	bl	80004dc <__aeabi_i2d>
 800187e:	a34c      	add	r3, pc, #304	@ (adr r3, 80019b0 <mode1_loop+0x318>)
 8001880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001884:	f7fe fe94 	bl	80005b0 <__aeabi_dmul>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	f7ff f8a0 	bl	80009d4 <__aeabi_d2uiz>
 8001894:	4603      	mov	r3, r0
 8001896:	4618      	mov	r0, r3
 8001898:	f000 fbe8 	bl	800206c <HAL_Delay>
 800189c:	f7ff fcf0 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 80018a0:	2100      	movs	r1, #0
 80018a2:	2000      	movs	r0, #0
 80018a4:	f000 fa72 	bl	8001d8c <traj_update>

    	forward_with_length(50);
 80018a8:	2032      	movs	r0, #50	@ 0x32
 80018aa:	f7ff fd63 	bl	8001374 <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 80018ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018b0:	0fda      	lsrs	r2, r3, #31
 80018b2:	4413      	add	r3, r2
 80018b4:	105b      	asrs	r3, r3, #1
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fbd8 	bl	800206c <HAL_Delay>
 80018bc:	f7ff fce0 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 80018c0:	2100      	movs	r1, #0
 80018c2:	2000      	movs	r0, #0
 80018c4:	f000 fa62 	bl	8001d8c <traj_update>

    	turn_in_place(-90);
 80018c8:	f06f 0059 	mvn.w	r0, #89	@ 0x59
 80018cc:	f7ff fd0c 	bl	80012e8 <turn_in_place>
    	HAL_Delay(turn_time*0.9);stop_motors();
 80018d0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80018d4:	f7fe fe02 	bl	80004dc <__aeabi_i2d>
 80018d8:	a335      	add	r3, pc, #212	@ (adr r3, 80019b0 <mode1_loop+0x318>)
 80018da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018de:	f7fe fe67 	bl	80005b0 <__aeabi_dmul>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	f7ff f873 	bl	80009d4 <__aeabi_d2uiz>
 80018ee:	4603      	mov	r3, r0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f000 fbbb 	bl	800206c <HAL_Delay>
 80018f6:	f7ff fcc3 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 80018fa:	2100      	movs	r1, #0
 80018fc:	2000      	movs	r0, #0
 80018fe:	f000 fa45 	bl	8001d8c <traj_update>

    	forward_with_length(100);
 8001902:	2064      	movs	r0, #100	@ 0x64
 8001904:	f7ff fd36 	bl	8001374 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 8001908:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800190a:	4618      	mov	r0, r3
 800190c:	f000 fbae 	bl	800206c <HAL_Delay>
 8001910:	f7ff fcb6 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 8001914:	2100      	movs	r1, #0
 8001916:	2000      	movs	r0, #0
 8001918:	f000 fa38 	bl	8001d8c <traj_update>

    	turn_in_place(90);
 800191c:	205a      	movs	r0, #90	@ 0x5a
 800191e:	f7ff fce3 	bl	80012e8 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 8001922:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fba0 	bl	800206c <HAL_Delay>
 800192c:	f7ff fca8 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 8001930:	2100      	movs	r1, #0
 8001932:	2000      	movs	r0, #0
 8001934:	f000 fa2a 	bl	8001d8c <traj_update>

    	forward_with_length(50);
 8001938:	2032      	movs	r0, #50	@ 0x32
 800193a:	f7ff fd1b 	bl	8001374 <forward_with_length>
    	HAL_Delay(move_time / 2);stop_motors();
 800193e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001940:	0fda      	lsrs	r2, r3, #31
 8001942:	4413      	add	r3, r2
 8001944:	105b      	asrs	r3, r3, #1
 8001946:	4618      	mov	r0, r3
 8001948:	f000 fb90 	bl	800206c <HAL_Delay>
 800194c:	f7ff fc98 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 8001950:	2100      	movs	r1, #0
 8001952:	2000      	movs	r0, #0
 8001954:	f000 fa1a 	bl	8001d8c <traj_update>

    	turn_in_place(90);
 8001958:	205a      	movs	r0, #90	@ 0x5a
 800195a:	f7ff fcc5 	bl	80012e8 <turn_in_place>
    	HAL_Delay(turn_time);stop_motors();
 800195e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fb82 	bl	800206c <HAL_Delay>
 8001968:	f7ff fc8a 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 800196c:	2100      	movs	r1, #0
 800196e:	2000      	movs	r0, #0
 8001970:	f000 fa0c 	bl	8001d8c <traj_update>

    	forward_with_length(100);
 8001974:	2064      	movs	r0, #100	@ 0x64
 8001976:	f7ff fcfd 	bl	8001374 <forward_with_length>
    	HAL_Delay(move_time);stop_motors();
 800197a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800197c:	4618      	mov	r0, r3
 800197e:	f000 fb75 	bl	800206c <HAL_Delay>
 8001982:	f7ff fc7d 	bl	8001280 <stop_motors>
        traj_update(0, 0);
 8001986:	2100      	movs	r1, #0
 8001988:	2000      	movs	r0, #0
 800198a:	f000 f9ff 	bl	8001d8c <traj_update>
    	break;
 800198e:	e005      	b.n	800199c <mode1_loop+0x304>
    while(order == 2){
 8001990:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001994:	2b02      	cmp	r3, #2
 8001996:	f43f af43 	beq.w	8001820 <mode1_loop+0x188>
    }
}
 800199a:	bf00      	nop
 800199c:	bf00      	nop
 800199e:	379c      	adds	r7, #156	@ 0x9c
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd90      	pop	{r4, r7, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	53c8d4f1 	.word	0x53c8d4f1
 80019ac:	400921fb 	.word	0x400921fb
 80019b0:	cccccccd 	.word	0xcccccccd
 80019b4:	3feccccc 	.word	0x3feccccc
 80019b8:	42b40000 	.word	0x42b40000
 80019bc:	20000078 	.word	0x20000078
 80019c0:	08006130 	.word	0x08006130
 80019c4:	40668000 	.word	0x40668000
 80019c8:	43340000 	.word	0x43340000
 80019cc:	43b40000 	.word	0x43b40000
 80019d0:	c3340000 	.word	0xc3340000

080019d4 <mode2_loop>:

// PWM 
extern uint16_t pwm_map(float duty);


void mode2_loop(void){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
    init_motors();
 80019da:	f7ff fb7b 	bl	80010d4 <init_motors>

    while(rxBuffer[1]!='s'){
 80019de:	e043      	b.n	8001a68 <mode2_loop+0x94>
        // 
    	uint8_t left_detect  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4); // 0 = 
 80019e0:	2110      	movs	r1, #16
 80019e2:	4826      	ldr	r0, [pc, #152]	@ (8001a7c <mode2_loop+0xa8>)
 80019e4:	f000 ff4a 	bl	800287c <HAL_GPIO_ReadPin>
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
    	uint8_t right_detect = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // 0 = 
 80019ec:	2120      	movs	r1, #32
 80019ee:	4823      	ldr	r0, [pc, #140]	@ (8001a7c <mode2_loop+0xa8>)
 80019f0:	f000 ff44 	bl	800287c <HAL_GPIO_ReadPin>
 80019f4:	4603      	mov	r3, r0
 80019f6:	71bb      	strb	r3, [r7, #6]


        // --- 1    ---
        if(left_detect && right_detect){
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d00b      	beq.n	8001a16 <mode2_loop+0x42>
 80019fe:	79bb      	ldrb	r3, [r7, #6]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d008      	beq.n	8001a16 <mode2_loop+0x42>
            stop_motors();
 8001a04:	f7ff fc3c 	bl	8001280 <stop_motors>
            traj_update(0, 0);
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	f04f 0000 	mov.w	r0, #0
 8001a10:	f000 f9bc 	bl	8001d8c <traj_update>
 8001a14:	e025      	b.n	8001a62 <mode2_loop+0x8e>

        }
        // --- 2    ---
        else if(!left_detect && right_detect){
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d109      	bne.n	8001a30 <mode2_loop+0x5c>
 8001a1c:	79bb      	ldrb	r3, [r7, #6]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d006      	beq.n	8001a30 <mode2_loop+0x5c>
            turn_right_half();
 8001a22:	f7ff fbf9 	bl	8001218 <turn_right_half>
            traj_update(V_HALF, -V_HALF);
 8001a26:	4916      	ldr	r1, [pc, #88]	@ (8001a80 <mode2_loop+0xac>)
 8001a28:	4816      	ldr	r0, [pc, #88]	@ (8001a84 <mode2_loop+0xb0>)
 8001a2a:	f000 f9af 	bl	8001d8c <traj_update>
 8001a2e:	e018      	b.n	8001a62 <mode2_loop+0x8e>
        }
        // --- 3    ---
        else if(left_detect && !right_detect){
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d009      	beq.n	8001a4a <mode2_loop+0x76>
 8001a36:	79bb      	ldrb	r3, [r7, #6]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d106      	bne.n	8001a4a <mode2_loop+0x76>
            turn_left_half();
 8001a3c:	f7ff fbb8 	bl	80011b0 <turn_left_half>
            traj_update(-V_HALF, V_HALF);
 8001a40:	4910      	ldr	r1, [pc, #64]	@ (8001a84 <mode2_loop+0xb0>)
 8001a42:	480f      	ldr	r0, [pc, #60]	@ (8001a80 <mode2_loop+0xac>)
 8001a44:	f000 f9a2 	bl	8001d8c <traj_update>
 8001a48:	e00b      	b.n	8001a62 <mode2_loop+0x8e>
        }
        // --- 4    /  ---
        else if(!left_detect && !right_detect){
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d108      	bne.n	8001a62 <mode2_loop+0x8e>
 8001a50:	79bb      	ldrb	r3, [r7, #6]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d105      	bne.n	8001a62 <mode2_loop+0x8e>


            forward_half();
 8001a56:	f7ff fb77 	bl	8001148 <forward_half>
            traj_update(V_HALF, V_HALF);
 8001a5a:	490a      	ldr	r1, [pc, #40]	@ (8001a84 <mode2_loop+0xb0>)
 8001a5c:	4809      	ldr	r0, [pc, #36]	@ (8001a84 <mode2_loop+0xb0>)
 8001a5e:	f000 f995 	bl	8001d8c <traj_update>
        }

        HAL_Delay(10); //  10ms
 8001a62:	200a      	movs	r0, #10
 8001a64:	f000 fb02 	bl	800206c <HAL_Delay>
    while(rxBuffer[1]!='s'){
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <mode2_loop+0xb4>)
 8001a6a:	785b      	ldrb	r3, [r3, #1]
 8001a6c:	2b73      	cmp	r3, #115	@ 0x73
 8001a6e:	d1b7      	bne.n	80019e0 <mode2_loop+0xc>
    }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40010c00 	.word	0x40010c00
 8001a80:	c1a00000 	.word	0xc1a00000
 8001a84:	41a00000 	.word	0x41a00000
 8001a88:	20000078 	.word	0x20000078

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a92:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <HAL_MspInit+0x60>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	4a15      	ldr	r2, [pc, #84]	@ (8001aec <HAL_MspInit+0x60>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6193      	str	r3, [r2, #24]
 8001a9e:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <HAL_MspInit+0x60>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <HAL_MspInit+0x60>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <HAL_MspInit+0x60>)
 8001ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_MspInit+0x60>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001ac2:	2005      	movs	r0, #5
 8001ac4:	f000 fbc2 	bl	800224c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ac8:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <HAL_MspInit+0x64>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4a04      	ldr	r2, [pc, #16]	@ (8001af0 <HAL_MspInit+0x64>)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40010000 	.word	0x40010000

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <NMI_Handler+0x4>

08001afc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <HardFault_Handler+0x4>

08001b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <MemManage_Handler+0x4>

08001b0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <BusFault_Handler+0x4>

08001b14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <UsageFault_Handler+0x4>

08001b1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b44:	f000 fa76 	bl	8002034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b50:	4802      	ldr	r0, [pc, #8]	@ (8001b5c <TIM3_IRQHandler+0x10>)
 8001b52:	f001 fb83 	bl	800325c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000094 	.word	0x20000094

08001b60 <USART1_IRQHandler>:
/**
  * @brief This function handles USART1 global interrupt.
  */
//int x00, y00;
void USART1_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b64:	4804      	ldr	r0, [pc, #16]	@ (8001b78 <USART1_IRQHandler+0x18>)
 8001b66:	f001 ff65 	bl	8003a34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)rxBuffer, 1);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4903      	ldr	r1, [pc, #12]	@ (8001b7c <USART1_IRQHandler+0x1c>)
 8001b6e:	4802      	ldr	r0, [pc, #8]	@ (8001b78 <USART1_IRQHandler+0x18>)
 8001b70:	f001 ff3a 	bl	80039e8 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 1 */
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	200000e8 	.word	0x200000e8
 8001b7c:	20000078 	.word	0x20000078

08001b80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;

	    if(htim->Instance == TIM3)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a24      	ldr	r2, [pc, #144]	@ (8001c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d142      	bne.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x98>
	    {
	        cnt++;
 8001b92:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	3301      	adds	r3, #1
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b22      	ldr	r3, [pc, #136]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001b9c:	801a      	strh	r2, [r3, #0]
	        if(cnt >= 10) cnt = 0;
 8001b9e:	4b21      	ldr	r3, [pc, #132]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	2b09      	cmp	r3, #9
 8001ba4:	d902      	bls.n	8001bac <HAL_TIM_PeriodElapsedCallback+0x2c>
 8001ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	801a      	strh	r2, [r3, #0]

	        //  PWM 
	        if(cnt < 5)
 8001bac:	4b1d      	ldr	r3, [pc, #116]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d80b      	bhi.n	8001bcc <HAL_TIM_PeriodElapsedCallback+0x4c>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bba:	481b      	ldr	r0, [pc, #108]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bbc:	f000 fe75 	bl	80028aa <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	4818      	ldr	r0, [pc, #96]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bc6:	f000 fe70 	bl	80028aa <HAL_GPIO_WritePin>
 8001bca:	e00a      	b.n	8001be2 <HAL_TIM_PeriodElapsedCallback+0x62>
	        }
	        else
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bd2:	4815      	ldr	r0, [pc, #84]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bd4:	f000 fe69 	bl	80028aa <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2104      	movs	r1, #4
 8001bdc:	4812      	ldr	r0, [pc, #72]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bde:	f000 fe64 	bl	80028aa <HAL_GPIO_WritePin>
	        }

	        //  PWM 
	        if(cnt < 5)
 8001be2:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d80b      	bhi.n	8001c02 <HAL_TIM_PeriodElapsedCallback+0x82>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001bea:	2201      	movs	r2, #1
 8001bec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bf0:	480d      	ldr	r0, [pc, #52]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bf2:	f000 fe5a 	bl	80028aa <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	2180      	movs	r1, #128	@ 0x80
 8001bfa:	480b      	ldr	r0, [pc, #44]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bfc:	f000 fe55 	bl	80028aa <HAL_GPIO_WritePin>
	        {
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
	        }
	    }
}
 8001c00:	e00a      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x98>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001c02:	2200      	movs	r2, #0
 8001c04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c08:	4807      	ldr	r0, [pc, #28]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001c0a:	f000 fe4e 	bl	80028aa <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2180      	movs	r1, #128	@ 0x80
 8001c12:	4805      	ldr	r0, [pc, #20]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001c14:	f000 fe49 	bl	80028aa <HAL_GPIO_WritePin>
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40000400 	.word	0x40000400
 8001c24:	2000008c 	.word	0x2000008c
 8001c28:	40011000 	.word	0x40011000

08001c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c34:	4a14      	ldr	r2, [pc, #80]	@ (8001c88 <_sbrk+0x5c>)
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <_sbrk+0x60>)
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c40:	4b13      	ldr	r3, [pc, #76]	@ (8001c90 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d102      	bne.n	8001c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <_sbrk+0x64>)
 8001c4a:	4a12      	ldr	r2, [pc, #72]	@ (8001c94 <_sbrk+0x68>)
 8001c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4e:	4b10      	ldr	r3, [pc, #64]	@ (8001c90 <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d207      	bcs.n	8001c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c5c:	f002 fc3a 	bl	80044d4 <__errno>
 8001c60:	4603      	mov	r3, r0
 8001c62:	220c      	movs	r2, #12
 8001c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	e009      	b.n	8001c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <_sbrk+0x64>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c72:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <_sbrk+0x64>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <_sbrk+0x64>)
 8001c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	2000c000 	.word	0x2000c000
 8001c8c:	00000400 	.word	0x00000400
 8001c90:	20000090 	.word	0x20000090
 8001c94:	20000280 	.word	0x20000280

08001c98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001caa:	f107 0308 	add.w	r3, r7, #8
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
 8001cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb8:	463b      	mov	r3, r7
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <MX_TIM3_Init+0x98>)
 8001cc4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cc8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ccc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cce:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001cd4:	4b18      	ldr	r3, [pc, #96]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cd6:	2209      	movs	r2, #9
 8001cd8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cda:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce0:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ce6:	4814      	ldr	r0, [pc, #80]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001ce8:	f001 fa08 	bl	80030fc <HAL_TIM_Base_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cf2:	f7ff fcca 	bl	800168a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cfc:	f107 0308 	add.w	r3, r7, #8
 8001d00:	4619      	mov	r1, r3
 8001d02:	480d      	ldr	r0, [pc, #52]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001d04:	f001 fb9a 	bl	800343c <HAL_TIM_ConfigClockSource>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d0e:	f7ff fcbc 	bl	800168a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d12:	2300      	movs	r3, #0
 8001d14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d1a:	463b      	mov	r3, r7
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4806      	ldr	r0, [pc, #24]	@ (8001d38 <MX_TIM3_Init+0x94>)
 8001d20:	f001 fd94 	bl	800384c <HAL_TIMEx_MasterConfigSynchronization>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d2a:	f7ff fcae 	bl	800168a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000094 	.word	0x20000094
 8001d3c:	40000400 	.word	0x40000400

08001d40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <HAL_TIM_Base_MspInit+0x44>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d113      	bne.n	8001d7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <HAL_TIM_Base_MspInit+0x48>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	4a0c      	ldr	r2, [pc, #48]	@ (8001d88 <HAL_TIM_Base_MspInit+0x48>)
 8001d58:	f043 0302 	orr.w	r3, r3, #2
 8001d5c:	61d3      	str	r3, [r2, #28]
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <HAL_TIM_Base_MspInit+0x48>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	201d      	movs	r0, #29
 8001d70:	f000 fa77 	bl	8002262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d74:	201d      	movs	r0, #29
 8001d76:	f000 fa90 	bl	800229a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40000400 	.word	0x40000400
 8001d88:	40021000 	.word	0x40021000

08001d8c <traj_update>:
    pose.y = 0;
    pose.theta = 0;
}

void traj_update(float v_l, float v_r)
{
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
    float v = (v_l + v_r) * 0.5f;
 8001d96:	6839      	ldr	r1, [r7, #0]
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7fe fe91 	bl	8000ac0 <__addsf3>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe ff93 	bl	8000cd0 <__aeabi_fmul>
 8001daa:	4603      	mov	r3, r0
 8001dac:	60fb      	str	r3, [r7, #12]
    float omega = (v_r - v_l) / L_WHEEL;
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	6838      	ldr	r0, [r7, #0]
 8001db2:	f7fe fe83 	bl	8000abc <__aeabi_fsub>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4926      	ldr	r1, [pc, #152]	@ (8001e54 <traj_update+0xc8>)
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff f83c 	bl	8000e38 <__aeabi_fdiv>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	60bb      	str	r3, [r7, #8]

    pose.theta += omega * DT;
 8001dc4:	4b24      	ldr	r3, [pc, #144]	@ (8001e58 <traj_update+0xcc>)
 8001dc6:	689c      	ldr	r4, [r3, #8]
 8001dc8:	4924      	ldr	r1, [pc, #144]	@ (8001e5c <traj_update+0xd0>)
 8001dca:	68b8      	ldr	r0, [r7, #8]
 8001dcc:	f7fe ff80 	bl	8000cd0 <__aeabi_fmul>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4620      	mov	r0, r4
 8001dd6:	f7fe fe73 	bl	8000ac0 <__addsf3>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <traj_update+0xcc>)
 8001de0:	609a      	str	r2, [r3, #8]
    pose.x += v * cosf(pose.theta) * DT;
 8001de2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e58 <traj_update+0xcc>)
 8001de4:	681c      	ldr	r4, [r3, #0]
 8001de6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e58 <traj_update+0xcc>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f003 f992 	bl	8005114 <cosf>
 8001df0:	4603      	mov	r3, r0
 8001df2:	68f9      	ldr	r1, [r7, #12]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe ff6b 	bl	8000cd0 <__aeabi_fmul>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4917      	ldr	r1, [pc, #92]	@ (8001e5c <traj_update+0xd0>)
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe ff66 	bl	8000cd0 <__aeabi_fmul>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4619      	mov	r1, r3
 8001e08:	4620      	mov	r0, r4
 8001e0a:	f7fe fe59 	bl	8000ac0 <__addsf3>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <traj_update+0xcc>)
 8001e14:	601a      	str	r2, [r3, #0]
    pose.y += v * sinf(pose.theta) * DT;
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <traj_update+0xcc>)
 8001e18:	685c      	ldr	r4, [r3, #4]
 8001e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e58 <traj_update+0xcc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 f9b0 	bl	8005184 <sinf>
 8001e24:	4603      	mov	r3, r0
 8001e26:	68f9      	ldr	r1, [r7, #12]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe ff51 	bl	8000cd0 <__aeabi_fmul>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	490a      	ldr	r1, [pc, #40]	@ (8001e5c <traj_update+0xd0>)
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe ff4c 	bl	8000cd0 <__aeabi_fmul>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f7fe fe3f 	bl	8000ac0 <__addsf3>
 8001e42:	4603      	mov	r3, r0
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <traj_update+0xcc>)
 8001e48:	605a      	str	r2, [r3, #4]
}
 8001e4a:	bf00      	nop
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd90      	pop	{r4, r7, pc}
 8001e52:	bf00      	nop
 8001e54:	41600000 	.word	0x41600000
 8001e58:	200000dc 	.word	0x200000dc
 8001e5c:	3c23d70a 	.word	0x3c23d70a

08001e60 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e64:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e66:	4a12      	ldr	r2, [pc, #72]	@ (8001eb0 <MX_USART1_UART_Init+0x50>)
 8001e68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e6a:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e86:	220c      	movs	r2, #12
 8001e88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_USART1_UART_Init+0x4c>)
 8001e98:	f001 fd56 	bl	8003948 <HAL_UART_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ea2:	f7ff fbf2 	bl	800168a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	200000e8 	.word	0x200000e8
 8001eb0:	40013800 	.word	0x40013800

08001eb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0310 	add.w	r3, r7, #16
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a20      	ldr	r2, [pc, #128]	@ (8001f50 <HAL_UART_MspInit+0x9c>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d139      	bne.n	8001f48 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001eda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ede:	6193      	str	r3, [r2, #24]
 8001ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eec:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a18      	ldr	r2, [pc, #96]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001ef2:	f043 0304 	orr.w	r3, r3, #4
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <HAL_UART_MspInit+0xa0>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f003 0304 	and.w	r3, r3, #4
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	4619      	mov	r1, r3
 8001f18:	480f      	ldr	r0, [pc, #60]	@ (8001f58 <HAL_UART_MspInit+0xa4>)
 8001f1a:	f000 fb1b 	bl	8002554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	4619      	mov	r1, r3
 8001f32:	4809      	ldr	r0, [pc, #36]	@ (8001f58 <HAL_UART_MspInit+0xa4>)
 8001f34:	f000 fb0e 	bl	8002554 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	2025      	movs	r0, #37	@ 0x25
 8001f3e:	f000 f990 	bl	8002262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f42:	2025      	movs	r0, #37	@ 0x25
 8001f44:	f000 f9a9 	bl	800229a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f48:	bf00      	nop
 8001f4a:	3720      	adds	r7, #32
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40013800 	.word	0x40013800
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010800 	.word	0x40010800

08001f5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f5c:	f7ff fe9c 	bl	8001c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f60:	480b      	ldr	r0, [pc, #44]	@ (8001f90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f62:	490c      	ldr	r1, [pc, #48]	@ (8001f94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f64:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f76:	4a09      	ldr	r2, [pc, #36]	@ (8001f9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f78:	4c09      	ldr	r4, [pc, #36]	@ (8001fa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f86:	f002 faab 	bl	80044e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f8a:	f7ff fb0d 	bl	80015a8 <main>
  bx lr
 8001f8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f94:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001f98:	080066b0 	.word	0x080066b0
  ldr r2, =_sbss
 8001f9c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001fa0:	2000027c 	.word	0x2000027c

08001fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fa4:	e7fe      	b.n	8001fa4 <ADC1_2_IRQHandler>
	...

08001fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <HAL_Init+0x28>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <HAL_Init+0x28>)
 8001fb2:	f043 0310 	orr.w	r3, r3, #16
 8001fb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb8:	2003      	movs	r0, #3
 8001fba:	f000 f947 	bl	800224c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f000 f808 	bl	8001fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc4:	f7ff fd62 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40022000 	.word	0x40022000

08001fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fdc:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_InitTick+0x54>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4b12      	ldr	r3, [pc, #72]	@ (800202c <HAL_InitTick+0x58>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f95f 	bl	80022b6 <HAL_SYSTICK_Config>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e00e      	b.n	8002020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b0f      	cmp	r3, #15
 8002006:	d80a      	bhi.n	800201e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002008:	2200      	movs	r2, #0
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	f04f 30ff 	mov.w	r0, #4294967295
 8002010:	f000 f927 	bl	8002262 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002014:	4a06      	ldr	r2, [pc, #24]	@ (8002030 <HAL_InitTick+0x5c>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800201a:	2300      	movs	r3, #0
 800201c:	e000      	b.n	8002020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000000 	.word	0x20000000
 800202c:	20000008 	.word	0x20000008
 8002030:	20000004 	.word	0x20000004

08002034 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <HAL_IncTick+0x1c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b05      	ldr	r3, [pc, #20]	@ (8002054 <HAL_IncTick+0x20>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4413      	add	r3, r2
 8002044:	4a03      	ldr	r2, [pc, #12]	@ (8002054 <HAL_IncTick+0x20>)
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	20000008 	.word	0x20000008
 8002054:	20000130 	.word	0x20000130

08002058 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return uwTick;
 800205c:	4b02      	ldr	r3, [pc, #8]	@ (8002068 <HAL_GetTick+0x10>)
 800205e:	681b      	ldr	r3, [r3, #0]
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	20000130 	.word	0x20000130

0800206c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002074:	f7ff fff0 	bl	8002058 <HAL_GetTick>
 8002078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002084:	d005      	beq.n	8002092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <HAL_Delay+0x44>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002092:	bf00      	nop
 8002094:	f7ff ffe0 	bl	8002058 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d8f7      	bhi.n	8002094 <HAL_Delay+0x28>
  {
  }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000008 	.word	0x20000008

080020b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c4:	4b0c      	ldr	r3, [pc, #48]	@ (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e6:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60d3      	str	r3, [r2, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002100:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <__NVIC_GetPriorityGrouping+0x18>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	f003 0307 	and.w	r3, r3, #7
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	2b00      	cmp	r3, #0
 8002128:	db0b      	blt.n	8002142 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	f003 021f 	and.w	r2, r3, #31
 8002130:	4906      	ldr	r1, [pc, #24]	@ (800214c <__NVIC_EnableIRQ+0x34>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	2001      	movs	r0, #1
 800213a:	fa00 f202 	lsl.w	r2, r0, r2
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	@ (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	@ (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	@ 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	@ 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002218:	d301      	bcc.n	800221e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800221a:	2301      	movs	r3, #1
 800221c:	e00f      	b.n	800223e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800221e:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <SysTick_Config+0x40>)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3b01      	subs	r3, #1
 8002224:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002226:	210f      	movs	r1, #15
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	f7ff ff90 	bl	8002150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002230:	4b05      	ldr	r3, [pc, #20]	@ (8002248 <SysTick_Config+0x40>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002236:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <SysTick_Config+0x40>)
 8002238:	2207      	movs	r2, #7
 800223a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	e000e010 	.word	0xe000e010

0800224c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff ff2d 	bl	80020b4 <__NVIC_SetPriorityGrouping>
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002262:	b580      	push	{r7, lr}
 8002264:	b086      	sub	sp, #24
 8002266:	af00      	add	r7, sp, #0
 8002268:	4603      	mov	r3, r0
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
 800226e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002274:	f7ff ff42 	bl	80020fc <__NVIC_GetPriorityGrouping>
 8002278:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	68b9      	ldr	r1, [r7, #8]
 800227e:	6978      	ldr	r0, [r7, #20]
 8002280:	f7ff ff90 	bl	80021a4 <NVIC_EncodePriority>
 8002284:	4602      	mov	r2, r0
 8002286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff ff5f 	bl	8002150 <__NVIC_SetPriority>
}
 8002292:	bf00      	nop
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b082      	sub	sp, #8
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff ff35 	bl	8002118 <__NVIC_EnableIRQ>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff ffa2 	bl	8002208 <SysTick_Config>
 80022c4:	4603      	mov	r3, r0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b085      	sub	sp, #20
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d008      	beq.n	80022f8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2204      	movs	r2, #4
 80022ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e020      	b.n	800233a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 020e 	bic.w	r2, r2, #14
 8002306:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002320:	2101      	movs	r1, #1
 8002322:	fa01 f202 	lsl.w	r2, r1, r2
 8002326:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002338:	7bfb      	ldrb	r3, [r7, #15]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d005      	beq.n	8002368 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2204      	movs	r2, #4
 8002360:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
 8002366:	e0d6      	b.n	8002516 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 020e 	bic.w	r2, r2, #14
 8002376:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0201 	bic.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	4b64      	ldr	r3, [pc, #400]	@ (8002520 <HAL_DMA_Abort_IT+0x1dc>)
 8002390:	429a      	cmp	r2, r3
 8002392:	d958      	bls.n	8002446 <HAL_DMA_Abort_IT+0x102>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a62      	ldr	r2, [pc, #392]	@ (8002524 <HAL_DMA_Abort_IT+0x1e0>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d04f      	beq.n	800243e <HAL_DMA_Abort_IT+0xfa>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a61      	ldr	r2, [pc, #388]	@ (8002528 <HAL_DMA_Abort_IT+0x1e4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d048      	beq.n	800243a <HAL_DMA_Abort_IT+0xf6>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a5f      	ldr	r2, [pc, #380]	@ (800252c <HAL_DMA_Abort_IT+0x1e8>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d040      	beq.n	8002434 <HAL_DMA_Abort_IT+0xf0>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002530 <HAL_DMA_Abort_IT+0x1ec>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d038      	beq.n	800242e <HAL_DMA_Abort_IT+0xea>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a5c      	ldr	r2, [pc, #368]	@ (8002534 <HAL_DMA_Abort_IT+0x1f0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d030      	beq.n	8002428 <HAL_DMA_Abort_IT+0xe4>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a5b      	ldr	r2, [pc, #364]	@ (8002538 <HAL_DMA_Abort_IT+0x1f4>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d028      	beq.n	8002422 <HAL_DMA_Abort_IT+0xde>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a52      	ldr	r2, [pc, #328]	@ (8002520 <HAL_DMA_Abort_IT+0x1dc>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d020      	beq.n	800241c <HAL_DMA_Abort_IT+0xd8>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a57      	ldr	r2, [pc, #348]	@ (800253c <HAL_DMA_Abort_IT+0x1f8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d019      	beq.n	8002418 <HAL_DMA_Abort_IT+0xd4>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a55      	ldr	r2, [pc, #340]	@ (8002540 <HAL_DMA_Abort_IT+0x1fc>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d012      	beq.n	8002414 <HAL_DMA_Abort_IT+0xd0>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a54      	ldr	r2, [pc, #336]	@ (8002544 <HAL_DMA_Abort_IT+0x200>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d00a      	beq.n	800240e <HAL_DMA_Abort_IT+0xca>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a52      	ldr	r2, [pc, #328]	@ (8002548 <HAL_DMA_Abort_IT+0x204>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d102      	bne.n	8002408 <HAL_DMA_Abort_IT+0xc4>
 8002402:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002406:	e01b      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002408:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800240c:	e018      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 800240e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002412:	e015      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002414:	2310      	movs	r3, #16
 8002416:	e013      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002418:	2301      	movs	r3, #1
 800241a:	e011      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 800241c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002420:	e00e      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002422:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002426:	e00b      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002428:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800242c:	e008      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 800242e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002432:	e005      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 8002434:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002438:	e002      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 800243a:	2310      	movs	r3, #16
 800243c:	e000      	b.n	8002440 <HAL_DMA_Abort_IT+0xfc>
 800243e:	2301      	movs	r3, #1
 8002440:	4a42      	ldr	r2, [pc, #264]	@ (800254c <HAL_DMA_Abort_IT+0x208>)
 8002442:	6053      	str	r3, [r2, #4]
 8002444:	e057      	b.n	80024f6 <HAL_DMA_Abort_IT+0x1b2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a36      	ldr	r2, [pc, #216]	@ (8002524 <HAL_DMA_Abort_IT+0x1e0>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d04f      	beq.n	80024f0 <HAL_DMA_Abort_IT+0x1ac>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a34      	ldr	r2, [pc, #208]	@ (8002528 <HAL_DMA_Abort_IT+0x1e4>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d048      	beq.n	80024ec <HAL_DMA_Abort_IT+0x1a8>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a33      	ldr	r2, [pc, #204]	@ (800252c <HAL_DMA_Abort_IT+0x1e8>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d040      	beq.n	80024e6 <HAL_DMA_Abort_IT+0x1a2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a31      	ldr	r2, [pc, #196]	@ (8002530 <HAL_DMA_Abort_IT+0x1ec>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d038      	beq.n	80024e0 <HAL_DMA_Abort_IT+0x19c>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a30      	ldr	r2, [pc, #192]	@ (8002534 <HAL_DMA_Abort_IT+0x1f0>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d030      	beq.n	80024da <HAL_DMA_Abort_IT+0x196>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a2e      	ldr	r2, [pc, #184]	@ (8002538 <HAL_DMA_Abort_IT+0x1f4>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d028      	beq.n	80024d4 <HAL_DMA_Abort_IT+0x190>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a26      	ldr	r2, [pc, #152]	@ (8002520 <HAL_DMA_Abort_IT+0x1dc>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d020      	beq.n	80024ce <HAL_DMA_Abort_IT+0x18a>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a2a      	ldr	r2, [pc, #168]	@ (800253c <HAL_DMA_Abort_IT+0x1f8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d019      	beq.n	80024ca <HAL_DMA_Abort_IT+0x186>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a29      	ldr	r2, [pc, #164]	@ (8002540 <HAL_DMA_Abort_IT+0x1fc>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d012      	beq.n	80024c6 <HAL_DMA_Abort_IT+0x182>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a27      	ldr	r2, [pc, #156]	@ (8002544 <HAL_DMA_Abort_IT+0x200>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00a      	beq.n	80024c0 <HAL_DMA_Abort_IT+0x17c>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a26      	ldr	r2, [pc, #152]	@ (8002548 <HAL_DMA_Abort_IT+0x204>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d102      	bne.n	80024ba <HAL_DMA_Abort_IT+0x176>
 80024b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024b8:	e01b      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024be:	e018      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024c4:	e015      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024c6:	2310      	movs	r3, #16
 80024c8:	e013      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e011      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024d2:	e00e      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80024d8:	e00b      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024de:	e008      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e4:	e005      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ea:	e002      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024ec:	2310      	movs	r3, #16
 80024ee:	e000      	b.n	80024f2 <HAL_DMA_Abort_IT+0x1ae>
 80024f0:	2301      	movs	r3, #1
 80024f2:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <HAL_DMA_Abort_IT+0x20c>)
 80024f4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	4798      	blx	r3
    } 
  }
  return status;
 8002516:	7bfb      	ldrb	r3, [r7, #15]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40020080 	.word	0x40020080
 8002524:	40020008 	.word	0x40020008
 8002528:	4002001c 	.word	0x4002001c
 800252c:	40020030 	.word	0x40020030
 8002530:	40020044 	.word	0x40020044
 8002534:	40020058 	.word	0x40020058
 8002538:	4002006c 	.word	0x4002006c
 800253c:	40020408 	.word	0x40020408
 8002540:	4002041c 	.word	0x4002041c
 8002544:	40020430 	.word	0x40020430
 8002548:	40020444 	.word	0x40020444
 800254c:	40020400 	.word	0x40020400
 8002550:	40020000 	.word	0x40020000

08002554 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002554:	b480      	push	{r7}
 8002556:	b08b      	sub	sp, #44	@ 0x2c
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800255e:	2300      	movs	r3, #0
 8002560:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002562:	2300      	movs	r3, #0
 8002564:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002566:	e179      	b.n	800285c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002568:	2201      	movs	r2, #1
 800256a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	4013      	ands	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	429a      	cmp	r2, r3
 8002582:	f040 8168 	bne.w	8002856 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	4a96      	ldr	r2, [pc, #600]	@ (80027e4 <HAL_GPIO_Init+0x290>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d05e      	beq.n	800264e <HAL_GPIO_Init+0xfa>
 8002590:	4a94      	ldr	r2, [pc, #592]	@ (80027e4 <HAL_GPIO_Init+0x290>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d875      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 8002596:	4a94      	ldr	r2, [pc, #592]	@ (80027e8 <HAL_GPIO_Init+0x294>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d058      	beq.n	800264e <HAL_GPIO_Init+0xfa>
 800259c:	4a92      	ldr	r2, [pc, #584]	@ (80027e8 <HAL_GPIO_Init+0x294>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d86f      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 80025a2:	4a92      	ldr	r2, [pc, #584]	@ (80027ec <HAL_GPIO_Init+0x298>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d052      	beq.n	800264e <HAL_GPIO_Init+0xfa>
 80025a8:	4a90      	ldr	r2, [pc, #576]	@ (80027ec <HAL_GPIO_Init+0x298>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d869      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 80025ae:	4a90      	ldr	r2, [pc, #576]	@ (80027f0 <HAL_GPIO_Init+0x29c>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d04c      	beq.n	800264e <HAL_GPIO_Init+0xfa>
 80025b4:	4a8e      	ldr	r2, [pc, #568]	@ (80027f0 <HAL_GPIO_Init+0x29c>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d863      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 80025ba:	4a8e      	ldr	r2, [pc, #568]	@ (80027f4 <HAL_GPIO_Init+0x2a0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d046      	beq.n	800264e <HAL_GPIO_Init+0xfa>
 80025c0:	4a8c      	ldr	r2, [pc, #560]	@ (80027f4 <HAL_GPIO_Init+0x2a0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d85d      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 80025c6:	2b12      	cmp	r3, #18
 80025c8:	d82a      	bhi.n	8002620 <HAL_GPIO_Init+0xcc>
 80025ca:	2b12      	cmp	r3, #18
 80025cc:	d859      	bhi.n	8002682 <HAL_GPIO_Init+0x12e>
 80025ce:	a201      	add	r2, pc, #4	@ (adr r2, 80025d4 <HAL_GPIO_Init+0x80>)
 80025d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d4:	0800264f 	.word	0x0800264f
 80025d8:	08002629 	.word	0x08002629
 80025dc:	0800263b 	.word	0x0800263b
 80025e0:	0800267d 	.word	0x0800267d
 80025e4:	08002683 	.word	0x08002683
 80025e8:	08002683 	.word	0x08002683
 80025ec:	08002683 	.word	0x08002683
 80025f0:	08002683 	.word	0x08002683
 80025f4:	08002683 	.word	0x08002683
 80025f8:	08002683 	.word	0x08002683
 80025fc:	08002683 	.word	0x08002683
 8002600:	08002683 	.word	0x08002683
 8002604:	08002683 	.word	0x08002683
 8002608:	08002683 	.word	0x08002683
 800260c:	08002683 	.word	0x08002683
 8002610:	08002683 	.word	0x08002683
 8002614:	08002683 	.word	0x08002683
 8002618:	08002631 	.word	0x08002631
 800261c:	08002645 	.word	0x08002645
 8002620:	4a75      	ldr	r2, [pc, #468]	@ (80027f8 <HAL_GPIO_Init+0x2a4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d013      	beq.n	800264e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002626:	e02c      	b.n	8002682 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	623b      	str	r3, [r7, #32]
          break;
 800262e:	e029      	b.n	8002684 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	3304      	adds	r3, #4
 8002636:	623b      	str	r3, [r7, #32]
          break;
 8002638:	e024      	b.n	8002684 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	3308      	adds	r3, #8
 8002640:	623b      	str	r3, [r7, #32]
          break;
 8002642:	e01f      	b.n	8002684 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	330c      	adds	r3, #12
 800264a:	623b      	str	r3, [r7, #32]
          break;
 800264c:	e01a      	b.n	8002684 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d102      	bne.n	800265c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002656:	2304      	movs	r3, #4
 8002658:	623b      	str	r3, [r7, #32]
          break;
 800265a:	e013      	b.n	8002684 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d105      	bne.n	8002670 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002664:	2308      	movs	r3, #8
 8002666:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	611a      	str	r2, [r3, #16]
          break;
 800266e:	e009      	b.n	8002684 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002670:	2308      	movs	r3, #8
 8002672:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69fa      	ldr	r2, [r7, #28]
 8002678:	615a      	str	r2, [r3, #20]
          break;
 800267a:	e003      	b.n	8002684 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800267c:	2300      	movs	r3, #0
 800267e:	623b      	str	r3, [r7, #32]
          break;
 8002680:	e000      	b.n	8002684 <HAL_GPIO_Init+0x130>
          break;
 8002682:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	2bff      	cmp	r3, #255	@ 0xff
 8002688:	d801      	bhi.n	800268e <HAL_GPIO_Init+0x13a>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	e001      	b.n	8002692 <HAL_GPIO_Init+0x13e>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	3304      	adds	r3, #4
 8002692:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	2bff      	cmp	r3, #255	@ 0xff
 8002698:	d802      	bhi.n	80026a0 <HAL_GPIO_Init+0x14c>
 800269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	e002      	b.n	80026a6 <HAL_GPIO_Init+0x152>
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	3b08      	subs	r3, #8
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	210f      	movs	r1, #15
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	fa01 f303 	lsl.w	r3, r1, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	6a39      	ldr	r1, [r7, #32]
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	fa01 f303 	lsl.w	r3, r1, r3
 80026c0:	431a      	orrs	r2, r3
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f000 80c1 	beq.w	8002856 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026d4:	4b49      	ldr	r3, [pc, #292]	@ (80027fc <HAL_GPIO_Init+0x2a8>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	4a48      	ldr	r2, [pc, #288]	@ (80027fc <HAL_GPIO_Init+0x2a8>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6193      	str	r3, [r2, #24]
 80026e0:	4b46      	ldr	r3, [pc, #280]	@ (80027fc <HAL_GPIO_Init+0x2a8>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026ec:	4a44      	ldr	r2, [pc, #272]	@ (8002800 <HAL_GPIO_Init+0x2ac>)
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	089b      	lsrs	r3, r3, #2
 80026f2:	3302      	adds	r3, #2
 80026f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	220f      	movs	r2, #15
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4013      	ands	r3, r2
 800270e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a3c      	ldr	r2, [pc, #240]	@ (8002804 <HAL_GPIO_Init+0x2b0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d01f      	beq.n	8002758 <HAL_GPIO_Init+0x204>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a3b      	ldr	r2, [pc, #236]	@ (8002808 <HAL_GPIO_Init+0x2b4>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d019      	beq.n	8002754 <HAL_GPIO_Init+0x200>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a3a      	ldr	r2, [pc, #232]	@ (800280c <HAL_GPIO_Init+0x2b8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d013      	beq.n	8002750 <HAL_GPIO_Init+0x1fc>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a39      	ldr	r2, [pc, #228]	@ (8002810 <HAL_GPIO_Init+0x2bc>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d00d      	beq.n	800274c <HAL_GPIO_Init+0x1f8>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a38      	ldr	r2, [pc, #224]	@ (8002814 <HAL_GPIO_Init+0x2c0>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d007      	beq.n	8002748 <HAL_GPIO_Init+0x1f4>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a37      	ldr	r2, [pc, #220]	@ (8002818 <HAL_GPIO_Init+0x2c4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d101      	bne.n	8002744 <HAL_GPIO_Init+0x1f0>
 8002740:	2305      	movs	r3, #5
 8002742:	e00a      	b.n	800275a <HAL_GPIO_Init+0x206>
 8002744:	2306      	movs	r3, #6
 8002746:	e008      	b.n	800275a <HAL_GPIO_Init+0x206>
 8002748:	2304      	movs	r3, #4
 800274a:	e006      	b.n	800275a <HAL_GPIO_Init+0x206>
 800274c:	2303      	movs	r3, #3
 800274e:	e004      	b.n	800275a <HAL_GPIO_Init+0x206>
 8002750:	2302      	movs	r3, #2
 8002752:	e002      	b.n	800275a <HAL_GPIO_Init+0x206>
 8002754:	2301      	movs	r3, #1
 8002756:	e000      	b.n	800275a <HAL_GPIO_Init+0x206>
 8002758:	2300      	movs	r3, #0
 800275a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800275c:	f002 0203 	and.w	r2, r2, #3
 8002760:	0092      	lsls	r2, r2, #2
 8002762:	4093      	lsls	r3, r2
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800276a:	4925      	ldr	r1, [pc, #148]	@ (8002800 <HAL_GPIO_Init+0x2ac>)
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3302      	adds	r3, #2
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d006      	beq.n	8002792 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002784:	4b25      	ldr	r3, [pc, #148]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	4924      	ldr	r1, [pc, #144]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	608b      	str	r3, [r1, #8]
 8002790:	e006      	b.n	80027a0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002792:	4b22      	ldr	r3, [pc, #136]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	43db      	mvns	r3, r3
 800279a:	4920      	ldr	r1, [pc, #128]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 800279c:	4013      	ands	r3, r2
 800279e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d006      	beq.n	80027ba <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027ac:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	491a      	ldr	r1, [pc, #104]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60cb      	str	r3, [r1, #12]
 80027b8:	e006      	b.n	80027c8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027ba:	4b18      	ldr	r3, [pc, #96]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4916      	ldr	r1, [pc, #88]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d025      	beq.n	8002820 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	4910      	ldr	r1, [pc, #64]	@ (800281c <HAL_GPIO_Init+0x2c8>)
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]
 80027e0:	e025      	b.n	800282e <HAL_GPIO_Init+0x2da>
 80027e2:	bf00      	nop
 80027e4:	10320000 	.word	0x10320000
 80027e8:	10310000 	.word	0x10310000
 80027ec:	10220000 	.word	0x10220000
 80027f0:	10210000 	.word	0x10210000
 80027f4:	10120000 	.word	0x10120000
 80027f8:	10110000 	.word	0x10110000
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010000 	.word	0x40010000
 8002804:	40010800 	.word	0x40010800
 8002808:	40010c00 	.word	0x40010c00
 800280c:	40011000 	.word	0x40011000
 8002810:	40011400 	.word	0x40011400
 8002814:	40011800 	.word	0x40011800
 8002818:	40011c00 	.word	0x40011c00
 800281c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002820:	4b15      	ldr	r3, [pc, #84]	@ (8002878 <HAL_GPIO_Init+0x324>)
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	43db      	mvns	r3, r3
 8002828:	4913      	ldr	r1, [pc, #76]	@ (8002878 <HAL_GPIO_Init+0x324>)
 800282a:	4013      	ands	r3, r2
 800282c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800283a:	4b0f      	ldr	r3, [pc, #60]	@ (8002878 <HAL_GPIO_Init+0x324>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	490e      	ldr	r1, [pc, #56]	@ (8002878 <HAL_GPIO_Init+0x324>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002848:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <HAL_GPIO_Init+0x324>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	43db      	mvns	r3, r3
 8002850:	4909      	ldr	r1, [pc, #36]	@ (8002878 <HAL_GPIO_Init+0x324>)
 8002852:	4013      	ands	r3, r2
 8002854:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	3301      	adds	r3, #1
 800285a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	fa22 f303 	lsr.w	r3, r2, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	f47f ae7e 	bne.w	8002568 <HAL_GPIO_Init+0x14>
  }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	372c      	adds	r7, #44	@ 0x2c
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr
 8002878:	40010400 	.word	0x40010400

0800287c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	460b      	mov	r3, r1
 8002886:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	887b      	ldrh	r3, [r7, #2]
 800288e:	4013      	ands	r3, r2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002894:	2301      	movs	r3, #1
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	e001      	b.n	800289e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800289a:	2300      	movs	r3, #0
 800289c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800289e:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3714      	adds	r7, #20
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr

080028aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	460b      	mov	r3, r1
 80028b4:	807b      	strh	r3, [r7, #2]
 80028b6:	4613      	mov	r3, r2
 80028b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028ba:	787b      	ldrb	r3, [r7, #1]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028c0:	887a      	ldrh	r2, [r7, #2]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028c6:	e003      	b.n	80028d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028c8:	887b      	ldrh	r3, [r7, #2]
 80028ca:	041a      	lsls	r2, r3, #16
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	611a      	str	r2, [r3, #16]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
	...

080028dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e272      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 8087 	beq.w	8002a0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028fc:	4b92      	ldr	r3, [pc, #584]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b04      	cmp	r3, #4
 8002906:	d00c      	beq.n	8002922 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002908:	4b8f      	ldr	r3, [pc, #572]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 030c 	and.w	r3, r3, #12
 8002910:	2b08      	cmp	r3, #8
 8002912:	d112      	bne.n	800293a <HAL_RCC_OscConfig+0x5e>
 8002914:	4b8c      	ldr	r3, [pc, #560]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002920:	d10b      	bne.n	800293a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002922:	4b89      	ldr	r3, [pc, #548]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d06c      	beq.n	8002a08 <HAL_RCC_OscConfig+0x12c>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d168      	bne.n	8002a08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e24c      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002942:	d106      	bne.n	8002952 <HAL_RCC_OscConfig+0x76>
 8002944:	4b80      	ldr	r3, [pc, #512]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a7f      	ldr	r2, [pc, #508]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800294a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	e02e      	b.n	80029b0 <HAL_RCC_OscConfig+0xd4>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_RCC_OscConfig+0x98>
 800295a:	4b7b      	ldr	r3, [pc, #492]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a7a      	ldr	r2, [pc, #488]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002964:	6013      	str	r3, [r2, #0]
 8002966:	4b78      	ldr	r3, [pc, #480]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a77      	ldr	r2, [pc, #476]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800296c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	e01d      	b.n	80029b0 <HAL_RCC_OscConfig+0xd4>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800297c:	d10c      	bne.n	8002998 <HAL_RCC_OscConfig+0xbc>
 800297e:	4b72      	ldr	r3, [pc, #456]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a71      	ldr	r2, [pc, #452]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	4b6f      	ldr	r3, [pc, #444]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a6e      	ldr	r2, [pc, #440]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	e00b      	b.n	80029b0 <HAL_RCC_OscConfig+0xd4>
 8002998:	4b6b      	ldr	r3, [pc, #428]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a6a      	ldr	r2, [pc, #424]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 800299e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	4b68      	ldr	r3, [pc, #416]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a67      	ldr	r2, [pc, #412]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 80029aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d013      	beq.n	80029e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b8:	f7ff fb4e 	bl	8002058 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c0:	f7ff fb4a 	bl	8002058 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b64      	cmp	r3, #100	@ 0x64
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e200      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0f0      	beq.n	80029c0 <HAL_RCC_OscConfig+0xe4>
 80029de:	e014      	b.n	8002a0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e0:	f7ff fb3a 	bl	8002058 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e8:	f7ff fb36 	bl	8002058 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b64      	cmp	r3, #100	@ 0x64
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e1ec      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029fa:	4b53      	ldr	r3, [pc, #332]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f0      	bne.n	80029e8 <HAL_RCC_OscConfig+0x10c>
 8002a06:	e000      	b.n	8002a0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d063      	beq.n	8002ade <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a16:	4b4c      	ldr	r3, [pc, #304]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f003 030c 	and.w	r3, r3, #12
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00b      	beq.n	8002a3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a22:	4b49      	ldr	r3, [pc, #292]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 030c 	and.w	r3, r3, #12
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d11c      	bne.n	8002a68 <HAL_RCC_OscConfig+0x18c>
 8002a2e:	4b46      	ldr	r3, [pc, #280]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d116      	bne.n	8002a68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3a:	4b43      	ldr	r3, [pc, #268]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d005      	beq.n	8002a52 <HAL_RCC_OscConfig+0x176>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e1c0      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a52:	4b3d      	ldr	r3, [pc, #244]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4939      	ldr	r1, [pc, #228]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a66:	e03a      	b.n	8002ade <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d020      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a70:	4b36      	ldr	r3, [pc, #216]	@ (8002b4c <HAL_RCC_OscConfig+0x270>)
 8002a72:	2201      	movs	r2, #1
 8002a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a76:	f7ff faef 	bl	8002058 <HAL_GetTick>
 8002a7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7e:	f7ff faeb 	bl	8002058 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e1a1      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a90:	4b2d      	ldr	r3, [pc, #180]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0f0      	beq.n	8002a7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	4927      	ldr	r1, [pc, #156]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	600b      	str	r3, [r1, #0]
 8002ab0:	e015      	b.n	8002ade <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab2:	4b26      	ldr	r3, [pc, #152]	@ (8002b4c <HAL_RCC_OscConfig+0x270>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7ff face 	bl	8002058 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac0:	f7ff faca 	bl	8002058 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e180      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d03a      	beq.n	8002b60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d019      	beq.n	8002b26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af2:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <HAL_RCC_OscConfig+0x274>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af8:	f7ff faae 	bl	8002058 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b00:	f7ff faaa 	bl	8002058 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e160      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b12:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b1e:	2001      	movs	r0, #1
 8002b20:	f000 face 	bl	80030c0 <RCC_Delay>
 8002b24:	e01c      	b.n	8002b60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b26:	4b0a      	ldr	r3, [pc, #40]	@ (8002b50 <HAL_RCC_OscConfig+0x274>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2c:	f7ff fa94 	bl	8002058 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b32:	e00f      	b.n	8002b54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b34:	f7ff fa90 	bl	8002058 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d908      	bls.n	8002b54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e146      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
 8002b46:	bf00      	nop
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	42420000 	.word	0x42420000
 8002b50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b54:	4b92      	ldr	r3, [pc, #584]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1e9      	bne.n	8002b34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80a6 	beq.w	8002cba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b72:	4b8b      	ldr	r3, [pc, #556]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10d      	bne.n	8002b9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	4b88      	ldr	r3, [pc, #544]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4a87      	ldr	r2, [pc, #540]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b88:	61d3      	str	r3, [r2, #28]
 8002b8a:	4b85      	ldr	r3, [pc, #532]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b96:	2301      	movs	r3, #1
 8002b98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9a:	4b82      	ldr	r3, [pc, #520]	@ (8002da4 <HAL_RCC_OscConfig+0x4c8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d118      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ba6:	4b7f      	ldr	r3, [pc, #508]	@ (8002da4 <HAL_RCC_OscConfig+0x4c8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a7e      	ldr	r2, [pc, #504]	@ (8002da4 <HAL_RCC_OscConfig+0x4c8>)
 8002bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb2:	f7ff fa51 	bl	8002058 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bba:	f7ff fa4d 	bl	8002058 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b64      	cmp	r3, #100	@ 0x64
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e103      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bcc:	4b75      	ldr	r3, [pc, #468]	@ (8002da4 <HAL_RCC_OscConfig+0x4c8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d0f0      	beq.n	8002bba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d106      	bne.n	8002bee <HAL_RCC_OscConfig+0x312>
 8002be0:	4b6f      	ldr	r3, [pc, #444]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	4a6e      	ldr	r2, [pc, #440]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	6213      	str	r3, [r2, #32]
 8002bec:	e02d      	b.n	8002c4a <HAL_RCC_OscConfig+0x36e>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RCC_OscConfig+0x334>
 8002bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	4a69      	ldr	r2, [pc, #420]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	f023 0301 	bic.w	r3, r3, #1
 8002c00:	6213      	str	r3, [r2, #32]
 8002c02:	4b67      	ldr	r3, [pc, #412]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	4a66      	ldr	r2, [pc, #408]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	f023 0304 	bic.w	r3, r3, #4
 8002c0c:	6213      	str	r3, [r2, #32]
 8002c0e:	e01c      	b.n	8002c4a <HAL_RCC_OscConfig+0x36e>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	2b05      	cmp	r3, #5
 8002c16:	d10c      	bne.n	8002c32 <HAL_RCC_OscConfig+0x356>
 8002c18:	4b61      	ldr	r3, [pc, #388]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	4a60      	ldr	r2, [pc, #384]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c1e:	f043 0304 	orr.w	r3, r3, #4
 8002c22:	6213      	str	r3, [r2, #32]
 8002c24:	4b5e      	ldr	r3, [pc, #376]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	4a5d      	ldr	r2, [pc, #372]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	6213      	str	r3, [r2, #32]
 8002c30:	e00b      	b.n	8002c4a <HAL_RCC_OscConfig+0x36e>
 8002c32:	4b5b      	ldr	r3, [pc, #364]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	4a5a      	ldr	r2, [pc, #360]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c38:	f023 0301 	bic.w	r3, r3, #1
 8002c3c:	6213      	str	r3, [r2, #32]
 8002c3e:	4b58      	ldr	r3, [pc, #352]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	4a57      	ldr	r2, [pc, #348]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	f023 0304 	bic.w	r3, r3, #4
 8002c48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d015      	beq.n	8002c7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c52:	f7ff fa01 	bl	8002058 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c58:	e00a      	b.n	8002c70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5a:	f7ff f9fd 	bl	8002058 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e0b1      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c70:	4b4b      	ldr	r3, [pc, #300]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0ee      	beq.n	8002c5a <HAL_RCC_OscConfig+0x37e>
 8002c7c:	e014      	b.n	8002ca8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c7e:	f7ff f9eb 	bl	8002058 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c84:	e00a      	b.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c86:	f7ff f9e7 	bl	8002058 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e09b      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c9c:	4b40      	ldr	r3, [pc, #256]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1ee      	bne.n	8002c86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ca8:	7dfb      	ldrb	r3, [r7, #23]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d105      	bne.n	8002cba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cae:	4b3c      	ldr	r3, [pc, #240]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	4a3b      	ldr	r2, [pc, #236]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 8087 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc4:	4b36      	ldr	r3, [pc, #216]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f003 030c 	and.w	r3, r3, #12
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d061      	beq.n	8002d94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d146      	bne.n	8002d66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd8:	4b33      	ldr	r3, [pc, #204]	@ (8002da8 <HAL_RCC_OscConfig+0x4cc>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cde:	f7ff f9bb 	bl	8002058 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce6:	f7ff f9b7 	bl	8002058 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e06d      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf8:	4b29      	ldr	r3, [pc, #164]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1f0      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d0c:	d108      	bne.n	8002d20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d0e:	4b24      	ldr	r3, [pc, #144]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	4921      	ldr	r1, [pc, #132]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d20:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a19      	ldr	r1, [r3, #32]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	430b      	orrs	r3, r1
 8002d32:	491b      	ldr	r1, [pc, #108]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_RCC_OscConfig+0x4cc>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3e:	f7ff f98b 	bl	8002058 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d46:	f7ff f987 	bl	8002058 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e03d      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d58:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCC_OscConfig+0x46a>
 8002d64:	e035      	b.n	8002dd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d66:	4b10      	ldr	r3, [pc, #64]	@ (8002da8 <HAL_RCC_OscConfig+0x4cc>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6c:	f7ff f974 	bl	8002058 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d74:	f7ff f970 	bl	8002058 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e026      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d86:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0x498>
 8002d92:	e01e      	b.n	8002dd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d107      	bne.n	8002dac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e019      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
 8002da8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dac:	4b0b      	ldr	r3, [pc, #44]	@ (8002ddc <HAL_RCC_OscConfig+0x500>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d106      	bne.n	8002dce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40021000 	.word	0x40021000

08002de0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e0d0      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002df4:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d910      	bls.n	8002e24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e02:	4b67      	ldr	r3, [pc, #412]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f023 0207 	bic.w	r2, r3, #7
 8002e0a:	4965      	ldr	r1, [pc, #404]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e12:	4b63      	ldr	r3, [pc, #396]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0b8      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e3c:	4b59      	ldr	r3, [pc, #356]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a58      	ldr	r2, [pc, #352]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e54:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	4a52      	ldr	r2, [pc, #328]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e60:	4b50      	ldr	r3, [pc, #320]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	494d      	ldr	r1, [pc, #308]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d040      	beq.n	8002f00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d107      	bne.n	8002e96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e86:	4b47      	ldr	r3, [pc, #284]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d115      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e07f      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e9e:	4b41      	ldr	r3, [pc, #260]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d109      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e073      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eae:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e06b      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ebe:	4b39      	ldr	r3, [pc, #228]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f023 0203 	bic.w	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4936      	ldr	r1, [pc, #216]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ed0:	f7ff f8c2 	bl	8002058 <HAL_GetTick>
 8002ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed8:	f7ff f8be 	bl	8002058 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e053      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eee:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 020c 	and.w	r2, r3, #12
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d1eb      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f00:	4b27      	ldr	r3, [pc, #156]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d210      	bcs.n	8002f30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0e:	4b24      	ldr	r3, [pc, #144]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 0207 	bic.w	r2, r3, #7
 8002f16:	4922      	ldr	r1, [pc, #136]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1e:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d001      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e032      	b.n	8002f96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d008      	beq.n	8002f4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f3c:	4b19      	ldr	r3, [pc, #100]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	4916      	ldr	r1, [pc, #88]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0308 	and.w	r3, r3, #8
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d009      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f5a:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	490e      	ldr	r1, [pc, #56]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f6e:	f000 f821 	bl	8002fb4 <HAL_RCC_GetSysClockFreq>
 8002f72:	4602      	mov	r2, r0
 8002f74:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	490a      	ldr	r1, [pc, #40]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f80:	5ccb      	ldrb	r3, [r1, r3]
 8002f82:	fa22 f303 	lsr.w	r3, r2, r3
 8002f86:	4a09      	ldr	r2, [pc, #36]	@ (8002fac <HAL_RCC_ClockConfig+0x1cc>)
 8002f88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f8a:	4b09      	ldr	r3, [pc, #36]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1d0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f820 	bl	8001fd4 <HAL_InitTick>

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40022000 	.word	0x40022000
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	08006144 	.word	0x08006144
 8002fac:	20000000 	.word	0x20000000
 8002fb0:	20000004 	.word	0x20000004

08002fb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b087      	sub	sp, #28
 8002fb8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fce:	4b1e      	ldr	r3, [pc, #120]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d002      	beq.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x30>
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_GetSysClockFreq+0x36>
 8002fe2:	e027      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fe4:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_RCC_GetSysClockFreq+0x98>)
 8002fe6:	613b      	str	r3, [r7, #16]
      break;
 8002fe8:	e027      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	0c9b      	lsrs	r3, r3, #18
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	4a17      	ldr	r2, [pc, #92]	@ (8003050 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ff4:	5cd3      	ldrb	r3, [r2, r3]
 8002ff6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d010      	beq.n	8003024 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003002:	4b11      	ldr	r3, [pc, #68]	@ (8003048 <HAL_RCC_GetSysClockFreq+0x94>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	0c5b      	lsrs	r3, r3, #17
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	4a11      	ldr	r2, [pc, #68]	@ (8003054 <HAL_RCC_GetSysClockFreq+0xa0>)
 800300e:	5cd3      	ldrb	r3, [r2, r3]
 8003010:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <HAL_RCC_GetSysClockFreq+0x98>)
 8003016:	fb03 f202 	mul.w	r2, r3, r2
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003020:	617b      	str	r3, [r7, #20]
 8003022:	e004      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a0c      	ldr	r2, [pc, #48]	@ (8003058 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003028:	fb02 f303 	mul.w	r3, r2, r3
 800302c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	613b      	str	r3, [r7, #16]
      break;
 8003032:	e002      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003034:	4b05      	ldr	r3, [pc, #20]	@ (800304c <HAL_RCC_GetSysClockFreq+0x98>)
 8003036:	613b      	str	r3, [r7, #16]
      break;
 8003038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800303a:	693b      	ldr	r3, [r7, #16]
}
 800303c:	4618      	mov	r0, r3
 800303e:	371c      	adds	r7, #28
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000
 800304c:	007a1200 	.word	0x007a1200
 8003050:	0800615c 	.word	0x0800615c
 8003054:	0800616c 	.word	0x0800616c
 8003058:	003d0900 	.word	0x003d0900

0800305c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003060:	4b02      	ldr	r3, [pc, #8]	@ (800306c <HAL_RCC_GetHCLKFreq+0x10>)
 8003062:	681b      	ldr	r3, [r3, #0]
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	20000000 	.word	0x20000000

08003070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003074:	f7ff fff2 	bl	800305c <HAL_RCC_GetHCLKFreq>
 8003078:	4602      	mov	r2, r0
 800307a:	4b05      	ldr	r3, [pc, #20]	@ (8003090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	f003 0307 	and.w	r3, r3, #7
 8003084:	4903      	ldr	r1, [pc, #12]	@ (8003094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003086:	5ccb      	ldrb	r3, [r1, r3]
 8003088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800308c:	4618      	mov	r0, r3
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40021000 	.word	0x40021000
 8003094:	08006154 	.word	0x08006154

08003098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800309c:	f7ff ffde 	bl	800305c <HAL_RCC_GetHCLKFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	0adb      	lsrs	r3, r3, #11
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	4903      	ldr	r1, [pc, #12]	@ (80030bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	08006154 	.word	0x08006154

080030c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80030c8:	4b0a      	ldr	r3, [pc, #40]	@ (80030f4 <RCC_Delay+0x34>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0a      	ldr	r2, [pc, #40]	@ (80030f8 <RCC_Delay+0x38>)
 80030ce:	fba2 2303 	umull	r2, r3, r2, r3
 80030d2:	0a5b      	lsrs	r3, r3, #9
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80030dc:	bf00      	nop
  }
  while (Delay --);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1e5a      	subs	r2, r3, #1
 80030e2:	60fa      	str	r2, [r7, #12]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1f9      	bne.n	80030dc <RCC_Delay+0x1c>
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	20000000 	.word	0x20000000
 80030f8:	10624dd3 	.word	0x10624dd3

080030fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e041      	b.n	8003192 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d106      	bne.n	8003128 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7fe fe0c 	bl	8001d40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2202      	movs	r2, #2
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3304      	adds	r3, #4
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f000 fa6a 	bl	8003614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d001      	beq.n	80031b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e044      	b.n	800323e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
 80031ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003248 <HAL_TIM_Base_Start_IT+0xac>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d018      	beq.n	8003208 <HAL_TIM_Base_Start_IT+0x6c>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a1c      	ldr	r2, [pc, #112]	@ (800324c <HAL_TIM_Base_Start_IT+0xb0>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d013      	beq.n	8003208 <HAL_TIM_Base_Start_IT+0x6c>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e8:	d00e      	beq.n	8003208 <HAL_TIM_Base_Start_IT+0x6c>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a18      	ldr	r2, [pc, #96]	@ (8003250 <HAL_TIM_Base_Start_IT+0xb4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d009      	beq.n	8003208 <HAL_TIM_Base_Start_IT+0x6c>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a16      	ldr	r2, [pc, #88]	@ (8003254 <HAL_TIM_Base_Start_IT+0xb8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d004      	beq.n	8003208 <HAL_TIM_Base_Start_IT+0x6c>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a15      	ldr	r2, [pc, #84]	@ (8003258 <HAL_TIM_Base_Start_IT+0xbc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d111      	bne.n	800322c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b06      	cmp	r3, #6
 8003218:	d010      	beq.n	800323c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800322a:	e007      	b.n	800323c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr
 8003248:	40012c00 	.word	0x40012c00
 800324c:	40013400 	.word	0x40013400
 8003250:	40000400 	.word	0x40000400
 8003254:	40000800 	.word	0x40000800
 8003258:	40000c00 	.word	0x40000c00

0800325c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d020      	beq.n	80032c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d01b      	beq.n	80032c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0202 	mvn.w	r2, #2
 8003290:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f998 	bl	80035dc <HAL_TIM_IC_CaptureCallback>
 80032ac:	e005      	b.n	80032ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 f98b 	bl	80035ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 f99a 	bl	80035ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d020      	beq.n	800330c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d01b      	beq.n	800330c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f06f 0204 	mvn.w	r2, #4
 80032dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2202      	movs	r2, #2
 80032e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f972 	bl	80035dc <HAL_TIM_IC_CaptureCallback>
 80032f8:	e005      	b.n	8003306 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f965 	bl	80035ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f974 	bl	80035ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d020      	beq.n	8003358 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d01b      	beq.n	8003358 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0208 	mvn.w	r2, #8
 8003328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2204      	movs	r2, #4
 800332e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f94c 	bl	80035dc <HAL_TIM_IC_CaptureCallback>
 8003344:	e005      	b.n	8003352 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f93f 	bl	80035ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 f94e 	bl	80035ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f003 0310 	and.w	r3, r3, #16
 800335e:	2b00      	cmp	r3, #0
 8003360:	d020      	beq.n	80033a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01b      	beq.n	80033a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0210 	mvn.w	r2, #16
 8003374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2208      	movs	r2, #8
 800337a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 f926 	bl	80035dc <HAL_TIM_IC_CaptureCallback>
 8003390:	e005      	b.n	800339e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f919 	bl	80035ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f928 	bl	80035ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00c      	beq.n	80033c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d007      	beq.n	80033c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f06f 0201 	mvn.w	r2, #1
 80033c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7fe fbdc 	bl	8001b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00c      	beq.n	80033ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d007      	beq.n	80033ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80033e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 faa5 	bl	8003936 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00c      	beq.n	8003410 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d007      	beq.n	8003410 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f8f8 	bl	8003600 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f003 0320 	and.w	r3, r3, #32
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00c      	beq.n	8003434 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b00      	cmp	r3, #0
 8003422:	d007      	beq.n	8003434 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0220 	mvn.w	r2, #32
 800342c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fa78 	bl	8003924 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003446:	2300      	movs	r3, #0
 8003448:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_TIM_ConfigClockSource+0x1c>
 8003454:	2302      	movs	r3, #2
 8003456:	e0b4      	b.n	80035c2 <HAL_TIM_ConfigClockSource+0x186>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800347e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003490:	d03e      	beq.n	8003510 <HAL_TIM_ConfigClockSource+0xd4>
 8003492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003496:	f200 8087 	bhi.w	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 800349a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800349e:	f000 8086 	beq.w	80035ae <HAL_TIM_ConfigClockSource+0x172>
 80034a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034a6:	d87f      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034a8:	2b70      	cmp	r3, #112	@ 0x70
 80034aa:	d01a      	beq.n	80034e2 <HAL_TIM_ConfigClockSource+0xa6>
 80034ac:	2b70      	cmp	r3, #112	@ 0x70
 80034ae:	d87b      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034b0:	2b60      	cmp	r3, #96	@ 0x60
 80034b2:	d050      	beq.n	8003556 <HAL_TIM_ConfigClockSource+0x11a>
 80034b4:	2b60      	cmp	r3, #96	@ 0x60
 80034b6:	d877      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034b8:	2b50      	cmp	r3, #80	@ 0x50
 80034ba:	d03c      	beq.n	8003536 <HAL_TIM_ConfigClockSource+0xfa>
 80034bc:	2b50      	cmp	r3, #80	@ 0x50
 80034be:	d873      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034c0:	2b40      	cmp	r3, #64	@ 0x40
 80034c2:	d058      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x13a>
 80034c4:	2b40      	cmp	r3, #64	@ 0x40
 80034c6:	d86f      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034c8:	2b30      	cmp	r3, #48	@ 0x30
 80034ca:	d064      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x15a>
 80034cc:	2b30      	cmp	r3, #48	@ 0x30
 80034ce:	d86b      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034d0:	2b20      	cmp	r3, #32
 80034d2:	d060      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x15a>
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	d867      	bhi.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d05c      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x15a>
 80034dc:	2b10      	cmp	r3, #16
 80034de:	d05a      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x15a>
 80034e0:	e062      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034f2:	f000 f98c 	bl	800380e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003504:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	609a      	str	r2, [r3, #8]
      break;
 800350e:	e04f      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003520:	f000 f975 	bl	800380e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003532:	609a      	str	r2, [r3, #8]
      break;
 8003534:	e03c      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003542:	461a      	mov	r2, r3
 8003544:	f000 f8ec 	bl	8003720 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2150      	movs	r1, #80	@ 0x50
 800354e:	4618      	mov	r0, r3
 8003550:	f000 f943 	bl	80037da <TIM_ITRx_SetConfig>
      break;
 8003554:	e02c      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003562:	461a      	mov	r2, r3
 8003564:	f000 f90a 	bl	800377c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2160      	movs	r1, #96	@ 0x60
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f933 	bl	80037da <TIM_ITRx_SetConfig>
      break;
 8003574:	e01c      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003582:	461a      	mov	r2, r3
 8003584:	f000 f8cc 	bl	8003720 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2140      	movs	r1, #64	@ 0x40
 800358e:	4618      	mov	r0, r3
 8003590:	f000 f923 	bl	80037da <TIM_ITRx_SetConfig>
      break;
 8003594:	e00c      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4619      	mov	r1, r3
 80035a0:	4610      	mov	r0, r2
 80035a2:	f000 f91a 	bl	80037da <TIM_ITRx_SetConfig>
      break;
 80035a6:	e003      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	73fb      	strb	r3, [r7, #15]
      break;
 80035ac:	e000      	b.n	80035b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bc80      	pop	{r7}
 80035ec:	4770      	bx	lr

080035ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr

08003600 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr
	...

08003614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a39      	ldr	r2, [pc, #228]	@ (800370c <TIM_Base_SetConfig+0xf8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d013      	beq.n	8003654 <TIM_Base_SetConfig+0x40>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a38      	ldr	r2, [pc, #224]	@ (8003710 <TIM_Base_SetConfig+0xfc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d00f      	beq.n	8003654 <TIM_Base_SetConfig+0x40>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363a:	d00b      	beq.n	8003654 <TIM_Base_SetConfig+0x40>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a35      	ldr	r2, [pc, #212]	@ (8003714 <TIM_Base_SetConfig+0x100>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d007      	beq.n	8003654 <TIM_Base_SetConfig+0x40>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a34      	ldr	r2, [pc, #208]	@ (8003718 <TIM_Base_SetConfig+0x104>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d003      	beq.n	8003654 <TIM_Base_SetConfig+0x40>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a33      	ldr	r2, [pc, #204]	@ (800371c <TIM_Base_SetConfig+0x108>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d108      	bne.n	8003666 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800365a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	4313      	orrs	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a28      	ldr	r2, [pc, #160]	@ (800370c <TIM_Base_SetConfig+0xf8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d013      	beq.n	8003696 <TIM_Base_SetConfig+0x82>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a27      	ldr	r2, [pc, #156]	@ (8003710 <TIM_Base_SetConfig+0xfc>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d00f      	beq.n	8003696 <TIM_Base_SetConfig+0x82>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800367c:	d00b      	beq.n	8003696 <TIM_Base_SetConfig+0x82>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a24      	ldr	r2, [pc, #144]	@ (8003714 <TIM_Base_SetConfig+0x100>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d007      	beq.n	8003696 <TIM_Base_SetConfig+0x82>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a23      	ldr	r2, [pc, #140]	@ (8003718 <TIM_Base_SetConfig+0x104>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d003      	beq.n	8003696 <TIM_Base_SetConfig+0x82>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a22      	ldr	r2, [pc, #136]	@ (800371c <TIM_Base_SetConfig+0x108>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d108      	bne.n	80036a8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800369c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a0f      	ldr	r2, [pc, #60]	@ (800370c <TIM_Base_SetConfig+0xf8>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d003      	beq.n	80036dc <TIM_Base_SetConfig+0xc8>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003710 <TIM_Base_SetConfig+0xfc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d103      	bne.n	80036e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d005      	beq.n	8003702 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	f023 0201 	bic.w	r2, r3, #1
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	611a      	str	r2, [r3, #16]
  }
}
 8003702:	bf00      	nop
 8003704:	3714      	adds	r7, #20
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr
 800370c:	40012c00 	.word	0x40012c00
 8003710:	40013400 	.word	0x40013400
 8003714:	40000400 	.word	0x40000400
 8003718:	40000800 	.word	0x40000800
 800371c:	40000c00 	.word	0x40000c00

08003720 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003720:	b480      	push	{r7}
 8003722:	b087      	sub	sp, #28
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	f023 0201 	bic.w	r2, r3, #1
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800374a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f023 030a 	bic.w	r3, r3, #10
 800375c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4313      	orrs	r3, r2
 8003764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	621a      	str	r2, [r3, #32]
}
 8003772:	bf00      	nop
 8003774:	371c      	adds	r7, #28
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	f023 0210 	bic.w	r2, r3, #16
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	031b      	lsls	r3, r3, #12
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	621a      	str	r2, [r3, #32]
}
 80037d0:	bf00      	nop
 80037d2:	371c      	adds	r7, #28
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr

080037da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037da:	b480      	push	{r7}
 80037dc:	b085      	sub	sp, #20
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f043 0307 	orr.w	r3, r3, #7
 80037fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	609a      	str	r2, [r3, #8]
}
 8003804:	bf00      	nop
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr

0800380e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800380e:	b480      	push	{r7}
 8003810:	b087      	sub	sp, #28
 8003812:	af00      	add	r7, sp, #0
 8003814:	60f8      	str	r0, [r7, #12]
 8003816:	60b9      	str	r1, [r7, #8]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003828:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	021a      	lsls	r2, r3, #8
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	431a      	orrs	r2, r3
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	4313      	orrs	r3, r2
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	609a      	str	r2, [r3, #8]
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003860:	2302      	movs	r3, #2
 8003862:	e050      	b.n	8003906 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800388a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003910 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d018      	beq.n	80038da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a19      	ldr	r2, [pc, #100]	@ (8003914 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d013      	beq.n	80038da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ba:	d00e      	beq.n	80038da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a15      	ldr	r2, [pc, #84]	@ (8003918 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d009      	beq.n	80038da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a14      	ldr	r2, [pc, #80]	@ (800391c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d004      	beq.n	80038da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a12      	ldr	r2, [pc, #72]	@ (8003920 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d10c      	bne.n	80038f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr
 8003910:	40012c00 	.word	0x40012c00
 8003914:	40013400 	.word	0x40013400
 8003918:	40000400 	.word	0x40000400
 800391c:	40000800 	.word	0x40000800
 8003920:	40000c00 	.word	0x40000c00

08003924 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr

08003936 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	bc80      	pop	{r7}
 8003946:	4770      	bx	lr

08003948 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e042      	b.n	80039e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7fe faa0 	bl	8001eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2224      	movs	r2, #36	@ 0x24
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800398a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 fcdd 	bl	800434c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	691a      	ldr	r2, [r3, #16]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695a      	ldr	r2, [r3, #20]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	4613      	mov	r3, r2
 80039f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b20      	cmp	r3, #32
 8003a00:	d112      	bne.n	8003a28 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <HAL_UART_Receive_IT+0x26>
 8003a08:	88fb      	ldrh	r3, [r7, #6]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e00b      	b.n	8003a2a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a18:	88fb      	ldrh	r3, [r7, #6]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 fac0 	bl	8003fa4 <UART_Start_Receive_IT>
 8003a24:	4603      	mov	r3, r0
 8003a26:	e000      	b.n	8003a2a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003a28:	2302      	movs	r3, #2
  }
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b0ba      	sub	sp, #232	@ 0xe8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10f      	bne.n	8003a9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a7e:	f003 0320 	and.w	r3, r3, #32
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d009      	beq.n	8003a9a <HAL_UART_IRQHandler+0x66>
 8003a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fb9c 	bl	80041d0 <UART_Receive_IT>
      return;
 8003a98:	e25b      	b.n	8003f52 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 80de 	beq.w	8003c60 <HAL_UART_IRQHandler+0x22c>
 8003aa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d106      	bne.n	8003abe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ab4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80d1 	beq.w	8003c60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00b      	beq.n	8003ae2 <HAL_UART_IRQHandler+0xae>
 8003aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d005      	beq.n	8003ae2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ada:	f043 0201 	orr.w	r2, r3, #1
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00b      	beq.n	8003b06 <HAL_UART_IRQHandler+0xd2>
 8003aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d005      	beq.n	8003b06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afe:	f043 0202 	orr.w	r2, r3, #2
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00b      	beq.n	8003b2a <HAL_UART_IRQHandler+0xf6>
 8003b12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b22:	f043 0204 	orr.w	r2, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d011      	beq.n	8003b5a <HAL_UART_IRQHandler+0x126>
 8003b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b3a:	f003 0320 	and.w	r3, r3, #32
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d105      	bne.n	8003b4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	f043 0208 	orr.w	r2, r3, #8
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 81f2 	beq.w	8003f48 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b68:	f003 0320 	and.w	r3, r3, #32
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_UART_IRQHandler+0x14e>
 8003b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b74:	f003 0320 	and.w	r3, r3, #32
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d002      	beq.n	8003b82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fb27 	bl	80041d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <HAL_UART_IRQHandler+0x17a>
 8003ba6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d04f      	beq.n	8003c4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fa31 	bl	8004016 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d041      	beq.n	8003c46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	3314      	adds	r3, #20
 8003bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bd0:	e853 3f00 	ldrex	r3, [r3]
 8003bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003be0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3314      	adds	r3, #20
 8003bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003bee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003bfe:	e841 2300 	strex	r3, r2, [r1]
 8003c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1d9      	bne.n	8003bc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d013      	beq.n	8003c3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c1a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e14 <HAL_UART_IRQHandler+0x3e0>)
 8003c1c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fe fb8e 	bl	8002344 <HAL_DMA_Abort_IT>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c38:	4610      	mov	r0, r2
 8003c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3c:	e00e      	b.n	8003c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f99c 	bl	8003f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c44:	e00a      	b.n	8003c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f998 	bl	8003f7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e006      	b.n	8003c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f994 	bl	8003f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003c5a:	e175      	b.n	8003f48 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5c:	bf00      	nop
    return;
 8003c5e:	e173      	b.n	8003f48 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	f040 814f 	bne.w	8003f08 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 8148 	beq.w	8003f08 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c7c:	f003 0310 	and.w	r3, r3, #16
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8141 	beq.w	8003f08 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	60bb      	str	r3, [r7, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 80b6 	beq.w	8003e18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 8145 	beq.w	8003f4c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	f080 813e 	bcs.w	8003f4c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	f000 8088 	beq.w	8003df4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	330c      	adds	r3, #12
 8003cea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cf2:	e853 3f00 	ldrex	r3, [r3]
 8003cf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	330c      	adds	r3, #12
 8003d0c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d10:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d18:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d20:	e841 2300 	strex	r3, r2, [r1]
 8003d24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1d9      	bne.n	8003ce4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3314      	adds	r3, #20
 8003d36:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d42:	f023 0301 	bic.w	r3, r3, #1
 8003d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3314      	adds	r3, #20
 8003d50:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d54:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d58:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d60:	e841 2300 	strex	r3, r2, [r1]
 8003d64:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1e1      	bne.n	8003d30 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3314      	adds	r3, #20
 8003d72:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d76:	e853 3f00 	ldrex	r3, [r3]
 8003d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3314      	adds	r3, #20
 8003d8c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d92:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d96:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e3      	bne.n	8003d6c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	330c      	adds	r3, #12
 8003db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dc4:	f023 0310 	bic.w	r3, r3, #16
 8003dc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	330c      	adds	r3, #12
 8003dd2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003dd6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003dd8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003de4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e3      	bne.n	8003db2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe fa6d 	bl	80022ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	4619      	mov	r1, r3
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f8bf 	bl	8003f8e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e10:	e09c      	b.n	8003f4c <HAL_UART_IRQHandler+0x518>
 8003e12:	bf00      	nop
 8003e14:	080040db 	.word	0x080040db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 808e 	beq.w	8003f50 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8089 	beq.w	8003f50 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	330c      	adds	r3, #12
 8003e5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e62:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e3      	bne.n	8003e3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3314      	adds	r3, #20
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	e853 3f00 	ldrex	r3, [r3]
 8003e84:	623b      	str	r3, [r7, #32]
   return(result);
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	f023 0301 	bic.w	r3, r3, #1
 8003e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	3314      	adds	r3, #20
 8003e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ea2:	e841 2300 	strex	r3, r2, [r1]
 8003ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1e3      	bne.n	8003e76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	330c      	adds	r3, #12
 8003ec2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	e853 3f00 	ldrex	r3, [r3]
 8003eca:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0310 	bic.w	r3, r3, #16
 8003ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ee0:	61fa      	str	r2, [r7, #28]
 8003ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee4:	69b9      	ldr	r1, [r7, #24]
 8003ee6:	69fa      	ldr	r2, [r7, #28]
 8003ee8:	e841 2300 	strex	r3, r2, [r1]
 8003eec:	617b      	str	r3, [r7, #20]
   return(result);
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e3      	bne.n	8003ebc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003efa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003efe:	4619      	mov	r1, r3
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f844 	bl	8003f8e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f06:	e023      	b.n	8003f50 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d009      	beq.n	8003f28 <HAL_UART_IRQHandler+0x4f4>
 8003f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f8ee 	bl	8004102 <UART_Transmit_IT>
    return;
 8003f26:	e014      	b.n	8003f52 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00e      	beq.n	8003f52 <HAL_UART_IRQHandler+0x51e>
 8003f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d008      	beq.n	8003f52 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f92d 	bl	80041a0 <UART_EndTransmit_IT>
    return;
 8003f46:	e004      	b.n	8003f52 <HAL_UART_IRQHandler+0x51e>
    return;
 8003f48:	bf00      	nop
 8003f4a:	e002      	b.n	8003f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f4c:	bf00      	nop
 8003f4e:	e000      	b.n	8003f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f50:	bf00      	nop
  }
}
 8003f52:	37e8      	adds	r7, #232	@ 0xe8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr

08003f6a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr

08003f8e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b083      	sub	sp, #12
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	460b      	mov	r3, r1
 8003f98:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr

08003fa4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	88fa      	ldrh	r2, [r7, #6]
 8003fc2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2222      	movs	r2, #34	@ 0x22
 8003fce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d007      	beq.n	8003fea <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fe8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0201 	orr.w	r2, r2, #1
 8003ff8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68da      	ldr	r2, [r3, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0220 	orr.w	r2, r2, #32
 8004008:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr

08004016 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004016:	b480      	push	{r7}
 8004018:	b095      	sub	sp, #84	@ 0x54
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	330c      	adds	r3, #12
 8004024:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004028:	e853 3f00 	ldrex	r3, [r3]
 800402c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800402e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004030:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004034:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	330c      	adds	r3, #12
 800403c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800403e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004040:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004042:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004044:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004046:	e841 2300 	strex	r3, r2, [r1]
 800404a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800404c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1e5      	bne.n	800401e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	3314      	adds	r3, #20
 8004058:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	e853 3f00 	ldrex	r3, [r3]
 8004060:	61fb      	str	r3, [r7, #28]
   return(result);
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	3314      	adds	r3, #20
 8004070:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004072:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004074:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004078:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800407a:	e841 2300 	strex	r3, r2, [r1]
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e5      	bne.n	8004052 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	2b01      	cmp	r3, #1
 800408c:	d119      	bne.n	80040c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	330c      	adds	r3, #12
 8004094:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	e853 3f00 	ldrex	r3, [r3]
 800409c:	60bb      	str	r3, [r7, #8]
   return(result);
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	f023 0310 	bic.w	r3, r3, #16
 80040a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	330c      	adds	r3, #12
 80040ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040ae:	61ba      	str	r2, [r7, #24]
 80040b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b2:	6979      	ldr	r1, [r7, #20]
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	e841 2300 	strex	r3, r2, [r1]
 80040ba:	613b      	str	r3, [r7, #16]
   return(result);
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1e5      	bne.n	800408e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80040d0:	bf00      	nop
 80040d2:	3754      	adds	r7, #84	@ 0x54
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr

080040da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b084      	sub	sp, #16
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f7ff ff41 	bl	8003f7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004102:	b480      	push	{r7}
 8004104:	b085      	sub	sp, #20
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b21      	cmp	r3, #33	@ 0x21
 8004114:	d13e      	bne.n	8004194 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411e:	d114      	bne.n	800414a <UART_Transmit_IT+0x48>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d110      	bne.n	800414a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	881b      	ldrh	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800413c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	1c9a      	adds	r2, r3, #2
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	621a      	str	r2, [r3, #32]
 8004148:	e008      	b.n	800415c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	1c59      	adds	r1, r3, #1
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6211      	str	r1, [r2, #32]
 8004154:	781a      	ldrb	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004160:	b29b      	uxth	r3, r3
 8004162:	3b01      	subs	r3, #1
 8004164:	b29b      	uxth	r3, r3
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	4619      	mov	r1, r3
 800416a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10f      	bne.n	8004190 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800417e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800418e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	e000      	b.n	8004196 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004194:	2302      	movs	r3, #2
  }
}
 8004196:	4618      	mov	r0, r3
 8004198:	3714      	adds	r7, #20
 800419a:	46bd      	mov	sp, r7
 800419c:	bc80      	pop	{r7}
 800419e:	4770      	bx	lr

080041a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2220      	movs	r2, #32
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff fec9 	bl	8003f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08c      	sub	sp, #48	@ 0x30
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b22      	cmp	r3, #34	@ 0x22
 80041e2:	f040 80ae 	bne.w	8004342 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ee:	d117      	bne.n	8004220 <UART_Receive_IT+0x50>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d113      	bne.n	8004220 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004200:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	b29b      	uxth	r3, r3
 800420a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800420e:	b29a      	uxth	r2, r3
 8004210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004212:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004218:	1c9a      	adds	r2, r3, #2
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	629a      	str	r2, [r3, #40]	@ 0x28
 800421e:	e026      	b.n	800426e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004226:	2300      	movs	r3, #0
 8004228:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004232:	d007      	beq.n	8004244 <UART_Receive_IT+0x74>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10a      	bne.n	8004252 <UART_Receive_IT+0x82>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d106      	bne.n	8004252 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424e:	701a      	strb	r2, [r3, #0]
 8004250:	e008      	b.n	8004264 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800425e:	b2da      	uxtb	r2, r3
 8004260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004262:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004268:	1c5a      	adds	r2, r3, #1
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29b      	uxth	r3, r3
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	4619      	mov	r1, r3
 800427c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800427e:	2b00      	cmp	r3, #0
 8004280:	d15d      	bne.n	800433e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0220 	bic.w	r2, r2, #32
 8004290:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695a      	ldr	r2, [r3, #20]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0201 	bic.w	r2, r2, #1
 80042b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d135      	bne.n	8004334 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	613b      	str	r3, [r7, #16]
   return(result);
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f023 0310 	bic.w	r3, r3, #16
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	330c      	adds	r3, #12
 80042ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ee:	623a      	str	r2, [r7, #32]
 80042f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	69f9      	ldr	r1, [r7, #28]
 80042f4:	6a3a      	ldr	r2, [r7, #32]
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1e5      	bne.n	80042ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b10      	cmp	r3, #16
 800430e:	d10a      	bne.n	8004326 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800432a:	4619      	mov	r1, r3
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7ff fe2e 	bl	8003f8e <HAL_UARTEx_RxEventCallback>
 8004332:	e002      	b.n	800433a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f7ff fe18 	bl	8003f6a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	e002      	b.n	8004344 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	e000      	b.n	8004344 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004342:	2302      	movs	r3, #2
  }
}
 8004344:	4618      	mov	r0, r3
 8004346:	3730      	adds	r7, #48	@ 0x30
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004386:	f023 030c 	bic.w	r3, r3, #12
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	68b9      	ldr	r1, [r7, #8]
 8004390:	430b      	orrs	r3, r1
 8004392:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004460 <UART_SetConfig+0x114>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d103      	bne.n	80043bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80043b4:	f7fe fe70 	bl	8003098 <HAL_RCC_GetPCLK2Freq>
 80043b8:	60f8      	str	r0, [r7, #12]
 80043ba:	e002      	b.n	80043c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80043bc:	f7fe fe58 	bl	8003070 <HAL_RCC_GetPCLK1Freq>
 80043c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	009a      	lsls	r2, r3, #2
 80043cc:	441a      	add	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d8:	4a22      	ldr	r2, [pc, #136]	@ (8004464 <UART_SetConfig+0x118>)
 80043da:	fba2 2303 	umull	r2, r3, r2, r3
 80043de:	095b      	lsrs	r3, r3, #5
 80043e0:	0119      	lsls	r1, r3, #4
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4613      	mov	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	009a      	lsls	r2, r3, #2
 80043ec:	441a      	add	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004464 <UART_SetConfig+0x118>)
 80043fa:	fba3 0302 	umull	r0, r3, r3, r2
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	2064      	movs	r0, #100	@ 0x64
 8004402:	fb00 f303 	mul.w	r3, r0, r3
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	3332      	adds	r3, #50	@ 0x32
 800440c:	4a15      	ldr	r2, [pc, #84]	@ (8004464 <UART_SetConfig+0x118>)
 800440e:	fba2 2303 	umull	r2, r3, r2, r3
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004418:	4419      	add	r1, r3
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	009a      	lsls	r2, r3, #2
 8004424:	441a      	add	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004430:	4b0c      	ldr	r3, [pc, #48]	@ (8004464 <UART_SetConfig+0x118>)
 8004432:	fba3 0302 	umull	r0, r3, r3, r2
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2064      	movs	r0, #100	@ 0x64
 800443a:	fb00 f303 	mul.w	r3, r0, r3
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	3332      	adds	r3, #50	@ 0x32
 8004444:	4a07      	ldr	r2, [pc, #28]	@ (8004464 <UART_SetConfig+0x118>)
 8004446:	fba2 2303 	umull	r2, r3, r2, r3
 800444a:	095b      	lsrs	r3, r3, #5
 800444c:	f003 020f 	and.w	r2, r3, #15
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	440a      	add	r2, r1
 8004456:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004458:	bf00      	nop
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40013800 	.word	0x40013800
 8004464:	51eb851f 	.word	0x51eb851f

08004468 <siscanf>:
 8004468:	b40e      	push	{r1, r2, r3}
 800446a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800446e:	b570      	push	{r4, r5, r6, lr}
 8004470:	2500      	movs	r5, #0
 8004472:	b09d      	sub	sp, #116	@ 0x74
 8004474:	ac21      	add	r4, sp, #132	@ 0x84
 8004476:	f854 6b04 	ldr.w	r6, [r4], #4
 800447a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800447e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8004480:	9002      	str	r0, [sp, #8]
 8004482:	9006      	str	r0, [sp, #24]
 8004484:	f7fb fed0 	bl	8000228 <strlen>
 8004488:	4b0b      	ldr	r3, [pc, #44]	@ (80044b8 <siscanf+0x50>)
 800448a:	9003      	str	r0, [sp, #12]
 800448c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800448e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004492:	9007      	str	r0, [sp, #28]
 8004494:	4809      	ldr	r0, [pc, #36]	@ (80044bc <siscanf+0x54>)
 8004496:	f8ad 3016 	strh.w	r3, [sp, #22]
 800449a:	4632      	mov	r2, r6
 800449c:	4623      	mov	r3, r4
 800449e:	a902      	add	r1, sp, #8
 80044a0:	6800      	ldr	r0, [r0, #0]
 80044a2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80044a4:	9514      	str	r5, [sp, #80]	@ 0x50
 80044a6:	9401      	str	r4, [sp, #4]
 80044a8:	f000 f998 	bl	80047dc <__ssvfiscanf_r>
 80044ac:	b01d      	add	sp, #116	@ 0x74
 80044ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80044b2:	b003      	add	sp, #12
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	080044c1 	.word	0x080044c1
 80044bc:	2000000c 	.word	0x2000000c

080044c0 <__seofread>:
 80044c0:	2000      	movs	r0, #0
 80044c2:	4770      	bx	lr

080044c4 <memset>:
 80044c4:	4603      	mov	r3, r0
 80044c6:	4402      	add	r2, r0
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d100      	bne.n	80044ce <memset+0xa>
 80044cc:	4770      	bx	lr
 80044ce:	f803 1b01 	strb.w	r1, [r3], #1
 80044d2:	e7f9      	b.n	80044c8 <memset+0x4>

080044d4 <__errno>:
 80044d4:	4b01      	ldr	r3, [pc, #4]	@ (80044dc <__errno+0x8>)
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	2000000c 	.word	0x2000000c

080044e0 <__libc_init_array>:
 80044e0:	b570      	push	{r4, r5, r6, lr}
 80044e2:	2600      	movs	r6, #0
 80044e4:	4d0c      	ldr	r5, [pc, #48]	@ (8004518 <__libc_init_array+0x38>)
 80044e6:	4c0d      	ldr	r4, [pc, #52]	@ (800451c <__libc_init_array+0x3c>)
 80044e8:	1b64      	subs	r4, r4, r5
 80044ea:	10a4      	asrs	r4, r4, #2
 80044ec:	42a6      	cmp	r6, r4
 80044ee:	d109      	bne.n	8004504 <__libc_init_array+0x24>
 80044f0:	f001 fe12 	bl	8006118 <_init>
 80044f4:	2600      	movs	r6, #0
 80044f6:	4d0a      	ldr	r5, [pc, #40]	@ (8004520 <__libc_init_array+0x40>)
 80044f8:	4c0a      	ldr	r4, [pc, #40]	@ (8004524 <__libc_init_array+0x44>)
 80044fa:	1b64      	subs	r4, r4, r5
 80044fc:	10a4      	asrs	r4, r4, #2
 80044fe:	42a6      	cmp	r6, r4
 8004500:	d105      	bne.n	800450e <__libc_init_array+0x2e>
 8004502:	bd70      	pop	{r4, r5, r6, pc}
 8004504:	f855 3b04 	ldr.w	r3, [r5], #4
 8004508:	4798      	blx	r3
 800450a:	3601      	adds	r6, #1
 800450c:	e7ee      	b.n	80044ec <__libc_init_array+0xc>
 800450e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004512:	4798      	blx	r3
 8004514:	3601      	adds	r6, #1
 8004516:	e7f2      	b.n	80044fe <__libc_init_array+0x1e>
 8004518:	080066a8 	.word	0x080066a8
 800451c:	080066a8 	.word	0x080066a8
 8004520:	080066a8 	.word	0x080066a8
 8004524:	080066ac 	.word	0x080066ac

08004528 <__retarget_lock_acquire_recursive>:
 8004528:	4770      	bx	lr

0800452a <__retarget_lock_release_recursive>:
 800452a:	4770      	bx	lr

0800452c <strcpy>:
 800452c:	4603      	mov	r3, r0
 800452e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004532:	f803 2b01 	strb.w	r2, [r3], #1
 8004536:	2a00      	cmp	r2, #0
 8004538:	d1f9      	bne.n	800452e <strcpy+0x2>
 800453a:	4770      	bx	lr

0800453c <_free_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4605      	mov	r5, r0
 8004540:	2900      	cmp	r1, #0
 8004542:	d040      	beq.n	80045c6 <_free_r+0x8a>
 8004544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004548:	1f0c      	subs	r4, r1, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	bfb8      	it	lt
 800454e:	18e4      	addlt	r4, r4, r3
 8004550:	f000 f8de 	bl	8004710 <__malloc_lock>
 8004554:	4a1c      	ldr	r2, [pc, #112]	@ (80045c8 <_free_r+0x8c>)
 8004556:	6813      	ldr	r3, [r2, #0]
 8004558:	b933      	cbnz	r3, 8004568 <_free_r+0x2c>
 800455a:	6063      	str	r3, [r4, #4]
 800455c:	6014      	str	r4, [r2, #0]
 800455e:	4628      	mov	r0, r5
 8004560:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004564:	f000 b8da 	b.w	800471c <__malloc_unlock>
 8004568:	42a3      	cmp	r3, r4
 800456a:	d908      	bls.n	800457e <_free_r+0x42>
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	1821      	adds	r1, r4, r0
 8004570:	428b      	cmp	r3, r1
 8004572:	bf01      	itttt	eq
 8004574:	6819      	ldreq	r1, [r3, #0]
 8004576:	685b      	ldreq	r3, [r3, #4]
 8004578:	1809      	addeq	r1, r1, r0
 800457a:	6021      	streq	r1, [r4, #0]
 800457c:	e7ed      	b.n	800455a <_free_r+0x1e>
 800457e:	461a      	mov	r2, r3
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	b10b      	cbz	r3, 8004588 <_free_r+0x4c>
 8004584:	42a3      	cmp	r3, r4
 8004586:	d9fa      	bls.n	800457e <_free_r+0x42>
 8004588:	6811      	ldr	r1, [r2, #0]
 800458a:	1850      	adds	r0, r2, r1
 800458c:	42a0      	cmp	r0, r4
 800458e:	d10b      	bne.n	80045a8 <_free_r+0x6c>
 8004590:	6820      	ldr	r0, [r4, #0]
 8004592:	4401      	add	r1, r0
 8004594:	1850      	adds	r0, r2, r1
 8004596:	4283      	cmp	r3, r0
 8004598:	6011      	str	r1, [r2, #0]
 800459a:	d1e0      	bne.n	800455e <_free_r+0x22>
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4408      	add	r0, r1
 80045a2:	6010      	str	r0, [r2, #0]
 80045a4:	6053      	str	r3, [r2, #4]
 80045a6:	e7da      	b.n	800455e <_free_r+0x22>
 80045a8:	d902      	bls.n	80045b0 <_free_r+0x74>
 80045aa:	230c      	movs	r3, #12
 80045ac:	602b      	str	r3, [r5, #0]
 80045ae:	e7d6      	b.n	800455e <_free_r+0x22>
 80045b0:	6820      	ldr	r0, [r4, #0]
 80045b2:	1821      	adds	r1, r4, r0
 80045b4:	428b      	cmp	r3, r1
 80045b6:	bf01      	itttt	eq
 80045b8:	6819      	ldreq	r1, [r3, #0]
 80045ba:	685b      	ldreq	r3, [r3, #4]
 80045bc:	1809      	addeq	r1, r1, r0
 80045be:	6021      	streq	r1, [r4, #0]
 80045c0:	6063      	str	r3, [r4, #4]
 80045c2:	6054      	str	r4, [r2, #4]
 80045c4:	e7cb      	b.n	800455e <_free_r+0x22>
 80045c6:	bd38      	pop	{r3, r4, r5, pc}
 80045c8:	20000278 	.word	0x20000278

080045cc <sbrk_aligned>:
 80045cc:	b570      	push	{r4, r5, r6, lr}
 80045ce:	4e0f      	ldr	r6, [pc, #60]	@ (800460c <sbrk_aligned+0x40>)
 80045d0:	460c      	mov	r4, r1
 80045d2:	6831      	ldr	r1, [r6, #0]
 80045d4:	4605      	mov	r5, r0
 80045d6:	b911      	cbnz	r1, 80045de <sbrk_aligned+0x12>
 80045d8:	f000 fc32 	bl	8004e40 <_sbrk_r>
 80045dc:	6030      	str	r0, [r6, #0]
 80045de:	4621      	mov	r1, r4
 80045e0:	4628      	mov	r0, r5
 80045e2:	f000 fc2d 	bl	8004e40 <_sbrk_r>
 80045e6:	1c43      	adds	r3, r0, #1
 80045e8:	d103      	bne.n	80045f2 <sbrk_aligned+0x26>
 80045ea:	f04f 34ff 	mov.w	r4, #4294967295
 80045ee:	4620      	mov	r0, r4
 80045f0:	bd70      	pop	{r4, r5, r6, pc}
 80045f2:	1cc4      	adds	r4, r0, #3
 80045f4:	f024 0403 	bic.w	r4, r4, #3
 80045f8:	42a0      	cmp	r0, r4
 80045fa:	d0f8      	beq.n	80045ee <sbrk_aligned+0x22>
 80045fc:	1a21      	subs	r1, r4, r0
 80045fe:	4628      	mov	r0, r5
 8004600:	f000 fc1e 	bl	8004e40 <_sbrk_r>
 8004604:	3001      	adds	r0, #1
 8004606:	d1f2      	bne.n	80045ee <sbrk_aligned+0x22>
 8004608:	e7ef      	b.n	80045ea <sbrk_aligned+0x1e>
 800460a:	bf00      	nop
 800460c:	20000274 	.word	0x20000274

08004610 <_malloc_r>:
 8004610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004614:	1ccd      	adds	r5, r1, #3
 8004616:	f025 0503 	bic.w	r5, r5, #3
 800461a:	3508      	adds	r5, #8
 800461c:	2d0c      	cmp	r5, #12
 800461e:	bf38      	it	cc
 8004620:	250c      	movcc	r5, #12
 8004622:	2d00      	cmp	r5, #0
 8004624:	4606      	mov	r6, r0
 8004626:	db01      	blt.n	800462c <_malloc_r+0x1c>
 8004628:	42a9      	cmp	r1, r5
 800462a:	d904      	bls.n	8004636 <_malloc_r+0x26>
 800462c:	230c      	movs	r3, #12
 800462e:	6033      	str	r3, [r6, #0]
 8004630:	2000      	movs	r0, #0
 8004632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004636:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800470c <_malloc_r+0xfc>
 800463a:	f000 f869 	bl	8004710 <__malloc_lock>
 800463e:	f8d8 3000 	ldr.w	r3, [r8]
 8004642:	461c      	mov	r4, r3
 8004644:	bb44      	cbnz	r4, 8004698 <_malloc_r+0x88>
 8004646:	4629      	mov	r1, r5
 8004648:	4630      	mov	r0, r6
 800464a:	f7ff ffbf 	bl	80045cc <sbrk_aligned>
 800464e:	1c43      	adds	r3, r0, #1
 8004650:	4604      	mov	r4, r0
 8004652:	d158      	bne.n	8004706 <_malloc_r+0xf6>
 8004654:	f8d8 4000 	ldr.w	r4, [r8]
 8004658:	4627      	mov	r7, r4
 800465a:	2f00      	cmp	r7, #0
 800465c:	d143      	bne.n	80046e6 <_malloc_r+0xd6>
 800465e:	2c00      	cmp	r4, #0
 8004660:	d04b      	beq.n	80046fa <_malloc_r+0xea>
 8004662:	6823      	ldr	r3, [r4, #0]
 8004664:	4639      	mov	r1, r7
 8004666:	4630      	mov	r0, r6
 8004668:	eb04 0903 	add.w	r9, r4, r3
 800466c:	f000 fbe8 	bl	8004e40 <_sbrk_r>
 8004670:	4581      	cmp	r9, r0
 8004672:	d142      	bne.n	80046fa <_malloc_r+0xea>
 8004674:	6821      	ldr	r1, [r4, #0]
 8004676:	4630      	mov	r0, r6
 8004678:	1a6d      	subs	r5, r5, r1
 800467a:	4629      	mov	r1, r5
 800467c:	f7ff ffa6 	bl	80045cc <sbrk_aligned>
 8004680:	3001      	adds	r0, #1
 8004682:	d03a      	beq.n	80046fa <_malloc_r+0xea>
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	442b      	add	r3, r5
 8004688:	6023      	str	r3, [r4, #0]
 800468a:	f8d8 3000 	ldr.w	r3, [r8]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	bb62      	cbnz	r2, 80046ec <_malloc_r+0xdc>
 8004692:	f8c8 7000 	str.w	r7, [r8]
 8004696:	e00f      	b.n	80046b8 <_malloc_r+0xa8>
 8004698:	6822      	ldr	r2, [r4, #0]
 800469a:	1b52      	subs	r2, r2, r5
 800469c:	d420      	bmi.n	80046e0 <_malloc_r+0xd0>
 800469e:	2a0b      	cmp	r2, #11
 80046a0:	d917      	bls.n	80046d2 <_malloc_r+0xc2>
 80046a2:	1961      	adds	r1, r4, r5
 80046a4:	42a3      	cmp	r3, r4
 80046a6:	6025      	str	r5, [r4, #0]
 80046a8:	bf18      	it	ne
 80046aa:	6059      	strne	r1, [r3, #4]
 80046ac:	6863      	ldr	r3, [r4, #4]
 80046ae:	bf08      	it	eq
 80046b0:	f8c8 1000 	streq.w	r1, [r8]
 80046b4:	5162      	str	r2, [r4, r5]
 80046b6:	604b      	str	r3, [r1, #4]
 80046b8:	4630      	mov	r0, r6
 80046ba:	f000 f82f 	bl	800471c <__malloc_unlock>
 80046be:	f104 000b 	add.w	r0, r4, #11
 80046c2:	1d23      	adds	r3, r4, #4
 80046c4:	f020 0007 	bic.w	r0, r0, #7
 80046c8:	1ac2      	subs	r2, r0, r3
 80046ca:	bf1c      	itt	ne
 80046cc:	1a1b      	subne	r3, r3, r0
 80046ce:	50a3      	strne	r3, [r4, r2]
 80046d0:	e7af      	b.n	8004632 <_malloc_r+0x22>
 80046d2:	6862      	ldr	r2, [r4, #4]
 80046d4:	42a3      	cmp	r3, r4
 80046d6:	bf0c      	ite	eq
 80046d8:	f8c8 2000 	streq.w	r2, [r8]
 80046dc:	605a      	strne	r2, [r3, #4]
 80046de:	e7eb      	b.n	80046b8 <_malloc_r+0xa8>
 80046e0:	4623      	mov	r3, r4
 80046e2:	6864      	ldr	r4, [r4, #4]
 80046e4:	e7ae      	b.n	8004644 <_malloc_r+0x34>
 80046e6:	463c      	mov	r4, r7
 80046e8:	687f      	ldr	r7, [r7, #4]
 80046ea:	e7b6      	b.n	800465a <_malloc_r+0x4a>
 80046ec:	461a      	mov	r2, r3
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	42a3      	cmp	r3, r4
 80046f2:	d1fb      	bne.n	80046ec <_malloc_r+0xdc>
 80046f4:	2300      	movs	r3, #0
 80046f6:	6053      	str	r3, [r2, #4]
 80046f8:	e7de      	b.n	80046b8 <_malloc_r+0xa8>
 80046fa:	230c      	movs	r3, #12
 80046fc:	4630      	mov	r0, r6
 80046fe:	6033      	str	r3, [r6, #0]
 8004700:	f000 f80c 	bl	800471c <__malloc_unlock>
 8004704:	e794      	b.n	8004630 <_malloc_r+0x20>
 8004706:	6005      	str	r5, [r0, #0]
 8004708:	e7d6      	b.n	80046b8 <_malloc_r+0xa8>
 800470a:	bf00      	nop
 800470c:	20000278 	.word	0x20000278

08004710 <__malloc_lock>:
 8004710:	4801      	ldr	r0, [pc, #4]	@ (8004718 <__malloc_lock+0x8>)
 8004712:	f7ff bf09 	b.w	8004528 <__retarget_lock_acquire_recursive>
 8004716:	bf00      	nop
 8004718:	20000270 	.word	0x20000270

0800471c <__malloc_unlock>:
 800471c:	4801      	ldr	r0, [pc, #4]	@ (8004724 <__malloc_unlock+0x8>)
 800471e:	f7ff bf04 	b.w	800452a <__retarget_lock_release_recursive>
 8004722:	bf00      	nop
 8004724:	20000270 	.word	0x20000270

08004728 <_sungetc_r>:
 8004728:	b538      	push	{r3, r4, r5, lr}
 800472a:	1c4b      	adds	r3, r1, #1
 800472c:	4614      	mov	r4, r2
 800472e:	d103      	bne.n	8004738 <_sungetc_r+0x10>
 8004730:	f04f 35ff 	mov.w	r5, #4294967295
 8004734:	4628      	mov	r0, r5
 8004736:	bd38      	pop	{r3, r4, r5, pc}
 8004738:	8993      	ldrh	r3, [r2, #12]
 800473a:	b2cd      	uxtb	r5, r1
 800473c:	f023 0320 	bic.w	r3, r3, #32
 8004740:	8193      	strh	r3, [r2, #12]
 8004742:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004744:	6852      	ldr	r2, [r2, #4]
 8004746:	b18b      	cbz	r3, 800476c <_sungetc_r+0x44>
 8004748:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800474a:	4293      	cmp	r3, r2
 800474c:	dd08      	ble.n	8004760 <_sungetc_r+0x38>
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	1e5a      	subs	r2, r3, #1
 8004752:	6022      	str	r2, [r4, #0]
 8004754:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004758:	6863      	ldr	r3, [r4, #4]
 800475a:	3301      	adds	r3, #1
 800475c:	6063      	str	r3, [r4, #4]
 800475e:	e7e9      	b.n	8004734 <_sungetc_r+0xc>
 8004760:	4621      	mov	r1, r4
 8004762:	f000 fb34 	bl	8004dce <__submore>
 8004766:	2800      	cmp	r0, #0
 8004768:	d0f1      	beq.n	800474e <_sungetc_r+0x26>
 800476a:	e7e1      	b.n	8004730 <_sungetc_r+0x8>
 800476c:	6921      	ldr	r1, [r4, #16]
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	b151      	cbz	r1, 8004788 <_sungetc_r+0x60>
 8004772:	4299      	cmp	r1, r3
 8004774:	d208      	bcs.n	8004788 <_sungetc_r+0x60>
 8004776:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800477a:	42a9      	cmp	r1, r5
 800477c:	d104      	bne.n	8004788 <_sungetc_r+0x60>
 800477e:	3b01      	subs	r3, #1
 8004780:	3201      	adds	r2, #1
 8004782:	6023      	str	r3, [r4, #0]
 8004784:	6062      	str	r2, [r4, #4]
 8004786:	e7d5      	b.n	8004734 <_sungetc_r+0xc>
 8004788:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800478c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004790:	6363      	str	r3, [r4, #52]	@ 0x34
 8004792:	2303      	movs	r3, #3
 8004794:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004796:	4623      	mov	r3, r4
 8004798:	f803 5f46 	strb.w	r5, [r3, #70]!
 800479c:	6023      	str	r3, [r4, #0]
 800479e:	2301      	movs	r3, #1
 80047a0:	e7dc      	b.n	800475c <_sungetc_r+0x34>

080047a2 <__ssrefill_r>:
 80047a2:	b510      	push	{r4, lr}
 80047a4:	460c      	mov	r4, r1
 80047a6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80047a8:	b169      	cbz	r1, 80047c6 <__ssrefill_r+0x24>
 80047aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047ae:	4299      	cmp	r1, r3
 80047b0:	d001      	beq.n	80047b6 <__ssrefill_r+0x14>
 80047b2:	f7ff fec3 	bl	800453c <_free_r>
 80047b6:	2000      	movs	r0, #0
 80047b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047ba:	6360      	str	r0, [r4, #52]	@ 0x34
 80047bc:	6063      	str	r3, [r4, #4]
 80047be:	b113      	cbz	r3, 80047c6 <__ssrefill_r+0x24>
 80047c0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80047c2:	6023      	str	r3, [r4, #0]
 80047c4:	bd10      	pop	{r4, pc}
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	f04f 30ff 	mov.w	r0, #4294967295
 80047cc:	6023      	str	r3, [r4, #0]
 80047ce:	2300      	movs	r3, #0
 80047d0:	6063      	str	r3, [r4, #4]
 80047d2:	89a3      	ldrh	r3, [r4, #12]
 80047d4:	f043 0320 	orr.w	r3, r3, #32
 80047d8:	81a3      	strh	r3, [r4, #12]
 80047da:	e7f3      	b.n	80047c4 <__ssrefill_r+0x22>

080047dc <__ssvfiscanf_r>:
 80047dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e0:	460c      	mov	r4, r1
 80047e2:	2100      	movs	r1, #0
 80047e4:	4606      	mov	r6, r0
 80047e6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80047ea:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80047ee:	49ab      	ldr	r1, [pc, #684]	@ (8004a9c <__ssvfiscanf_r+0x2c0>)
 80047f0:	f10d 0804 	add.w	r8, sp, #4
 80047f4:	91a0      	str	r1, [sp, #640]	@ 0x280
 80047f6:	49aa      	ldr	r1, [pc, #680]	@ (8004aa0 <__ssvfiscanf_r+0x2c4>)
 80047f8:	4faa      	ldr	r7, [pc, #680]	@ (8004aa4 <__ssvfiscanf_r+0x2c8>)
 80047fa:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80047fe:	91a1      	str	r1, [sp, #644]	@ 0x284
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	f892 9000 	ldrb.w	r9, [r2]
 8004806:	f1b9 0f00 	cmp.w	r9, #0
 800480a:	f000 8159 	beq.w	8004ac0 <__ssvfiscanf_r+0x2e4>
 800480e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8004812:	1c55      	adds	r5, r2, #1
 8004814:	f013 0308 	ands.w	r3, r3, #8
 8004818:	d019      	beq.n	800484e <__ssvfiscanf_r+0x72>
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	dd0f      	ble.n	8004840 <__ssvfiscanf_r+0x64>
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	781a      	ldrb	r2, [r3, #0]
 8004824:	5cba      	ldrb	r2, [r7, r2]
 8004826:	0712      	lsls	r2, r2, #28
 8004828:	d401      	bmi.n	800482e <__ssvfiscanf_r+0x52>
 800482a:	462a      	mov	r2, r5
 800482c:	e7e9      	b.n	8004802 <__ssvfiscanf_r+0x26>
 800482e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004830:	3301      	adds	r3, #1
 8004832:	3201      	adds	r2, #1
 8004834:	9245      	str	r2, [sp, #276]	@ 0x114
 8004836:	6862      	ldr	r2, [r4, #4]
 8004838:	6023      	str	r3, [r4, #0]
 800483a:	3a01      	subs	r2, #1
 800483c:	6062      	str	r2, [r4, #4]
 800483e:	e7ec      	b.n	800481a <__ssvfiscanf_r+0x3e>
 8004840:	4621      	mov	r1, r4
 8004842:	4630      	mov	r0, r6
 8004844:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004846:	4798      	blx	r3
 8004848:	2800      	cmp	r0, #0
 800484a:	d0e9      	beq.n	8004820 <__ssvfiscanf_r+0x44>
 800484c:	e7ed      	b.n	800482a <__ssvfiscanf_r+0x4e>
 800484e:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8004852:	f040 8086 	bne.w	8004962 <__ssvfiscanf_r+0x186>
 8004856:	9341      	str	r3, [sp, #260]	@ 0x104
 8004858:	9343      	str	r3, [sp, #268]	@ 0x10c
 800485a:	7853      	ldrb	r3, [r2, #1]
 800485c:	2b2a      	cmp	r3, #42	@ 0x2a
 800485e:	bf04      	itt	eq
 8004860:	2310      	moveq	r3, #16
 8004862:	1c95      	addeq	r5, r2, #2
 8004864:	f04f 020a 	mov.w	r2, #10
 8004868:	bf08      	it	eq
 800486a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800486c:	46aa      	mov	sl, r5
 800486e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8004872:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8004876:	2b09      	cmp	r3, #9
 8004878:	d91e      	bls.n	80048b8 <__ssvfiscanf_r+0xdc>
 800487a:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8004aa8 <__ssvfiscanf_r+0x2cc>
 800487e:	2203      	movs	r2, #3
 8004880:	4658      	mov	r0, fp
 8004882:	f000 faed 	bl	8004e60 <memchr>
 8004886:	b138      	cbz	r0, 8004898 <__ssvfiscanf_r+0xbc>
 8004888:	2301      	movs	r3, #1
 800488a:	4655      	mov	r5, sl
 800488c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800488e:	eba0 000b 	sub.w	r0, r0, fp
 8004892:	4083      	lsls	r3, r0
 8004894:	4313      	orrs	r3, r2
 8004896:	9341      	str	r3, [sp, #260]	@ 0x104
 8004898:	f815 3b01 	ldrb.w	r3, [r5], #1
 800489c:	2b78      	cmp	r3, #120	@ 0x78
 800489e:	d806      	bhi.n	80048ae <__ssvfiscanf_r+0xd2>
 80048a0:	2b57      	cmp	r3, #87	@ 0x57
 80048a2:	d810      	bhi.n	80048c6 <__ssvfiscanf_r+0xea>
 80048a4:	2b25      	cmp	r3, #37	@ 0x25
 80048a6:	d05c      	beq.n	8004962 <__ssvfiscanf_r+0x186>
 80048a8:	d856      	bhi.n	8004958 <__ssvfiscanf_r+0x17c>
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d074      	beq.n	8004998 <__ssvfiscanf_r+0x1bc>
 80048ae:	2303      	movs	r3, #3
 80048b0:	9347      	str	r3, [sp, #284]	@ 0x11c
 80048b2:	230a      	movs	r3, #10
 80048b4:	9342      	str	r3, [sp, #264]	@ 0x108
 80048b6:	e087      	b.n	80049c8 <__ssvfiscanf_r+0x1ec>
 80048b8:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80048ba:	4655      	mov	r5, sl
 80048bc:	fb02 1103 	mla	r1, r2, r3, r1
 80048c0:	3930      	subs	r1, #48	@ 0x30
 80048c2:	9143      	str	r1, [sp, #268]	@ 0x10c
 80048c4:	e7d2      	b.n	800486c <__ssvfiscanf_r+0x90>
 80048c6:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80048ca:	2a20      	cmp	r2, #32
 80048cc:	d8ef      	bhi.n	80048ae <__ssvfiscanf_r+0xd2>
 80048ce:	a101      	add	r1, pc, #4	@ (adr r1, 80048d4 <__ssvfiscanf_r+0xf8>)
 80048d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80048d4:	080049a7 	.word	0x080049a7
 80048d8:	080048af 	.word	0x080048af
 80048dc:	080048af 	.word	0x080048af
 80048e0:	08004a01 	.word	0x08004a01
 80048e4:	080048af 	.word	0x080048af
 80048e8:	080048af 	.word	0x080048af
 80048ec:	080048af 	.word	0x080048af
 80048f0:	080048af 	.word	0x080048af
 80048f4:	080048af 	.word	0x080048af
 80048f8:	080048af 	.word	0x080048af
 80048fc:	080048af 	.word	0x080048af
 8004900:	08004a17 	.word	0x08004a17
 8004904:	080049fd 	.word	0x080049fd
 8004908:	0800495f 	.word	0x0800495f
 800490c:	0800495f 	.word	0x0800495f
 8004910:	0800495f 	.word	0x0800495f
 8004914:	080048af 	.word	0x080048af
 8004918:	080049b9 	.word	0x080049b9
 800491c:	080048af 	.word	0x080048af
 8004920:	080048af 	.word	0x080048af
 8004924:	080048af 	.word	0x080048af
 8004928:	080048af 	.word	0x080048af
 800492c:	08004a27 	.word	0x08004a27
 8004930:	080049c1 	.word	0x080049c1
 8004934:	0800499f 	.word	0x0800499f
 8004938:	080048af 	.word	0x080048af
 800493c:	080048af 	.word	0x080048af
 8004940:	08004a23 	.word	0x08004a23
 8004944:	080048af 	.word	0x080048af
 8004948:	080049fd 	.word	0x080049fd
 800494c:	080048af 	.word	0x080048af
 8004950:	080048af 	.word	0x080048af
 8004954:	080049a7 	.word	0x080049a7
 8004958:	3b45      	subs	r3, #69	@ 0x45
 800495a:	2b02      	cmp	r3, #2
 800495c:	d8a7      	bhi.n	80048ae <__ssvfiscanf_r+0xd2>
 800495e:	2305      	movs	r3, #5
 8004960:	e031      	b.n	80049c6 <__ssvfiscanf_r+0x1ea>
 8004962:	6863      	ldr	r3, [r4, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	dd0d      	ble.n	8004984 <__ssvfiscanf_r+0x1a8>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	781a      	ldrb	r2, [r3, #0]
 800496c:	454a      	cmp	r2, r9
 800496e:	f040 80a7 	bne.w	8004ac0 <__ssvfiscanf_r+0x2e4>
 8004972:	3301      	adds	r3, #1
 8004974:	6862      	ldr	r2, [r4, #4]
 8004976:	6023      	str	r3, [r4, #0]
 8004978:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800497a:	3a01      	subs	r2, #1
 800497c:	3301      	adds	r3, #1
 800497e:	6062      	str	r2, [r4, #4]
 8004980:	9345      	str	r3, [sp, #276]	@ 0x114
 8004982:	e752      	b.n	800482a <__ssvfiscanf_r+0x4e>
 8004984:	4621      	mov	r1, r4
 8004986:	4630      	mov	r0, r6
 8004988:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800498a:	4798      	blx	r3
 800498c:	2800      	cmp	r0, #0
 800498e:	d0eb      	beq.n	8004968 <__ssvfiscanf_r+0x18c>
 8004990:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004992:	2800      	cmp	r0, #0
 8004994:	f040 808c 	bne.w	8004ab0 <__ssvfiscanf_r+0x2d4>
 8004998:	f04f 30ff 	mov.w	r0, #4294967295
 800499c:	e08c      	b.n	8004ab8 <__ssvfiscanf_r+0x2dc>
 800499e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80049a0:	f042 0220 	orr.w	r2, r2, #32
 80049a4:	9241      	str	r2, [sp, #260]	@ 0x104
 80049a6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80049a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ac:	9241      	str	r2, [sp, #260]	@ 0x104
 80049ae:	2210      	movs	r2, #16
 80049b0:	2b6e      	cmp	r3, #110	@ 0x6e
 80049b2:	9242      	str	r2, [sp, #264]	@ 0x108
 80049b4:	d902      	bls.n	80049bc <__ssvfiscanf_r+0x1e0>
 80049b6:	e005      	b.n	80049c4 <__ssvfiscanf_r+0x1e8>
 80049b8:	2300      	movs	r3, #0
 80049ba:	9342      	str	r3, [sp, #264]	@ 0x108
 80049bc:	2303      	movs	r3, #3
 80049be:	e002      	b.n	80049c6 <__ssvfiscanf_r+0x1ea>
 80049c0:	2308      	movs	r3, #8
 80049c2:	9342      	str	r3, [sp, #264]	@ 0x108
 80049c4:	2304      	movs	r3, #4
 80049c6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80049c8:	6863      	ldr	r3, [r4, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	dd39      	ble.n	8004a42 <__ssvfiscanf_r+0x266>
 80049ce:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80049d0:	0659      	lsls	r1, r3, #25
 80049d2:	d404      	bmi.n	80049de <__ssvfiscanf_r+0x202>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	781a      	ldrb	r2, [r3, #0]
 80049d8:	5cba      	ldrb	r2, [r7, r2]
 80049da:	0712      	lsls	r2, r2, #28
 80049dc:	d438      	bmi.n	8004a50 <__ssvfiscanf_r+0x274>
 80049de:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	dc47      	bgt.n	8004a74 <__ssvfiscanf_r+0x298>
 80049e4:	466b      	mov	r3, sp
 80049e6:	4622      	mov	r2, r4
 80049e8:	4630      	mov	r0, r6
 80049ea:	a941      	add	r1, sp, #260	@ 0x104
 80049ec:	f000 f86a 	bl	8004ac4 <_scanf_chars>
 80049f0:	2801      	cmp	r0, #1
 80049f2:	d065      	beq.n	8004ac0 <__ssvfiscanf_r+0x2e4>
 80049f4:	2802      	cmp	r0, #2
 80049f6:	f47f af18 	bne.w	800482a <__ssvfiscanf_r+0x4e>
 80049fa:	e7c9      	b.n	8004990 <__ssvfiscanf_r+0x1b4>
 80049fc:	220a      	movs	r2, #10
 80049fe:	e7d7      	b.n	80049b0 <__ssvfiscanf_r+0x1d4>
 8004a00:	4629      	mov	r1, r5
 8004a02:	4640      	mov	r0, r8
 8004a04:	f000 f9aa 	bl	8004d5c <__sccl>
 8004a08:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004a0a:	4605      	mov	r5, r0
 8004a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a10:	9341      	str	r3, [sp, #260]	@ 0x104
 8004a12:	2301      	movs	r3, #1
 8004a14:	e7d7      	b.n	80049c6 <__ssvfiscanf_r+0x1ea>
 8004a16:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a1c:	9341      	str	r3, [sp, #260]	@ 0x104
 8004a1e:	2300      	movs	r3, #0
 8004a20:	e7d1      	b.n	80049c6 <__ssvfiscanf_r+0x1ea>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e7cf      	b.n	80049c6 <__ssvfiscanf_r+0x1ea>
 8004a26:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8004a28:	06c3      	lsls	r3, r0, #27
 8004a2a:	f53f aefe 	bmi.w	800482a <__ssvfiscanf_r+0x4e>
 8004a2e:	9b00      	ldr	r3, [sp, #0]
 8004a30:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004a32:	1d19      	adds	r1, r3, #4
 8004a34:	9100      	str	r1, [sp, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	07c0      	lsls	r0, r0, #31
 8004a3a:	bf4c      	ite	mi
 8004a3c:	801a      	strhmi	r2, [r3, #0]
 8004a3e:	601a      	strpl	r2, [r3, #0]
 8004a40:	e6f3      	b.n	800482a <__ssvfiscanf_r+0x4e>
 8004a42:	4621      	mov	r1, r4
 8004a44:	4630      	mov	r0, r6
 8004a46:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004a48:	4798      	blx	r3
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d0bf      	beq.n	80049ce <__ssvfiscanf_r+0x1f2>
 8004a4e:	e79f      	b.n	8004990 <__ssvfiscanf_r+0x1b4>
 8004a50:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004a52:	3201      	adds	r2, #1
 8004a54:	9245      	str	r2, [sp, #276]	@ 0x114
 8004a56:	6862      	ldr	r2, [r4, #4]
 8004a58:	3a01      	subs	r2, #1
 8004a5a:	2a00      	cmp	r2, #0
 8004a5c:	6062      	str	r2, [r4, #4]
 8004a5e:	dd02      	ble.n	8004a66 <__ssvfiscanf_r+0x28a>
 8004a60:	3301      	adds	r3, #1
 8004a62:	6023      	str	r3, [r4, #0]
 8004a64:	e7b6      	b.n	80049d4 <__ssvfiscanf_r+0x1f8>
 8004a66:	4621      	mov	r1, r4
 8004a68:	4630      	mov	r0, r6
 8004a6a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004a6c:	4798      	blx	r3
 8004a6e:	2800      	cmp	r0, #0
 8004a70:	d0b0      	beq.n	80049d4 <__ssvfiscanf_r+0x1f8>
 8004a72:	e78d      	b.n	8004990 <__ssvfiscanf_r+0x1b4>
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	dc06      	bgt.n	8004a86 <__ssvfiscanf_r+0x2aa>
 8004a78:	466b      	mov	r3, sp
 8004a7a:	4622      	mov	r2, r4
 8004a7c:	4630      	mov	r0, r6
 8004a7e:	a941      	add	r1, sp, #260	@ 0x104
 8004a80:	f000 f87a 	bl	8004b78 <_scanf_i>
 8004a84:	e7b4      	b.n	80049f0 <__ssvfiscanf_r+0x214>
 8004a86:	4b09      	ldr	r3, [pc, #36]	@ (8004aac <__ssvfiscanf_r+0x2d0>)
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f43f aece 	beq.w	800482a <__ssvfiscanf_r+0x4e>
 8004a8e:	466b      	mov	r3, sp
 8004a90:	4622      	mov	r2, r4
 8004a92:	4630      	mov	r0, r6
 8004a94:	a941      	add	r1, sp, #260	@ 0x104
 8004a96:	f3af 8000 	nop.w
 8004a9a:	e7a9      	b.n	80049f0 <__ssvfiscanf_r+0x214>
 8004a9c:	08004729 	.word	0x08004729
 8004aa0:	080047a3 	.word	0x080047a3
 8004aa4:	0800618e 	.word	0x0800618e
 8004aa8:	0800616e 	.word	0x0800616e
 8004aac:	00000000 	.word	0x00000000
 8004ab0:	89a3      	ldrh	r3, [r4, #12]
 8004ab2:	065b      	lsls	r3, r3, #25
 8004ab4:	f53f af70 	bmi.w	8004998 <__ssvfiscanf_r+0x1bc>
 8004ab8:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8004abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ac0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004ac2:	e7f9      	b.n	8004ab8 <__ssvfiscanf_r+0x2dc>

08004ac4 <_scanf_chars>:
 8004ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ac8:	4615      	mov	r5, r2
 8004aca:	688a      	ldr	r2, [r1, #8]
 8004acc:	4680      	mov	r8, r0
 8004ace:	460c      	mov	r4, r1
 8004ad0:	b932      	cbnz	r2, 8004ae0 <_scanf_chars+0x1c>
 8004ad2:	698a      	ldr	r2, [r1, #24]
 8004ad4:	2a00      	cmp	r2, #0
 8004ad6:	bf14      	ite	ne
 8004ad8:	f04f 32ff 	movne.w	r2, #4294967295
 8004adc:	2201      	moveq	r2, #1
 8004ade:	608a      	str	r2, [r1, #8]
 8004ae0:	2700      	movs	r7, #0
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8004b74 <_scanf_chars+0xb0>
 8004ae8:	06d1      	lsls	r1, r2, #27
 8004aea:	bf5f      	itttt	pl
 8004aec:	681a      	ldrpl	r2, [r3, #0]
 8004aee:	1d11      	addpl	r1, r2, #4
 8004af0:	6019      	strpl	r1, [r3, #0]
 8004af2:	6816      	ldrpl	r6, [r2, #0]
 8004af4:	69a0      	ldr	r0, [r4, #24]
 8004af6:	b188      	cbz	r0, 8004b1c <_scanf_chars+0x58>
 8004af8:	2801      	cmp	r0, #1
 8004afa:	d107      	bne.n	8004b0c <_scanf_chars+0x48>
 8004afc:	682b      	ldr	r3, [r5, #0]
 8004afe:	781a      	ldrb	r2, [r3, #0]
 8004b00:	6963      	ldr	r3, [r4, #20]
 8004b02:	5c9b      	ldrb	r3, [r3, r2]
 8004b04:	b953      	cbnz	r3, 8004b1c <_scanf_chars+0x58>
 8004b06:	2f00      	cmp	r7, #0
 8004b08:	d031      	beq.n	8004b6e <_scanf_chars+0xaa>
 8004b0a:	e022      	b.n	8004b52 <_scanf_chars+0x8e>
 8004b0c:	2802      	cmp	r0, #2
 8004b0e:	d120      	bne.n	8004b52 <_scanf_chars+0x8e>
 8004b10:	682b      	ldr	r3, [r5, #0]
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	f819 3003 	ldrb.w	r3, [r9, r3]
 8004b18:	071b      	lsls	r3, r3, #28
 8004b1a:	d41a      	bmi.n	8004b52 <_scanf_chars+0x8e>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	3701      	adds	r7, #1
 8004b20:	06da      	lsls	r2, r3, #27
 8004b22:	bf5e      	ittt	pl
 8004b24:	682b      	ldrpl	r3, [r5, #0]
 8004b26:	781b      	ldrbpl	r3, [r3, #0]
 8004b28:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004b2c:	682a      	ldr	r2, [r5, #0]
 8004b2e:	686b      	ldr	r3, [r5, #4]
 8004b30:	3201      	adds	r2, #1
 8004b32:	602a      	str	r2, [r5, #0]
 8004b34:	68a2      	ldr	r2, [r4, #8]
 8004b36:	3b01      	subs	r3, #1
 8004b38:	3a01      	subs	r2, #1
 8004b3a:	606b      	str	r3, [r5, #4]
 8004b3c:	60a2      	str	r2, [r4, #8]
 8004b3e:	b142      	cbz	r2, 8004b52 <_scanf_chars+0x8e>
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	dcd7      	bgt.n	8004af4 <_scanf_chars+0x30>
 8004b44:	4629      	mov	r1, r5
 8004b46:	4640      	mov	r0, r8
 8004b48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004b4c:	4798      	blx	r3
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	d0d0      	beq.n	8004af4 <_scanf_chars+0x30>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	f013 0310 	ands.w	r3, r3, #16
 8004b58:	d105      	bne.n	8004b66 <_scanf_chars+0xa2>
 8004b5a:	68e2      	ldr	r2, [r4, #12]
 8004b5c:	3201      	adds	r2, #1
 8004b5e:	60e2      	str	r2, [r4, #12]
 8004b60:	69a2      	ldr	r2, [r4, #24]
 8004b62:	b102      	cbz	r2, 8004b66 <_scanf_chars+0xa2>
 8004b64:	7033      	strb	r3, [r6, #0]
 8004b66:	2000      	movs	r0, #0
 8004b68:	6923      	ldr	r3, [r4, #16]
 8004b6a:	443b      	add	r3, r7
 8004b6c:	6123      	str	r3, [r4, #16]
 8004b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b72:	bf00      	nop
 8004b74:	0800618e 	.word	0x0800618e

08004b78 <_scanf_i>:
 8004b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	4698      	mov	r8, r3
 8004b80:	4b72      	ldr	r3, [pc, #456]	@ (8004d4c <_scanf_i+0x1d4>)
 8004b82:	b087      	sub	sp, #28
 8004b84:	4682      	mov	sl, r0
 8004b86:	4616      	mov	r6, r2
 8004b88:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004b8c:	ab03      	add	r3, sp, #12
 8004b8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004b92:	4b6f      	ldr	r3, [pc, #444]	@ (8004d50 <_scanf_i+0x1d8>)
 8004b94:	69a1      	ldr	r1, [r4, #24]
 8004b96:	4a6f      	ldr	r2, [pc, #444]	@ (8004d54 <_scanf_i+0x1dc>)
 8004b98:	4627      	mov	r7, r4
 8004b9a:	2903      	cmp	r1, #3
 8004b9c:	bf08      	it	eq
 8004b9e:	461a      	moveq	r2, r3
 8004ba0:	68a3      	ldr	r3, [r4, #8]
 8004ba2:	9201      	str	r2, [sp, #4]
 8004ba4:	1e5a      	subs	r2, r3, #1
 8004ba6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004baa:	bf81      	itttt	hi
 8004bac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004bb0:	eb03 0905 	addhi.w	r9, r3, r5
 8004bb4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004bb8:	60a3      	strhi	r3, [r4, #8]
 8004bba:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004bbe:	bf98      	it	ls
 8004bc0:	f04f 0900 	movls.w	r9, #0
 8004bc4:	463d      	mov	r5, r7
 8004bc6:	f04f 0b00 	mov.w	fp, #0
 8004bca:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	6831      	ldr	r1, [r6, #0]
 8004bd2:	ab03      	add	r3, sp, #12
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	7809      	ldrb	r1, [r1, #0]
 8004bd8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004bdc:	f000 f940 	bl	8004e60 <memchr>
 8004be0:	b328      	cbz	r0, 8004c2e <_scanf_i+0xb6>
 8004be2:	f1bb 0f01 	cmp.w	fp, #1
 8004be6:	d159      	bne.n	8004c9c <_scanf_i+0x124>
 8004be8:	6862      	ldr	r2, [r4, #4]
 8004bea:	b92a      	cbnz	r2, 8004bf8 <_scanf_i+0x80>
 8004bec:	2108      	movs	r1, #8
 8004bee:	6822      	ldr	r2, [r4, #0]
 8004bf0:	6061      	str	r1, [r4, #4]
 8004bf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bf6:	6022      	str	r2, [r4, #0]
 8004bf8:	6822      	ldr	r2, [r4, #0]
 8004bfa:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8004bfe:	6022      	str	r2, [r4, #0]
 8004c00:	68a2      	ldr	r2, [r4, #8]
 8004c02:	1e51      	subs	r1, r2, #1
 8004c04:	60a1      	str	r1, [r4, #8]
 8004c06:	b192      	cbz	r2, 8004c2e <_scanf_i+0xb6>
 8004c08:	6832      	ldr	r2, [r6, #0]
 8004c0a:	1c51      	adds	r1, r2, #1
 8004c0c:	6031      	str	r1, [r6, #0]
 8004c0e:	7812      	ldrb	r2, [r2, #0]
 8004c10:	f805 2b01 	strb.w	r2, [r5], #1
 8004c14:	6872      	ldr	r2, [r6, #4]
 8004c16:	3a01      	subs	r2, #1
 8004c18:	2a00      	cmp	r2, #0
 8004c1a:	6072      	str	r2, [r6, #4]
 8004c1c:	dc07      	bgt.n	8004c2e <_scanf_i+0xb6>
 8004c1e:	4631      	mov	r1, r6
 8004c20:	4650      	mov	r0, sl
 8004c22:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8004c26:	4790      	blx	r2
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	f040 8085 	bne.w	8004d38 <_scanf_i+0x1c0>
 8004c2e:	f10b 0b01 	add.w	fp, fp, #1
 8004c32:	f1bb 0f03 	cmp.w	fp, #3
 8004c36:	d1cb      	bne.n	8004bd0 <_scanf_i+0x58>
 8004c38:	6863      	ldr	r3, [r4, #4]
 8004c3a:	b90b      	cbnz	r3, 8004c40 <_scanf_i+0xc8>
 8004c3c:	230a      	movs	r3, #10
 8004c3e:	6063      	str	r3, [r4, #4]
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	4945      	ldr	r1, [pc, #276]	@ (8004d58 <_scanf_i+0x1e0>)
 8004c44:	6960      	ldr	r0, [r4, #20]
 8004c46:	1ac9      	subs	r1, r1, r3
 8004c48:	f000 f888 	bl	8004d5c <__sccl>
 8004c4c:	f04f 0b00 	mov.w	fp, #0
 8004c50:	68a3      	ldr	r3, [r4, #8]
 8004c52:	6822      	ldr	r2, [r4, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d03d      	beq.n	8004cd4 <_scanf_i+0x15c>
 8004c58:	6831      	ldr	r1, [r6, #0]
 8004c5a:	6960      	ldr	r0, [r4, #20]
 8004c5c:	f891 c000 	ldrb.w	ip, [r1]
 8004c60:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004c64:	2800      	cmp	r0, #0
 8004c66:	d035      	beq.n	8004cd4 <_scanf_i+0x15c>
 8004c68:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8004c6c:	d124      	bne.n	8004cb8 <_scanf_i+0x140>
 8004c6e:	0510      	lsls	r0, r2, #20
 8004c70:	d522      	bpl.n	8004cb8 <_scanf_i+0x140>
 8004c72:	f10b 0b01 	add.w	fp, fp, #1
 8004c76:	f1b9 0f00 	cmp.w	r9, #0
 8004c7a:	d003      	beq.n	8004c84 <_scanf_i+0x10c>
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	f109 39ff 	add.w	r9, r9, #4294967295
 8004c82:	60a3      	str	r3, [r4, #8]
 8004c84:	6873      	ldr	r3, [r6, #4]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	6073      	str	r3, [r6, #4]
 8004c8c:	dd1b      	ble.n	8004cc6 <_scanf_i+0x14e>
 8004c8e:	6833      	ldr	r3, [r6, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	6033      	str	r3, [r6, #0]
 8004c94:	68a3      	ldr	r3, [r4, #8]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	60a3      	str	r3, [r4, #8]
 8004c9a:	e7d9      	b.n	8004c50 <_scanf_i+0xd8>
 8004c9c:	f1bb 0f02 	cmp.w	fp, #2
 8004ca0:	d1ae      	bne.n	8004c00 <_scanf_i+0x88>
 8004ca2:	6822      	ldr	r2, [r4, #0]
 8004ca4:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8004ca8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004cac:	d1c4      	bne.n	8004c38 <_scanf_i+0xc0>
 8004cae:	2110      	movs	r1, #16
 8004cb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cb4:	6061      	str	r1, [r4, #4]
 8004cb6:	e7a2      	b.n	8004bfe <_scanf_i+0x86>
 8004cb8:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8004cbc:	6022      	str	r2, [r4, #0]
 8004cbe:	780b      	ldrb	r3, [r1, #0]
 8004cc0:	f805 3b01 	strb.w	r3, [r5], #1
 8004cc4:	e7de      	b.n	8004c84 <_scanf_i+0x10c>
 8004cc6:	4631      	mov	r1, r6
 8004cc8:	4650      	mov	r0, sl
 8004cca:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004cce:	4798      	blx	r3
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d0df      	beq.n	8004c94 <_scanf_i+0x11c>
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	05d9      	lsls	r1, r3, #23
 8004cd8:	d50d      	bpl.n	8004cf6 <_scanf_i+0x17e>
 8004cda:	42bd      	cmp	r5, r7
 8004cdc:	d909      	bls.n	8004cf2 <_scanf_i+0x17a>
 8004cde:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004ce2:	4632      	mov	r2, r6
 8004ce4:	4650      	mov	r0, sl
 8004ce6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cea:	f105 39ff 	add.w	r9, r5, #4294967295
 8004cee:	4798      	blx	r3
 8004cf0:	464d      	mov	r5, r9
 8004cf2:	42bd      	cmp	r5, r7
 8004cf4:	d028      	beq.n	8004d48 <_scanf_i+0x1d0>
 8004cf6:	6822      	ldr	r2, [r4, #0]
 8004cf8:	f012 0210 	ands.w	r2, r2, #16
 8004cfc:	d113      	bne.n	8004d26 <_scanf_i+0x1ae>
 8004cfe:	702a      	strb	r2, [r5, #0]
 8004d00:	4639      	mov	r1, r7
 8004d02:	6863      	ldr	r3, [r4, #4]
 8004d04:	4650      	mov	r0, sl
 8004d06:	9e01      	ldr	r6, [sp, #4]
 8004d08:	47b0      	blx	r6
 8004d0a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d0e:	6821      	ldr	r1, [r4, #0]
 8004d10:	1d1a      	adds	r2, r3, #4
 8004d12:	f8c8 2000 	str.w	r2, [r8]
 8004d16:	f011 0f20 	tst.w	r1, #32
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	d00f      	beq.n	8004d3e <_scanf_i+0x1c6>
 8004d1e:	6018      	str	r0, [r3, #0]
 8004d20:	68e3      	ldr	r3, [r4, #12]
 8004d22:	3301      	adds	r3, #1
 8004d24:	60e3      	str	r3, [r4, #12]
 8004d26:	2000      	movs	r0, #0
 8004d28:	6923      	ldr	r3, [r4, #16]
 8004d2a:	1bed      	subs	r5, r5, r7
 8004d2c:	445d      	add	r5, fp
 8004d2e:	442b      	add	r3, r5
 8004d30:	6123      	str	r3, [r4, #16]
 8004d32:	b007      	add	sp, #28
 8004d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d38:	f04f 0b00 	mov.w	fp, #0
 8004d3c:	e7ca      	b.n	8004cd4 <_scanf_i+0x15c>
 8004d3e:	07ca      	lsls	r2, r1, #31
 8004d40:	bf4c      	ite	mi
 8004d42:	8018      	strhmi	r0, [r3, #0]
 8004d44:	6018      	strpl	r0, [r3, #0]
 8004d46:	e7eb      	b.n	8004d20 <_scanf_i+0x1a8>
 8004d48:	2001      	movs	r0, #1
 8004d4a:	e7f2      	b.n	8004d32 <_scanf_i+0x1ba>
 8004d4c:	08006138 	.word	0x08006138
 8004d50:	08004fe9 	.word	0x08004fe9
 8004d54:	080050c9 	.word	0x080050c9
 8004d58:	08006182 	.word	0x08006182

08004d5c <__sccl>:
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	780b      	ldrb	r3, [r1, #0]
 8004d60:	4604      	mov	r4, r0
 8004d62:	2b5e      	cmp	r3, #94	@ 0x5e
 8004d64:	bf0b      	itete	eq
 8004d66:	784b      	ldrbeq	r3, [r1, #1]
 8004d68:	1c4a      	addne	r2, r1, #1
 8004d6a:	1c8a      	addeq	r2, r1, #2
 8004d6c:	2100      	movne	r1, #0
 8004d6e:	bf08      	it	eq
 8004d70:	2101      	moveq	r1, #1
 8004d72:	3801      	subs	r0, #1
 8004d74:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8004d78:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004d7c:	42a8      	cmp	r0, r5
 8004d7e:	d1fb      	bne.n	8004d78 <__sccl+0x1c>
 8004d80:	b90b      	cbnz	r3, 8004d86 <__sccl+0x2a>
 8004d82:	1e50      	subs	r0, r2, #1
 8004d84:	bd70      	pop	{r4, r5, r6, pc}
 8004d86:	f081 0101 	eor.w	r1, r1, #1
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	54e1      	strb	r1, [r4, r3]
 8004d8e:	4602      	mov	r2, r0
 8004d90:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004d94:	2d2d      	cmp	r5, #45	@ 0x2d
 8004d96:	d005      	beq.n	8004da4 <__sccl+0x48>
 8004d98:	2d5d      	cmp	r5, #93	@ 0x5d
 8004d9a:	d016      	beq.n	8004dca <__sccl+0x6e>
 8004d9c:	2d00      	cmp	r5, #0
 8004d9e:	d0f1      	beq.n	8004d84 <__sccl+0x28>
 8004da0:	462b      	mov	r3, r5
 8004da2:	e7f2      	b.n	8004d8a <__sccl+0x2e>
 8004da4:	7846      	ldrb	r6, [r0, #1]
 8004da6:	2e5d      	cmp	r6, #93	@ 0x5d
 8004da8:	d0fa      	beq.n	8004da0 <__sccl+0x44>
 8004daa:	42b3      	cmp	r3, r6
 8004dac:	dcf8      	bgt.n	8004da0 <__sccl+0x44>
 8004dae:	461a      	mov	r2, r3
 8004db0:	3002      	adds	r0, #2
 8004db2:	3201      	adds	r2, #1
 8004db4:	4296      	cmp	r6, r2
 8004db6:	54a1      	strb	r1, [r4, r2]
 8004db8:	dcfb      	bgt.n	8004db2 <__sccl+0x56>
 8004dba:	1af2      	subs	r2, r6, r3
 8004dbc:	3a01      	subs	r2, #1
 8004dbe:	42b3      	cmp	r3, r6
 8004dc0:	bfa8      	it	ge
 8004dc2:	2200      	movge	r2, #0
 8004dc4:	1c5d      	adds	r5, r3, #1
 8004dc6:	18ab      	adds	r3, r5, r2
 8004dc8:	e7e1      	b.n	8004d8e <__sccl+0x32>
 8004dca:	4610      	mov	r0, r2
 8004dcc:	e7da      	b.n	8004d84 <__sccl+0x28>

08004dce <__submore>:
 8004dce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8004dd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dda:	4299      	cmp	r1, r3
 8004ddc:	d11b      	bne.n	8004e16 <__submore+0x48>
 8004dde:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004de2:	f7ff fc15 	bl	8004610 <_malloc_r>
 8004de6:	b918      	cbnz	r0, 8004df0 <__submore+0x22>
 8004de8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004df4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004df6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8004dfa:	6360      	str	r0, [r4, #52]	@ 0x34
 8004dfc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8004e00:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8004e04:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8004e08:	7043      	strb	r3, [r0, #1]
 8004e0a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8004e0e:	7003      	strb	r3, [r0, #0]
 8004e10:	6020      	str	r0, [r4, #0]
 8004e12:	2000      	movs	r0, #0
 8004e14:	e7ea      	b.n	8004dec <__submore+0x1e>
 8004e16:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8004e18:	0077      	lsls	r7, r6, #1
 8004e1a:	463a      	mov	r2, r7
 8004e1c:	f000 f83c 	bl	8004e98 <_realloc_r>
 8004e20:	4605      	mov	r5, r0
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d0e0      	beq.n	8004de8 <__submore+0x1a>
 8004e26:	eb00 0806 	add.w	r8, r0, r6
 8004e2a:	4601      	mov	r1, r0
 8004e2c:	4632      	mov	r2, r6
 8004e2e:	4640      	mov	r0, r8
 8004e30:	f000 f824 	bl	8004e7c <memcpy>
 8004e34:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8004e38:	f8c4 8000 	str.w	r8, [r4]
 8004e3c:	e7e9      	b.n	8004e12 <__submore+0x44>
	...

08004e40 <_sbrk_r>:
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	2300      	movs	r3, #0
 8004e44:	4d05      	ldr	r5, [pc, #20]	@ (8004e5c <_sbrk_r+0x1c>)
 8004e46:	4604      	mov	r4, r0
 8004e48:	4608      	mov	r0, r1
 8004e4a:	602b      	str	r3, [r5, #0]
 8004e4c:	f7fc feee 	bl	8001c2c <_sbrk>
 8004e50:	1c43      	adds	r3, r0, #1
 8004e52:	d102      	bne.n	8004e5a <_sbrk_r+0x1a>
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	b103      	cbz	r3, 8004e5a <_sbrk_r+0x1a>
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	bd38      	pop	{r3, r4, r5, pc}
 8004e5c:	2000026c 	.word	0x2000026c

08004e60 <memchr>:
 8004e60:	4603      	mov	r3, r0
 8004e62:	b510      	push	{r4, lr}
 8004e64:	b2c9      	uxtb	r1, r1
 8004e66:	4402      	add	r2, r0
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	d101      	bne.n	8004e72 <memchr+0x12>
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e003      	b.n	8004e7a <memchr+0x1a>
 8004e72:	7804      	ldrb	r4, [r0, #0]
 8004e74:	3301      	adds	r3, #1
 8004e76:	428c      	cmp	r4, r1
 8004e78:	d1f6      	bne.n	8004e68 <memchr+0x8>
 8004e7a:	bd10      	pop	{r4, pc}

08004e7c <memcpy>:
 8004e7c:	440a      	add	r2, r1
 8004e7e:	4291      	cmp	r1, r2
 8004e80:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e84:	d100      	bne.n	8004e88 <memcpy+0xc>
 8004e86:	4770      	bx	lr
 8004e88:	b510      	push	{r4, lr}
 8004e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e8e:	4291      	cmp	r1, r2
 8004e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e94:	d1f9      	bne.n	8004e8a <memcpy+0xe>
 8004e96:	bd10      	pop	{r4, pc}

08004e98 <_realloc_r>:
 8004e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e9c:	4607      	mov	r7, r0
 8004e9e:	4614      	mov	r4, r2
 8004ea0:	460d      	mov	r5, r1
 8004ea2:	b921      	cbnz	r1, 8004eae <_realloc_r+0x16>
 8004ea4:	4611      	mov	r1, r2
 8004ea6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eaa:	f7ff bbb1 	b.w	8004610 <_malloc_r>
 8004eae:	b92a      	cbnz	r2, 8004ebc <_realloc_r+0x24>
 8004eb0:	f7ff fb44 	bl	800453c <_free_r>
 8004eb4:	4625      	mov	r5, r4
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ebc:	f000 f906 	bl	80050cc <_malloc_usable_size_r>
 8004ec0:	4284      	cmp	r4, r0
 8004ec2:	4606      	mov	r6, r0
 8004ec4:	d802      	bhi.n	8004ecc <_realloc_r+0x34>
 8004ec6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004eca:	d8f4      	bhi.n	8004eb6 <_realloc_r+0x1e>
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4638      	mov	r0, r7
 8004ed0:	f7ff fb9e 	bl	8004610 <_malloc_r>
 8004ed4:	4680      	mov	r8, r0
 8004ed6:	b908      	cbnz	r0, 8004edc <_realloc_r+0x44>
 8004ed8:	4645      	mov	r5, r8
 8004eda:	e7ec      	b.n	8004eb6 <_realloc_r+0x1e>
 8004edc:	42b4      	cmp	r4, r6
 8004ede:	4622      	mov	r2, r4
 8004ee0:	4629      	mov	r1, r5
 8004ee2:	bf28      	it	cs
 8004ee4:	4632      	movcs	r2, r6
 8004ee6:	f7ff ffc9 	bl	8004e7c <memcpy>
 8004eea:	4629      	mov	r1, r5
 8004eec:	4638      	mov	r0, r7
 8004eee:	f7ff fb25 	bl	800453c <_free_r>
 8004ef2:	e7f1      	b.n	8004ed8 <_realloc_r+0x40>

08004ef4 <_strtol_l.isra.0>:
 8004ef4:	2b24      	cmp	r3, #36	@ 0x24
 8004ef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004efa:	4686      	mov	lr, r0
 8004efc:	4690      	mov	r8, r2
 8004efe:	d801      	bhi.n	8004f04 <_strtol_l.isra.0+0x10>
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d106      	bne.n	8004f12 <_strtol_l.isra.0+0x1e>
 8004f04:	f7ff fae6 	bl	80044d4 <__errno>
 8004f08:	2316      	movs	r3, #22
 8004f0a:	6003      	str	r3, [r0, #0]
 8004f0c:	2000      	movs	r0, #0
 8004f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f12:	460d      	mov	r5, r1
 8004f14:	4833      	ldr	r0, [pc, #204]	@ (8004fe4 <_strtol_l.isra.0+0xf0>)
 8004f16:	462a      	mov	r2, r5
 8004f18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004f1c:	5d06      	ldrb	r6, [r0, r4]
 8004f1e:	f016 0608 	ands.w	r6, r6, #8
 8004f22:	d1f8      	bne.n	8004f16 <_strtol_l.isra.0+0x22>
 8004f24:	2c2d      	cmp	r4, #45	@ 0x2d
 8004f26:	d110      	bne.n	8004f4a <_strtol_l.isra.0+0x56>
 8004f28:	2601      	movs	r6, #1
 8004f2a:	782c      	ldrb	r4, [r5, #0]
 8004f2c:	1c95      	adds	r5, r2, #2
 8004f2e:	f033 0210 	bics.w	r2, r3, #16
 8004f32:	d115      	bne.n	8004f60 <_strtol_l.isra.0+0x6c>
 8004f34:	2c30      	cmp	r4, #48	@ 0x30
 8004f36:	d10d      	bne.n	8004f54 <_strtol_l.isra.0+0x60>
 8004f38:	782a      	ldrb	r2, [r5, #0]
 8004f3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004f3e:	2a58      	cmp	r2, #88	@ 0x58
 8004f40:	d108      	bne.n	8004f54 <_strtol_l.isra.0+0x60>
 8004f42:	786c      	ldrb	r4, [r5, #1]
 8004f44:	3502      	adds	r5, #2
 8004f46:	2310      	movs	r3, #16
 8004f48:	e00a      	b.n	8004f60 <_strtol_l.isra.0+0x6c>
 8004f4a:	2c2b      	cmp	r4, #43	@ 0x2b
 8004f4c:	bf04      	itt	eq
 8004f4e:	782c      	ldrbeq	r4, [r5, #0]
 8004f50:	1c95      	addeq	r5, r2, #2
 8004f52:	e7ec      	b.n	8004f2e <_strtol_l.isra.0+0x3a>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f6      	bne.n	8004f46 <_strtol_l.isra.0+0x52>
 8004f58:	2c30      	cmp	r4, #48	@ 0x30
 8004f5a:	bf14      	ite	ne
 8004f5c:	230a      	movne	r3, #10
 8004f5e:	2308      	moveq	r3, #8
 8004f60:	2200      	movs	r2, #0
 8004f62:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004f66:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004f6a:	fbbc f9f3 	udiv	r9, ip, r3
 8004f6e:	4610      	mov	r0, r2
 8004f70:	fb03 ca19 	mls	sl, r3, r9, ip
 8004f74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004f78:	2f09      	cmp	r7, #9
 8004f7a:	d80f      	bhi.n	8004f9c <_strtol_l.isra.0+0xa8>
 8004f7c:	463c      	mov	r4, r7
 8004f7e:	42a3      	cmp	r3, r4
 8004f80:	dd1b      	ble.n	8004fba <_strtol_l.isra.0+0xc6>
 8004f82:	1c57      	adds	r7, r2, #1
 8004f84:	d007      	beq.n	8004f96 <_strtol_l.isra.0+0xa2>
 8004f86:	4581      	cmp	r9, r0
 8004f88:	d314      	bcc.n	8004fb4 <_strtol_l.isra.0+0xc0>
 8004f8a:	d101      	bne.n	8004f90 <_strtol_l.isra.0+0x9c>
 8004f8c:	45a2      	cmp	sl, r4
 8004f8e:	db11      	blt.n	8004fb4 <_strtol_l.isra.0+0xc0>
 8004f90:	2201      	movs	r2, #1
 8004f92:	fb00 4003 	mla	r0, r0, r3, r4
 8004f96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004f9a:	e7eb      	b.n	8004f74 <_strtol_l.isra.0+0x80>
 8004f9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004fa0:	2f19      	cmp	r7, #25
 8004fa2:	d801      	bhi.n	8004fa8 <_strtol_l.isra.0+0xb4>
 8004fa4:	3c37      	subs	r4, #55	@ 0x37
 8004fa6:	e7ea      	b.n	8004f7e <_strtol_l.isra.0+0x8a>
 8004fa8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004fac:	2f19      	cmp	r7, #25
 8004fae:	d804      	bhi.n	8004fba <_strtol_l.isra.0+0xc6>
 8004fb0:	3c57      	subs	r4, #87	@ 0x57
 8004fb2:	e7e4      	b.n	8004f7e <_strtol_l.isra.0+0x8a>
 8004fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb8:	e7ed      	b.n	8004f96 <_strtol_l.isra.0+0xa2>
 8004fba:	1c53      	adds	r3, r2, #1
 8004fbc:	d108      	bne.n	8004fd0 <_strtol_l.isra.0+0xdc>
 8004fbe:	2322      	movs	r3, #34	@ 0x22
 8004fc0:	4660      	mov	r0, ip
 8004fc2:	f8ce 3000 	str.w	r3, [lr]
 8004fc6:	f1b8 0f00 	cmp.w	r8, #0
 8004fca:	d0a0      	beq.n	8004f0e <_strtol_l.isra.0+0x1a>
 8004fcc:	1e69      	subs	r1, r5, #1
 8004fce:	e006      	b.n	8004fde <_strtol_l.isra.0+0xea>
 8004fd0:	b106      	cbz	r6, 8004fd4 <_strtol_l.isra.0+0xe0>
 8004fd2:	4240      	negs	r0, r0
 8004fd4:	f1b8 0f00 	cmp.w	r8, #0
 8004fd8:	d099      	beq.n	8004f0e <_strtol_l.isra.0+0x1a>
 8004fda:	2a00      	cmp	r2, #0
 8004fdc:	d1f6      	bne.n	8004fcc <_strtol_l.isra.0+0xd8>
 8004fde:	f8c8 1000 	str.w	r1, [r8]
 8004fe2:	e794      	b.n	8004f0e <_strtol_l.isra.0+0x1a>
 8004fe4:	0800618e 	.word	0x0800618e

08004fe8 <_strtol_r>:
 8004fe8:	f7ff bf84 	b.w	8004ef4 <_strtol_l.isra.0>

08004fec <_strtoul_l.isra.0>:
 8004fec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ff0:	4686      	mov	lr, r0
 8004ff2:	460d      	mov	r5, r1
 8004ff4:	4e33      	ldr	r6, [pc, #204]	@ (80050c4 <_strtoul_l.isra.0+0xd8>)
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ffc:	5d37      	ldrb	r7, [r6, r4]
 8004ffe:	f017 0708 	ands.w	r7, r7, #8
 8005002:	d1f8      	bne.n	8004ff6 <_strtoul_l.isra.0+0xa>
 8005004:	2c2d      	cmp	r4, #45	@ 0x2d
 8005006:	d110      	bne.n	800502a <_strtoul_l.isra.0+0x3e>
 8005008:	2701      	movs	r7, #1
 800500a:	782c      	ldrb	r4, [r5, #0]
 800500c:	1c85      	adds	r5, r0, #2
 800500e:	f033 0010 	bics.w	r0, r3, #16
 8005012:	d115      	bne.n	8005040 <_strtoul_l.isra.0+0x54>
 8005014:	2c30      	cmp	r4, #48	@ 0x30
 8005016:	d10d      	bne.n	8005034 <_strtoul_l.isra.0+0x48>
 8005018:	7828      	ldrb	r0, [r5, #0]
 800501a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800501e:	2858      	cmp	r0, #88	@ 0x58
 8005020:	d108      	bne.n	8005034 <_strtoul_l.isra.0+0x48>
 8005022:	786c      	ldrb	r4, [r5, #1]
 8005024:	3502      	adds	r5, #2
 8005026:	2310      	movs	r3, #16
 8005028:	e00a      	b.n	8005040 <_strtoul_l.isra.0+0x54>
 800502a:	2c2b      	cmp	r4, #43	@ 0x2b
 800502c:	bf04      	itt	eq
 800502e:	782c      	ldrbeq	r4, [r5, #0]
 8005030:	1c85      	addeq	r5, r0, #2
 8005032:	e7ec      	b.n	800500e <_strtoul_l.isra.0+0x22>
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1f6      	bne.n	8005026 <_strtoul_l.isra.0+0x3a>
 8005038:	2c30      	cmp	r4, #48	@ 0x30
 800503a:	bf14      	ite	ne
 800503c:	230a      	movne	r3, #10
 800503e:	2308      	moveq	r3, #8
 8005040:	f04f 38ff 	mov.w	r8, #4294967295
 8005044:	fbb8 f8f3 	udiv	r8, r8, r3
 8005048:	2600      	movs	r6, #0
 800504a:	fb03 f908 	mul.w	r9, r3, r8
 800504e:	4630      	mov	r0, r6
 8005050:	ea6f 0909 	mvn.w	r9, r9
 8005054:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005058:	f1bc 0f09 	cmp.w	ip, #9
 800505c:	d810      	bhi.n	8005080 <_strtoul_l.isra.0+0x94>
 800505e:	4664      	mov	r4, ip
 8005060:	42a3      	cmp	r3, r4
 8005062:	dd1e      	ble.n	80050a2 <_strtoul_l.isra.0+0xb6>
 8005064:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005068:	d007      	beq.n	800507a <_strtoul_l.isra.0+0x8e>
 800506a:	4580      	cmp	r8, r0
 800506c:	d316      	bcc.n	800509c <_strtoul_l.isra.0+0xb0>
 800506e:	d101      	bne.n	8005074 <_strtoul_l.isra.0+0x88>
 8005070:	45a1      	cmp	r9, r4
 8005072:	db13      	blt.n	800509c <_strtoul_l.isra.0+0xb0>
 8005074:	2601      	movs	r6, #1
 8005076:	fb00 4003 	mla	r0, r0, r3, r4
 800507a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800507e:	e7e9      	b.n	8005054 <_strtoul_l.isra.0+0x68>
 8005080:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005084:	f1bc 0f19 	cmp.w	ip, #25
 8005088:	d801      	bhi.n	800508e <_strtoul_l.isra.0+0xa2>
 800508a:	3c37      	subs	r4, #55	@ 0x37
 800508c:	e7e8      	b.n	8005060 <_strtoul_l.isra.0+0x74>
 800508e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005092:	f1bc 0f19 	cmp.w	ip, #25
 8005096:	d804      	bhi.n	80050a2 <_strtoul_l.isra.0+0xb6>
 8005098:	3c57      	subs	r4, #87	@ 0x57
 800509a:	e7e1      	b.n	8005060 <_strtoul_l.isra.0+0x74>
 800509c:	f04f 36ff 	mov.w	r6, #4294967295
 80050a0:	e7eb      	b.n	800507a <_strtoul_l.isra.0+0x8e>
 80050a2:	1c73      	adds	r3, r6, #1
 80050a4:	d106      	bne.n	80050b4 <_strtoul_l.isra.0+0xc8>
 80050a6:	2322      	movs	r3, #34	@ 0x22
 80050a8:	4630      	mov	r0, r6
 80050aa:	f8ce 3000 	str.w	r3, [lr]
 80050ae:	b932      	cbnz	r2, 80050be <_strtoul_l.isra.0+0xd2>
 80050b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050b4:	b107      	cbz	r7, 80050b8 <_strtoul_l.isra.0+0xcc>
 80050b6:	4240      	negs	r0, r0
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	d0f9      	beq.n	80050b0 <_strtoul_l.isra.0+0xc4>
 80050bc:	b106      	cbz	r6, 80050c0 <_strtoul_l.isra.0+0xd4>
 80050be:	1e69      	subs	r1, r5, #1
 80050c0:	6011      	str	r1, [r2, #0]
 80050c2:	e7f5      	b.n	80050b0 <_strtoul_l.isra.0+0xc4>
 80050c4:	0800618e 	.word	0x0800618e

080050c8 <_strtoul_r>:
 80050c8:	f7ff bf90 	b.w	8004fec <_strtoul_l.isra.0>

080050cc <_malloc_usable_size_r>:
 80050cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050d0:	1f18      	subs	r0, r3, #4
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	bfbc      	itt	lt
 80050d6:	580b      	ldrlt	r3, [r1, r0]
 80050d8:	18c0      	addlt	r0, r0, r3
 80050da:	4770      	bx	lr

080050dc <atan2f>:
 80050dc:	f000 b9f2 	b.w	80054c4 <__ieee754_atan2f>

080050e0 <sqrtf>:
 80050e0:	b538      	push	{r3, r4, r5, lr}
 80050e2:	4605      	mov	r5, r0
 80050e4:	f000 f888 	bl	80051f8 <__ieee754_sqrtf>
 80050e8:	4629      	mov	r1, r5
 80050ea:	4604      	mov	r4, r0
 80050ec:	4628      	mov	r0, r5
 80050ee:	f7fb ffb5 	bl	800105c <__aeabi_fcmpun>
 80050f2:	b968      	cbnz	r0, 8005110 <sqrtf+0x30>
 80050f4:	2100      	movs	r1, #0
 80050f6:	4628      	mov	r0, r5
 80050f8:	f7fb ff88 	bl	800100c <__aeabi_fcmplt>
 80050fc:	b140      	cbz	r0, 8005110 <sqrtf+0x30>
 80050fe:	f7ff f9e9 	bl	80044d4 <__errno>
 8005102:	2321      	movs	r3, #33	@ 0x21
 8005104:	2100      	movs	r1, #0
 8005106:	6003      	str	r3, [r0, #0]
 8005108:	4608      	mov	r0, r1
 800510a:	f7fb fe95 	bl	8000e38 <__aeabi_fdiv>
 800510e:	4604      	mov	r4, r0
 8005110:	4620      	mov	r0, r4
 8005112:	bd38      	pop	{r3, r4, r5, pc}

08005114 <cosf>:
 8005114:	b507      	push	{r0, r1, r2, lr}
 8005116:	4a1a      	ldr	r2, [pc, #104]	@ (8005180 <cosf+0x6c>)
 8005118:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800511c:	4293      	cmp	r3, r2
 800511e:	4601      	mov	r1, r0
 8005120:	d805      	bhi.n	800512e <cosf+0x1a>
 8005122:	2100      	movs	r1, #0
 8005124:	b003      	add	sp, #12
 8005126:	f85d eb04 	ldr.w	lr, [sp], #4
 800512a:	f000 b8d5 	b.w	80052d8 <__kernel_cosf>
 800512e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005132:	d304      	bcc.n	800513e <cosf+0x2a>
 8005134:	f7fb fcc2 	bl	8000abc <__aeabi_fsub>
 8005138:	b003      	add	sp, #12
 800513a:	f85d fb04 	ldr.w	pc, [sp], #4
 800513e:	4669      	mov	r1, sp
 8005140:	f000 fa48 	bl	80055d4 <__ieee754_rem_pio2f>
 8005144:	f000 0203 	and.w	r2, r0, #3
 8005148:	2a01      	cmp	r2, #1
 800514a:	d007      	beq.n	800515c <cosf+0x48>
 800514c:	2a02      	cmp	r2, #2
 800514e:	d00c      	beq.n	800516a <cosf+0x56>
 8005150:	b982      	cbnz	r2, 8005174 <cosf+0x60>
 8005152:	9901      	ldr	r1, [sp, #4]
 8005154:	9800      	ldr	r0, [sp, #0]
 8005156:	f000 f8bf 	bl	80052d8 <__kernel_cosf>
 800515a:	e7ed      	b.n	8005138 <cosf+0x24>
 800515c:	9901      	ldr	r1, [sp, #4]
 800515e:	9800      	ldr	r0, [sp, #0]
 8005160:	f000 f93a 	bl	80053d8 <__kernel_sinf>
 8005164:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005168:	e7e6      	b.n	8005138 <cosf+0x24>
 800516a:	9901      	ldr	r1, [sp, #4]
 800516c:	9800      	ldr	r0, [sp, #0]
 800516e:	f000 f8b3 	bl	80052d8 <__kernel_cosf>
 8005172:	e7f7      	b.n	8005164 <cosf+0x50>
 8005174:	2201      	movs	r2, #1
 8005176:	9901      	ldr	r1, [sp, #4]
 8005178:	9800      	ldr	r0, [sp, #0]
 800517a:	f000 f92d 	bl	80053d8 <__kernel_sinf>
 800517e:	e7db      	b.n	8005138 <cosf+0x24>
 8005180:	3f490fd8 	.word	0x3f490fd8

08005184 <sinf>:
 8005184:	b507      	push	{r0, r1, r2, lr}
 8005186:	4a1b      	ldr	r2, [pc, #108]	@ (80051f4 <sinf+0x70>)
 8005188:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800518c:	4293      	cmp	r3, r2
 800518e:	4601      	mov	r1, r0
 8005190:	d806      	bhi.n	80051a0 <sinf+0x1c>
 8005192:	2200      	movs	r2, #0
 8005194:	2100      	movs	r1, #0
 8005196:	b003      	add	sp, #12
 8005198:	f85d eb04 	ldr.w	lr, [sp], #4
 800519c:	f000 b91c 	b.w	80053d8 <__kernel_sinf>
 80051a0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80051a4:	d304      	bcc.n	80051b0 <sinf+0x2c>
 80051a6:	f7fb fc89 	bl	8000abc <__aeabi_fsub>
 80051aa:	b003      	add	sp, #12
 80051ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80051b0:	4669      	mov	r1, sp
 80051b2:	f000 fa0f 	bl	80055d4 <__ieee754_rem_pio2f>
 80051b6:	f000 0003 	and.w	r0, r0, #3
 80051ba:	2801      	cmp	r0, #1
 80051bc:	d008      	beq.n	80051d0 <sinf+0x4c>
 80051be:	2802      	cmp	r0, #2
 80051c0:	d00b      	beq.n	80051da <sinf+0x56>
 80051c2:	b990      	cbnz	r0, 80051ea <sinf+0x66>
 80051c4:	2201      	movs	r2, #1
 80051c6:	9901      	ldr	r1, [sp, #4]
 80051c8:	9800      	ldr	r0, [sp, #0]
 80051ca:	f000 f905 	bl	80053d8 <__kernel_sinf>
 80051ce:	e7ec      	b.n	80051aa <sinf+0x26>
 80051d0:	9901      	ldr	r1, [sp, #4]
 80051d2:	9800      	ldr	r0, [sp, #0]
 80051d4:	f000 f880 	bl	80052d8 <__kernel_cosf>
 80051d8:	e7e7      	b.n	80051aa <sinf+0x26>
 80051da:	2201      	movs	r2, #1
 80051dc:	9901      	ldr	r1, [sp, #4]
 80051de:	9800      	ldr	r0, [sp, #0]
 80051e0:	f000 f8fa 	bl	80053d8 <__kernel_sinf>
 80051e4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80051e8:	e7df      	b.n	80051aa <sinf+0x26>
 80051ea:	9901      	ldr	r1, [sp, #4]
 80051ec:	9800      	ldr	r0, [sp, #0]
 80051ee:	f000 f873 	bl	80052d8 <__kernel_cosf>
 80051f2:	e7f7      	b.n	80051e4 <sinf+0x60>
 80051f4:	3f490fd8 	.word	0x3f490fd8

080051f8 <__ieee754_sqrtf>:
 80051f8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80051fc:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005204:	4603      	mov	r3, r0
 8005206:	4604      	mov	r4, r0
 8005208:	d30a      	bcc.n	8005220 <__ieee754_sqrtf+0x28>
 800520a:	4601      	mov	r1, r0
 800520c:	f7fb fd60 	bl	8000cd0 <__aeabi_fmul>
 8005210:	4601      	mov	r1, r0
 8005212:	4620      	mov	r0, r4
 8005214:	f7fb fc54 	bl	8000ac0 <__addsf3>
 8005218:	4604      	mov	r4, r0
 800521a:	4620      	mov	r0, r4
 800521c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005220:	2a00      	cmp	r2, #0
 8005222:	d0fa      	beq.n	800521a <__ieee754_sqrtf+0x22>
 8005224:	2800      	cmp	r0, #0
 8005226:	da06      	bge.n	8005236 <__ieee754_sqrtf+0x3e>
 8005228:	4601      	mov	r1, r0
 800522a:	f7fb fc47 	bl	8000abc <__aeabi_fsub>
 800522e:	4601      	mov	r1, r0
 8005230:	f7fb fe02 	bl	8000e38 <__aeabi_fdiv>
 8005234:	e7f0      	b.n	8005218 <__ieee754_sqrtf+0x20>
 8005236:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 800523a:	d03c      	beq.n	80052b6 <__ieee754_sqrtf+0xbe>
 800523c:	15c2      	asrs	r2, r0, #23
 800523e:	2400      	movs	r4, #0
 8005240:	2019      	movs	r0, #25
 8005242:	4626      	mov	r6, r4
 8005244:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8005248:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800524c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8005250:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005254:	07d2      	lsls	r2, r2, #31
 8005256:	bf58      	it	pl
 8005258:	005b      	lslpl	r3, r3, #1
 800525a:	106d      	asrs	r5, r5, #1
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	1872      	adds	r2, r6, r1
 8005260:	429a      	cmp	r2, r3
 8005262:	bfcf      	iteee	gt
 8005264:	461a      	movgt	r2, r3
 8005266:	1856      	addle	r6, r2, r1
 8005268:	1864      	addle	r4, r4, r1
 800526a:	1a9a      	suble	r2, r3, r2
 800526c:	3801      	subs	r0, #1
 800526e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8005272:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005276:	d1f2      	bne.n	800525e <__ieee754_sqrtf+0x66>
 8005278:	b1ba      	cbz	r2, 80052aa <__ieee754_sqrtf+0xb2>
 800527a:	4e15      	ldr	r6, [pc, #84]	@ (80052d0 <__ieee754_sqrtf+0xd8>)
 800527c:	4f15      	ldr	r7, [pc, #84]	@ (80052d4 <__ieee754_sqrtf+0xdc>)
 800527e:	6830      	ldr	r0, [r6, #0]
 8005280:	6839      	ldr	r1, [r7, #0]
 8005282:	f7fb fc1b 	bl	8000abc <__aeabi_fsub>
 8005286:	f8d6 8000 	ldr.w	r8, [r6]
 800528a:	4601      	mov	r1, r0
 800528c:	4640      	mov	r0, r8
 800528e:	f7fb fec7 	bl	8001020 <__aeabi_fcmple>
 8005292:	b150      	cbz	r0, 80052aa <__ieee754_sqrtf+0xb2>
 8005294:	6830      	ldr	r0, [r6, #0]
 8005296:	6839      	ldr	r1, [r7, #0]
 8005298:	f7fb fc12 	bl	8000ac0 <__addsf3>
 800529c:	6836      	ldr	r6, [r6, #0]
 800529e:	4601      	mov	r1, r0
 80052a0:	4630      	mov	r0, r6
 80052a2:	f7fb feb3 	bl	800100c <__aeabi_fcmplt>
 80052a6:	b170      	cbz	r0, 80052c6 <__ieee754_sqrtf+0xce>
 80052a8:	3402      	adds	r4, #2
 80052aa:	1064      	asrs	r4, r4, #1
 80052ac:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 80052b0:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80052b4:	e7b1      	b.n	800521a <__ieee754_sqrtf+0x22>
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	0218      	lsls	r0, r3, #8
 80052ba:	460a      	mov	r2, r1
 80052bc:	f101 0101 	add.w	r1, r1, #1
 80052c0:	d5f9      	bpl.n	80052b6 <__ieee754_sqrtf+0xbe>
 80052c2:	4252      	negs	r2, r2
 80052c4:	e7bb      	b.n	800523e <__ieee754_sqrtf+0x46>
 80052c6:	3401      	adds	r4, #1
 80052c8:	f024 0401 	bic.w	r4, r4, #1
 80052cc:	e7ed      	b.n	80052aa <__ieee754_sqrtf+0xb2>
 80052ce:	bf00      	nop
 80052d0:	08006294 	.word	0x08006294
 80052d4:	08006290 	.word	0x08006290

080052d8 <__kernel_cosf>:
 80052d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052dc:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80052e0:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 80052e4:	4606      	mov	r6, r0
 80052e6:	4688      	mov	r8, r1
 80052e8:	d203      	bcs.n	80052f2 <__kernel_cosf+0x1a>
 80052ea:	f7fb fecd 	bl	8001088 <__aeabi_f2iz>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	d05c      	beq.n	80053ac <__kernel_cosf+0xd4>
 80052f2:	4631      	mov	r1, r6
 80052f4:	4630      	mov	r0, r6
 80052f6:	f7fb fceb 	bl	8000cd0 <__aeabi_fmul>
 80052fa:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80052fe:	4604      	mov	r4, r0
 8005300:	f7fb fce6 	bl	8000cd0 <__aeabi_fmul>
 8005304:	492b      	ldr	r1, [pc, #172]	@ (80053b4 <__kernel_cosf+0xdc>)
 8005306:	4607      	mov	r7, r0
 8005308:	4620      	mov	r0, r4
 800530a:	f7fb fce1 	bl	8000cd0 <__aeabi_fmul>
 800530e:	492a      	ldr	r1, [pc, #168]	@ (80053b8 <__kernel_cosf+0xe0>)
 8005310:	f7fb fbd6 	bl	8000ac0 <__addsf3>
 8005314:	4621      	mov	r1, r4
 8005316:	f7fb fcdb 	bl	8000cd0 <__aeabi_fmul>
 800531a:	4928      	ldr	r1, [pc, #160]	@ (80053bc <__kernel_cosf+0xe4>)
 800531c:	f7fb fbce 	bl	8000abc <__aeabi_fsub>
 8005320:	4621      	mov	r1, r4
 8005322:	f7fb fcd5 	bl	8000cd0 <__aeabi_fmul>
 8005326:	4926      	ldr	r1, [pc, #152]	@ (80053c0 <__kernel_cosf+0xe8>)
 8005328:	f7fb fbca 	bl	8000ac0 <__addsf3>
 800532c:	4621      	mov	r1, r4
 800532e:	f7fb fccf 	bl	8000cd0 <__aeabi_fmul>
 8005332:	4924      	ldr	r1, [pc, #144]	@ (80053c4 <__kernel_cosf+0xec>)
 8005334:	f7fb fbc2 	bl	8000abc <__aeabi_fsub>
 8005338:	4621      	mov	r1, r4
 800533a:	f7fb fcc9 	bl	8000cd0 <__aeabi_fmul>
 800533e:	4922      	ldr	r1, [pc, #136]	@ (80053c8 <__kernel_cosf+0xf0>)
 8005340:	f7fb fbbe 	bl	8000ac0 <__addsf3>
 8005344:	4621      	mov	r1, r4
 8005346:	f7fb fcc3 	bl	8000cd0 <__aeabi_fmul>
 800534a:	4621      	mov	r1, r4
 800534c:	f7fb fcc0 	bl	8000cd0 <__aeabi_fmul>
 8005350:	4641      	mov	r1, r8
 8005352:	4604      	mov	r4, r0
 8005354:	4630      	mov	r0, r6
 8005356:	f7fb fcbb 	bl	8000cd0 <__aeabi_fmul>
 800535a:	4601      	mov	r1, r0
 800535c:	4620      	mov	r0, r4
 800535e:	f7fb fbad 	bl	8000abc <__aeabi_fsub>
 8005362:	4b1a      	ldr	r3, [pc, #104]	@ (80053cc <__kernel_cosf+0xf4>)
 8005364:	4604      	mov	r4, r0
 8005366:	429d      	cmp	r5, r3
 8005368:	d80a      	bhi.n	8005380 <__kernel_cosf+0xa8>
 800536a:	4601      	mov	r1, r0
 800536c:	4638      	mov	r0, r7
 800536e:	f7fb fba5 	bl	8000abc <__aeabi_fsub>
 8005372:	4601      	mov	r1, r0
 8005374:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005378:	f7fb fba0 	bl	8000abc <__aeabi_fsub>
 800537c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005380:	4b13      	ldr	r3, [pc, #76]	@ (80053d0 <__kernel_cosf+0xf8>)
 8005382:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005386:	429d      	cmp	r5, r3
 8005388:	bf8c      	ite	hi
 800538a:	4d12      	ldrhi	r5, [pc, #72]	@ (80053d4 <__kernel_cosf+0xfc>)
 800538c:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8005390:	4629      	mov	r1, r5
 8005392:	f7fb fb93 	bl	8000abc <__aeabi_fsub>
 8005396:	4629      	mov	r1, r5
 8005398:	4606      	mov	r6, r0
 800539a:	4638      	mov	r0, r7
 800539c:	f7fb fb8e 	bl	8000abc <__aeabi_fsub>
 80053a0:	4621      	mov	r1, r4
 80053a2:	f7fb fb8b 	bl	8000abc <__aeabi_fsub>
 80053a6:	4601      	mov	r1, r0
 80053a8:	4630      	mov	r0, r6
 80053aa:	e7e5      	b.n	8005378 <__kernel_cosf+0xa0>
 80053ac:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80053b0:	e7e4      	b.n	800537c <__kernel_cosf+0xa4>
 80053b2:	bf00      	nop
 80053b4:	ad47d74e 	.word	0xad47d74e
 80053b8:	310f74f6 	.word	0x310f74f6
 80053bc:	3493f27c 	.word	0x3493f27c
 80053c0:	37d00d01 	.word	0x37d00d01
 80053c4:	3ab60b61 	.word	0x3ab60b61
 80053c8:	3d2aaaab 	.word	0x3d2aaaab
 80053cc:	3e999999 	.word	0x3e999999
 80053d0:	3f480000 	.word	0x3f480000
 80053d4:	3e900000 	.word	0x3e900000

080053d8 <__kernel_sinf>:
 80053d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053dc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80053e0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80053e4:	4604      	mov	r4, r0
 80053e6:	460f      	mov	r7, r1
 80053e8:	4691      	mov	r9, r2
 80053ea:	d203      	bcs.n	80053f4 <__kernel_sinf+0x1c>
 80053ec:	f7fb fe4c 	bl	8001088 <__aeabi_f2iz>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d035      	beq.n	8005460 <__kernel_sinf+0x88>
 80053f4:	4621      	mov	r1, r4
 80053f6:	4620      	mov	r0, r4
 80053f8:	f7fb fc6a 	bl	8000cd0 <__aeabi_fmul>
 80053fc:	4605      	mov	r5, r0
 80053fe:	4601      	mov	r1, r0
 8005400:	4620      	mov	r0, r4
 8005402:	f7fb fc65 	bl	8000cd0 <__aeabi_fmul>
 8005406:	4929      	ldr	r1, [pc, #164]	@ (80054ac <__kernel_sinf+0xd4>)
 8005408:	4606      	mov	r6, r0
 800540a:	4628      	mov	r0, r5
 800540c:	f7fb fc60 	bl	8000cd0 <__aeabi_fmul>
 8005410:	4927      	ldr	r1, [pc, #156]	@ (80054b0 <__kernel_sinf+0xd8>)
 8005412:	f7fb fb53 	bl	8000abc <__aeabi_fsub>
 8005416:	4629      	mov	r1, r5
 8005418:	f7fb fc5a 	bl	8000cd0 <__aeabi_fmul>
 800541c:	4925      	ldr	r1, [pc, #148]	@ (80054b4 <__kernel_sinf+0xdc>)
 800541e:	f7fb fb4f 	bl	8000ac0 <__addsf3>
 8005422:	4629      	mov	r1, r5
 8005424:	f7fb fc54 	bl	8000cd0 <__aeabi_fmul>
 8005428:	4923      	ldr	r1, [pc, #140]	@ (80054b8 <__kernel_sinf+0xe0>)
 800542a:	f7fb fb47 	bl	8000abc <__aeabi_fsub>
 800542e:	4629      	mov	r1, r5
 8005430:	f7fb fc4e 	bl	8000cd0 <__aeabi_fmul>
 8005434:	4921      	ldr	r1, [pc, #132]	@ (80054bc <__kernel_sinf+0xe4>)
 8005436:	f7fb fb43 	bl	8000ac0 <__addsf3>
 800543a:	4680      	mov	r8, r0
 800543c:	f1b9 0f00 	cmp.w	r9, #0
 8005440:	d111      	bne.n	8005466 <__kernel_sinf+0x8e>
 8005442:	4601      	mov	r1, r0
 8005444:	4628      	mov	r0, r5
 8005446:	f7fb fc43 	bl	8000cd0 <__aeabi_fmul>
 800544a:	491d      	ldr	r1, [pc, #116]	@ (80054c0 <__kernel_sinf+0xe8>)
 800544c:	f7fb fb36 	bl	8000abc <__aeabi_fsub>
 8005450:	4631      	mov	r1, r6
 8005452:	f7fb fc3d 	bl	8000cd0 <__aeabi_fmul>
 8005456:	4601      	mov	r1, r0
 8005458:	4620      	mov	r0, r4
 800545a:	f7fb fb31 	bl	8000ac0 <__addsf3>
 800545e:	4604      	mov	r4, r0
 8005460:	4620      	mov	r0, r4
 8005462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005466:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800546a:	4638      	mov	r0, r7
 800546c:	f7fb fc30 	bl	8000cd0 <__aeabi_fmul>
 8005470:	4641      	mov	r1, r8
 8005472:	4681      	mov	r9, r0
 8005474:	4630      	mov	r0, r6
 8005476:	f7fb fc2b 	bl	8000cd0 <__aeabi_fmul>
 800547a:	4601      	mov	r1, r0
 800547c:	4648      	mov	r0, r9
 800547e:	f7fb fb1d 	bl	8000abc <__aeabi_fsub>
 8005482:	4629      	mov	r1, r5
 8005484:	f7fb fc24 	bl	8000cd0 <__aeabi_fmul>
 8005488:	4639      	mov	r1, r7
 800548a:	f7fb fb17 	bl	8000abc <__aeabi_fsub>
 800548e:	490c      	ldr	r1, [pc, #48]	@ (80054c0 <__kernel_sinf+0xe8>)
 8005490:	4605      	mov	r5, r0
 8005492:	4630      	mov	r0, r6
 8005494:	f7fb fc1c 	bl	8000cd0 <__aeabi_fmul>
 8005498:	4601      	mov	r1, r0
 800549a:	4628      	mov	r0, r5
 800549c:	f7fb fb10 	bl	8000ac0 <__addsf3>
 80054a0:	4601      	mov	r1, r0
 80054a2:	4620      	mov	r0, r4
 80054a4:	f7fb fb0a 	bl	8000abc <__aeabi_fsub>
 80054a8:	e7d9      	b.n	800545e <__kernel_sinf+0x86>
 80054aa:	bf00      	nop
 80054ac:	2f2ec9d3 	.word	0x2f2ec9d3
 80054b0:	32d72f34 	.word	0x32d72f34
 80054b4:	3638ef1b 	.word	0x3638ef1b
 80054b8:	39500d01 	.word	0x39500d01
 80054bc:	3c088889 	.word	0x3c088889
 80054c0:	3e2aaaab 	.word	0x3e2aaaab

080054c4 <__ieee754_atan2f>:
 80054c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80054ca:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80054ce:	4603      	mov	r3, r0
 80054d0:	d805      	bhi.n	80054de <__ieee754_atan2f+0x1a>
 80054d2:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80054d6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80054da:	4607      	mov	r7, r0
 80054dc:	d904      	bls.n	80054e8 <__ieee754_atan2f+0x24>
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fb faee 	bl	8000ac0 <__addsf3>
 80054e4:	4603      	mov	r3, r0
 80054e6:	e010      	b.n	800550a <__ieee754_atan2f+0x46>
 80054e8:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80054ec:	d103      	bne.n	80054f6 <__ieee754_atan2f+0x32>
 80054ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80054f2:	f000 b9d5 	b.w	80058a0 <atanf>
 80054f6:	178c      	asrs	r4, r1, #30
 80054f8:	f004 0402 	and.w	r4, r4, #2
 80054fc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005500:	b92a      	cbnz	r2, 800550e <__ieee754_atan2f+0x4a>
 8005502:	2c02      	cmp	r4, #2
 8005504:	d04b      	beq.n	800559e <__ieee754_atan2f+0xda>
 8005506:	2c03      	cmp	r4, #3
 8005508:	d04b      	beq.n	80055a2 <__ieee754_atan2f+0xde>
 800550a:	4618      	mov	r0, r3
 800550c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800550e:	b91e      	cbnz	r6, 8005518 <__ieee754_atan2f+0x54>
 8005510:	2f00      	cmp	r7, #0
 8005512:	db4c      	blt.n	80055ae <__ieee754_atan2f+0xea>
 8005514:	4b27      	ldr	r3, [pc, #156]	@ (80055b4 <__ieee754_atan2f+0xf0>)
 8005516:	e7f8      	b.n	800550a <__ieee754_atan2f+0x46>
 8005518:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800551c:	d10e      	bne.n	800553c <__ieee754_atan2f+0x78>
 800551e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005522:	f104 34ff 	add.w	r4, r4, #4294967295
 8005526:	d105      	bne.n	8005534 <__ieee754_atan2f+0x70>
 8005528:	2c02      	cmp	r4, #2
 800552a:	d83c      	bhi.n	80055a6 <__ieee754_atan2f+0xe2>
 800552c:	4b22      	ldr	r3, [pc, #136]	@ (80055b8 <__ieee754_atan2f+0xf4>)
 800552e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005532:	e7ea      	b.n	800550a <__ieee754_atan2f+0x46>
 8005534:	2c02      	cmp	r4, #2
 8005536:	d838      	bhi.n	80055aa <__ieee754_atan2f+0xe6>
 8005538:	4b20      	ldr	r3, [pc, #128]	@ (80055bc <__ieee754_atan2f+0xf8>)
 800553a:	e7f8      	b.n	800552e <__ieee754_atan2f+0x6a>
 800553c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005540:	d0e6      	beq.n	8005510 <__ieee754_atan2f+0x4c>
 8005542:	1b92      	subs	r2, r2, r6
 8005544:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8005548:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800554c:	da17      	bge.n	800557e <__ieee754_atan2f+0xba>
 800554e:	2900      	cmp	r1, #0
 8005550:	da01      	bge.n	8005556 <__ieee754_atan2f+0x92>
 8005552:	303c      	adds	r0, #60	@ 0x3c
 8005554:	db15      	blt.n	8005582 <__ieee754_atan2f+0xbe>
 8005556:	4618      	mov	r0, r3
 8005558:	f7fb fc6e 	bl	8000e38 <__aeabi_fdiv>
 800555c:	f000 faac 	bl	8005ab8 <fabsf>
 8005560:	f000 f99e 	bl	80058a0 <atanf>
 8005564:	4603      	mov	r3, r0
 8005566:	2c01      	cmp	r4, #1
 8005568:	d00d      	beq.n	8005586 <__ieee754_atan2f+0xc2>
 800556a:	2c02      	cmp	r4, #2
 800556c:	d00e      	beq.n	800558c <__ieee754_atan2f+0xc8>
 800556e:	2c00      	cmp	r4, #0
 8005570:	d0cb      	beq.n	800550a <__ieee754_atan2f+0x46>
 8005572:	4913      	ldr	r1, [pc, #76]	@ (80055c0 <__ieee754_atan2f+0xfc>)
 8005574:	4618      	mov	r0, r3
 8005576:	f7fb faa3 	bl	8000ac0 <__addsf3>
 800557a:	4912      	ldr	r1, [pc, #72]	@ (80055c4 <__ieee754_atan2f+0x100>)
 800557c:	e00c      	b.n	8005598 <__ieee754_atan2f+0xd4>
 800557e:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <__ieee754_atan2f+0xf0>)
 8005580:	e7f1      	b.n	8005566 <__ieee754_atan2f+0xa2>
 8005582:	2300      	movs	r3, #0
 8005584:	e7ef      	b.n	8005566 <__ieee754_atan2f+0xa2>
 8005586:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800558a:	e7be      	b.n	800550a <__ieee754_atan2f+0x46>
 800558c:	490c      	ldr	r1, [pc, #48]	@ (80055c0 <__ieee754_atan2f+0xfc>)
 800558e:	4618      	mov	r0, r3
 8005590:	f7fb fa96 	bl	8000ac0 <__addsf3>
 8005594:	4601      	mov	r1, r0
 8005596:	480b      	ldr	r0, [pc, #44]	@ (80055c4 <__ieee754_atan2f+0x100>)
 8005598:	f7fb fa90 	bl	8000abc <__aeabi_fsub>
 800559c:	e7a2      	b.n	80054e4 <__ieee754_atan2f+0x20>
 800559e:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <__ieee754_atan2f+0x100>)
 80055a0:	e7b3      	b.n	800550a <__ieee754_atan2f+0x46>
 80055a2:	4b09      	ldr	r3, [pc, #36]	@ (80055c8 <__ieee754_atan2f+0x104>)
 80055a4:	e7b1      	b.n	800550a <__ieee754_atan2f+0x46>
 80055a6:	4b09      	ldr	r3, [pc, #36]	@ (80055cc <__ieee754_atan2f+0x108>)
 80055a8:	e7af      	b.n	800550a <__ieee754_atan2f+0x46>
 80055aa:	2300      	movs	r3, #0
 80055ac:	e7ad      	b.n	800550a <__ieee754_atan2f+0x46>
 80055ae:	4b08      	ldr	r3, [pc, #32]	@ (80055d0 <__ieee754_atan2f+0x10c>)
 80055b0:	e7ab      	b.n	800550a <__ieee754_atan2f+0x46>
 80055b2:	bf00      	nop
 80055b4:	3fc90fdb 	.word	0x3fc90fdb
 80055b8:	080062a4 	.word	0x080062a4
 80055bc:	08006298 	.word	0x08006298
 80055c0:	33bbbd2e 	.word	0x33bbbd2e
 80055c4:	40490fdb 	.word	0x40490fdb
 80055c8:	c0490fdb 	.word	0xc0490fdb
 80055cc:	3f490fdb 	.word	0x3f490fdb
 80055d0:	bfc90fdb 	.word	0xbfc90fdb

080055d4 <__ieee754_rem_pio2f>:
 80055d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d8:	4aa4      	ldr	r2, [pc, #656]	@ (800586c <__ieee754_rem_pio2f+0x298>)
 80055da:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80055de:	4590      	cmp	r8, r2
 80055e0:	460c      	mov	r4, r1
 80055e2:	4682      	mov	sl, r0
 80055e4:	b087      	sub	sp, #28
 80055e6:	d804      	bhi.n	80055f2 <__ieee754_rem_pio2f+0x1e>
 80055e8:	2300      	movs	r3, #0
 80055ea:	6008      	str	r0, [r1, #0]
 80055ec:	604b      	str	r3, [r1, #4]
 80055ee:	2500      	movs	r5, #0
 80055f0:	e01d      	b.n	800562e <__ieee754_rem_pio2f+0x5a>
 80055f2:	4a9f      	ldr	r2, [pc, #636]	@ (8005870 <__ieee754_rem_pio2f+0x29c>)
 80055f4:	4590      	cmp	r8, r2
 80055f6:	d84f      	bhi.n	8005698 <__ieee754_rem_pio2f+0xc4>
 80055f8:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80055fc:	2800      	cmp	r0, #0
 80055fe:	499d      	ldr	r1, [pc, #628]	@ (8005874 <__ieee754_rem_pio2f+0x2a0>)
 8005600:	4f9d      	ldr	r7, [pc, #628]	@ (8005878 <__ieee754_rem_pio2f+0x2a4>)
 8005602:	f025 050f 	bic.w	r5, r5, #15
 8005606:	dd24      	ble.n	8005652 <__ieee754_rem_pio2f+0x7e>
 8005608:	f7fb fa58 	bl	8000abc <__aeabi_fsub>
 800560c:	42bd      	cmp	r5, r7
 800560e:	4606      	mov	r6, r0
 8005610:	d011      	beq.n	8005636 <__ieee754_rem_pio2f+0x62>
 8005612:	499a      	ldr	r1, [pc, #616]	@ (800587c <__ieee754_rem_pio2f+0x2a8>)
 8005614:	f7fb fa52 	bl	8000abc <__aeabi_fsub>
 8005618:	4601      	mov	r1, r0
 800561a:	4605      	mov	r5, r0
 800561c:	4630      	mov	r0, r6
 800561e:	f7fb fa4d 	bl	8000abc <__aeabi_fsub>
 8005622:	4996      	ldr	r1, [pc, #600]	@ (800587c <__ieee754_rem_pio2f+0x2a8>)
 8005624:	f7fb fa4a 	bl	8000abc <__aeabi_fsub>
 8005628:	6025      	str	r5, [r4, #0]
 800562a:	2501      	movs	r5, #1
 800562c:	6060      	str	r0, [r4, #4]
 800562e:	4628      	mov	r0, r5
 8005630:	b007      	add	sp, #28
 8005632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005636:	4992      	ldr	r1, [pc, #584]	@ (8005880 <__ieee754_rem_pio2f+0x2ac>)
 8005638:	f7fb fa40 	bl	8000abc <__aeabi_fsub>
 800563c:	4991      	ldr	r1, [pc, #580]	@ (8005884 <__ieee754_rem_pio2f+0x2b0>)
 800563e:	4606      	mov	r6, r0
 8005640:	f7fb fa3c 	bl	8000abc <__aeabi_fsub>
 8005644:	4601      	mov	r1, r0
 8005646:	4605      	mov	r5, r0
 8005648:	4630      	mov	r0, r6
 800564a:	f7fb fa37 	bl	8000abc <__aeabi_fsub>
 800564e:	498d      	ldr	r1, [pc, #564]	@ (8005884 <__ieee754_rem_pio2f+0x2b0>)
 8005650:	e7e8      	b.n	8005624 <__ieee754_rem_pio2f+0x50>
 8005652:	f7fb fa35 	bl	8000ac0 <__addsf3>
 8005656:	42bd      	cmp	r5, r7
 8005658:	4606      	mov	r6, r0
 800565a:	d00f      	beq.n	800567c <__ieee754_rem_pio2f+0xa8>
 800565c:	4987      	ldr	r1, [pc, #540]	@ (800587c <__ieee754_rem_pio2f+0x2a8>)
 800565e:	f7fb fa2f 	bl	8000ac0 <__addsf3>
 8005662:	4601      	mov	r1, r0
 8005664:	4605      	mov	r5, r0
 8005666:	4630      	mov	r0, r6
 8005668:	f7fb fa28 	bl	8000abc <__aeabi_fsub>
 800566c:	4983      	ldr	r1, [pc, #524]	@ (800587c <__ieee754_rem_pio2f+0x2a8>)
 800566e:	f7fb fa27 	bl	8000ac0 <__addsf3>
 8005672:	6025      	str	r5, [r4, #0]
 8005674:	6060      	str	r0, [r4, #4]
 8005676:	f04f 35ff 	mov.w	r5, #4294967295
 800567a:	e7d8      	b.n	800562e <__ieee754_rem_pio2f+0x5a>
 800567c:	4980      	ldr	r1, [pc, #512]	@ (8005880 <__ieee754_rem_pio2f+0x2ac>)
 800567e:	f7fb fa1f 	bl	8000ac0 <__addsf3>
 8005682:	4980      	ldr	r1, [pc, #512]	@ (8005884 <__ieee754_rem_pio2f+0x2b0>)
 8005684:	4606      	mov	r6, r0
 8005686:	f7fb fa1b 	bl	8000ac0 <__addsf3>
 800568a:	4601      	mov	r1, r0
 800568c:	4605      	mov	r5, r0
 800568e:	4630      	mov	r0, r6
 8005690:	f7fb fa14 	bl	8000abc <__aeabi_fsub>
 8005694:	497b      	ldr	r1, [pc, #492]	@ (8005884 <__ieee754_rem_pio2f+0x2b0>)
 8005696:	e7ea      	b.n	800566e <__ieee754_rem_pio2f+0x9a>
 8005698:	4a7b      	ldr	r2, [pc, #492]	@ (8005888 <__ieee754_rem_pio2f+0x2b4>)
 800569a:	4590      	cmp	r8, r2
 800569c:	f200 8095 	bhi.w	80057ca <__ieee754_rem_pio2f+0x1f6>
 80056a0:	f000 fa0a 	bl	8005ab8 <fabsf>
 80056a4:	4979      	ldr	r1, [pc, #484]	@ (800588c <__ieee754_rem_pio2f+0x2b8>)
 80056a6:	4606      	mov	r6, r0
 80056a8:	f7fb fb12 	bl	8000cd0 <__aeabi_fmul>
 80056ac:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80056b0:	f7fb fa06 	bl	8000ac0 <__addsf3>
 80056b4:	f7fb fce8 	bl	8001088 <__aeabi_f2iz>
 80056b8:	4605      	mov	r5, r0
 80056ba:	f7fb fab5 	bl	8000c28 <__aeabi_i2f>
 80056be:	496d      	ldr	r1, [pc, #436]	@ (8005874 <__ieee754_rem_pio2f+0x2a0>)
 80056c0:	4681      	mov	r9, r0
 80056c2:	f7fb fb05 	bl	8000cd0 <__aeabi_fmul>
 80056c6:	4601      	mov	r1, r0
 80056c8:	4630      	mov	r0, r6
 80056ca:	f7fb f9f7 	bl	8000abc <__aeabi_fsub>
 80056ce:	496b      	ldr	r1, [pc, #428]	@ (800587c <__ieee754_rem_pio2f+0x2a8>)
 80056d0:	4607      	mov	r7, r0
 80056d2:	4648      	mov	r0, r9
 80056d4:	f7fb fafc 	bl	8000cd0 <__aeabi_fmul>
 80056d8:	2d1f      	cmp	r5, #31
 80056da:	4606      	mov	r6, r0
 80056dc:	dc0e      	bgt.n	80056fc <__ieee754_rem_pio2f+0x128>
 80056de:	4a6c      	ldr	r2, [pc, #432]	@ (8005890 <__ieee754_rem_pio2f+0x2bc>)
 80056e0:	1e69      	subs	r1, r5, #1
 80056e2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80056e6:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80056ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d004      	beq.n	80056fc <__ieee754_rem_pio2f+0x128>
 80056f2:	4631      	mov	r1, r6
 80056f4:	4638      	mov	r0, r7
 80056f6:	f7fb f9e1 	bl	8000abc <__aeabi_fsub>
 80056fa:	e00b      	b.n	8005714 <__ieee754_rem_pio2f+0x140>
 80056fc:	4631      	mov	r1, r6
 80056fe:	4638      	mov	r0, r7
 8005700:	f7fb f9dc 	bl	8000abc <__aeabi_fsub>
 8005704:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005708:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 800570c:	2b08      	cmp	r3, #8
 800570e:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8005712:	dc01      	bgt.n	8005718 <__ieee754_rem_pio2f+0x144>
 8005714:	6020      	str	r0, [r4, #0]
 8005716:	e026      	b.n	8005766 <__ieee754_rem_pio2f+0x192>
 8005718:	4959      	ldr	r1, [pc, #356]	@ (8005880 <__ieee754_rem_pio2f+0x2ac>)
 800571a:	4648      	mov	r0, r9
 800571c:	f7fb fad8 	bl	8000cd0 <__aeabi_fmul>
 8005720:	4606      	mov	r6, r0
 8005722:	4601      	mov	r1, r0
 8005724:	4638      	mov	r0, r7
 8005726:	f7fb f9c9 	bl	8000abc <__aeabi_fsub>
 800572a:	4601      	mov	r1, r0
 800572c:	4680      	mov	r8, r0
 800572e:	4638      	mov	r0, r7
 8005730:	f7fb f9c4 	bl	8000abc <__aeabi_fsub>
 8005734:	4631      	mov	r1, r6
 8005736:	f7fb f9c1 	bl	8000abc <__aeabi_fsub>
 800573a:	4606      	mov	r6, r0
 800573c:	4951      	ldr	r1, [pc, #324]	@ (8005884 <__ieee754_rem_pio2f+0x2b0>)
 800573e:	4648      	mov	r0, r9
 8005740:	f7fb fac6 	bl	8000cd0 <__aeabi_fmul>
 8005744:	4631      	mov	r1, r6
 8005746:	f7fb f9b9 	bl	8000abc <__aeabi_fsub>
 800574a:	4601      	mov	r1, r0
 800574c:	4606      	mov	r6, r0
 800574e:	4640      	mov	r0, r8
 8005750:	f7fb f9b4 	bl	8000abc <__aeabi_fsub>
 8005754:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005758:	ebab 0b03 	sub.w	fp, fp, r3
 800575c:	f1bb 0f19 	cmp.w	fp, #25
 8005760:	dc18      	bgt.n	8005794 <__ieee754_rem_pio2f+0x1c0>
 8005762:	4647      	mov	r7, r8
 8005764:	6020      	str	r0, [r4, #0]
 8005766:	f8d4 8000 	ldr.w	r8, [r4]
 800576a:	4638      	mov	r0, r7
 800576c:	4641      	mov	r1, r8
 800576e:	f7fb f9a5 	bl	8000abc <__aeabi_fsub>
 8005772:	4631      	mov	r1, r6
 8005774:	f7fb f9a2 	bl	8000abc <__aeabi_fsub>
 8005778:	f1ba 0f00 	cmp.w	sl, #0
 800577c:	6060      	str	r0, [r4, #4]
 800577e:	f6bf af56 	bge.w	800562e <__ieee754_rem_pio2f+0x5a>
 8005782:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8005786:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800578a:	f8c4 8000 	str.w	r8, [r4]
 800578e:	6060      	str	r0, [r4, #4]
 8005790:	426d      	negs	r5, r5
 8005792:	e74c      	b.n	800562e <__ieee754_rem_pio2f+0x5a>
 8005794:	493f      	ldr	r1, [pc, #252]	@ (8005894 <__ieee754_rem_pio2f+0x2c0>)
 8005796:	4648      	mov	r0, r9
 8005798:	f7fb fa9a 	bl	8000cd0 <__aeabi_fmul>
 800579c:	4606      	mov	r6, r0
 800579e:	4601      	mov	r1, r0
 80057a0:	4640      	mov	r0, r8
 80057a2:	f7fb f98b 	bl	8000abc <__aeabi_fsub>
 80057a6:	4601      	mov	r1, r0
 80057a8:	4607      	mov	r7, r0
 80057aa:	4640      	mov	r0, r8
 80057ac:	f7fb f986 	bl	8000abc <__aeabi_fsub>
 80057b0:	4631      	mov	r1, r6
 80057b2:	f7fb f983 	bl	8000abc <__aeabi_fsub>
 80057b6:	4606      	mov	r6, r0
 80057b8:	4937      	ldr	r1, [pc, #220]	@ (8005898 <__ieee754_rem_pio2f+0x2c4>)
 80057ba:	4648      	mov	r0, r9
 80057bc:	f7fb fa88 	bl	8000cd0 <__aeabi_fmul>
 80057c0:	4631      	mov	r1, r6
 80057c2:	f7fb f97b 	bl	8000abc <__aeabi_fsub>
 80057c6:	4606      	mov	r6, r0
 80057c8:	e793      	b.n	80056f2 <__ieee754_rem_pio2f+0x11e>
 80057ca:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80057ce:	d305      	bcc.n	80057dc <__ieee754_rem_pio2f+0x208>
 80057d0:	4601      	mov	r1, r0
 80057d2:	f7fb f973 	bl	8000abc <__aeabi_fsub>
 80057d6:	6060      	str	r0, [r4, #4]
 80057d8:	6020      	str	r0, [r4, #0]
 80057da:	e708      	b.n	80055ee <__ieee754_rem_pio2f+0x1a>
 80057dc:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80057e0:	3e86      	subs	r6, #134	@ 0x86
 80057e2:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 80057e6:	4640      	mov	r0, r8
 80057e8:	f7fb fc4e 	bl	8001088 <__aeabi_f2iz>
 80057ec:	f7fb fa1c 	bl	8000c28 <__aeabi_i2f>
 80057f0:	4601      	mov	r1, r0
 80057f2:	9003      	str	r0, [sp, #12]
 80057f4:	4640      	mov	r0, r8
 80057f6:	f7fb f961 	bl	8000abc <__aeabi_fsub>
 80057fa:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80057fe:	f7fb fa67 	bl	8000cd0 <__aeabi_fmul>
 8005802:	4607      	mov	r7, r0
 8005804:	f7fb fc40 	bl	8001088 <__aeabi_f2iz>
 8005808:	f7fb fa0e 	bl	8000c28 <__aeabi_i2f>
 800580c:	4601      	mov	r1, r0
 800580e:	9004      	str	r0, [sp, #16]
 8005810:	4605      	mov	r5, r0
 8005812:	4638      	mov	r0, r7
 8005814:	f7fb f952 	bl	8000abc <__aeabi_fsub>
 8005818:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800581c:	f7fb fa58 	bl	8000cd0 <__aeabi_fmul>
 8005820:	2100      	movs	r1, #0
 8005822:	9005      	str	r0, [sp, #20]
 8005824:	f7fb fbe8 	bl	8000ff8 <__aeabi_fcmpeq>
 8005828:	b1f0      	cbz	r0, 8005868 <__ieee754_rem_pio2f+0x294>
 800582a:	2100      	movs	r1, #0
 800582c:	4628      	mov	r0, r5
 800582e:	f7fb fbe3 	bl	8000ff8 <__aeabi_fcmpeq>
 8005832:	2800      	cmp	r0, #0
 8005834:	bf14      	ite	ne
 8005836:	2301      	movne	r3, #1
 8005838:	2302      	moveq	r3, #2
 800583a:	4a18      	ldr	r2, [pc, #96]	@ (800589c <__ieee754_rem_pio2f+0x2c8>)
 800583c:	4621      	mov	r1, r4
 800583e:	9201      	str	r2, [sp, #4]
 8005840:	2202      	movs	r2, #2
 8005842:	a803      	add	r0, sp, #12
 8005844:	9200      	str	r2, [sp, #0]
 8005846:	4632      	mov	r2, r6
 8005848:	f000 f93a 	bl	8005ac0 <__kernel_rem_pio2f>
 800584c:	f1ba 0f00 	cmp.w	sl, #0
 8005850:	4605      	mov	r5, r0
 8005852:	f6bf aeec 	bge.w	800562e <__ieee754_rem_pio2f+0x5a>
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	6863      	ldr	r3, [r4, #4]
 8005860:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005864:	6063      	str	r3, [r4, #4]
 8005866:	e793      	b.n	8005790 <__ieee754_rem_pio2f+0x1bc>
 8005868:	2303      	movs	r3, #3
 800586a:	e7e6      	b.n	800583a <__ieee754_rem_pio2f+0x266>
 800586c:	3f490fd8 	.word	0x3f490fd8
 8005870:	4016cbe3 	.word	0x4016cbe3
 8005874:	3fc90f80 	.word	0x3fc90f80
 8005878:	3fc90fd0 	.word	0x3fc90fd0
 800587c:	37354443 	.word	0x37354443
 8005880:	37354400 	.word	0x37354400
 8005884:	2e85a308 	.word	0x2e85a308
 8005888:	43490f80 	.word	0x43490f80
 800588c:	3f22f984 	.word	0x3f22f984
 8005890:	080062b0 	.word	0x080062b0
 8005894:	2e85a300 	.word	0x2e85a300
 8005898:	248d3132 	.word	0x248d3132
 800589c:	08006330 	.word	0x08006330

080058a0 <atanf>:
 80058a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058a4:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80058a8:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 80058ac:	4604      	mov	r4, r0
 80058ae:	4680      	mov	r8, r0
 80058b0:	d30e      	bcc.n	80058d0 <atanf+0x30>
 80058b2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80058b6:	d904      	bls.n	80058c2 <atanf+0x22>
 80058b8:	4601      	mov	r1, r0
 80058ba:	f7fb f901 	bl	8000ac0 <__addsf3>
 80058be:	4604      	mov	r4, r0
 80058c0:	e003      	b.n	80058ca <atanf+0x2a>
 80058c2:	2800      	cmp	r0, #0
 80058c4:	f340 80ce 	ble.w	8005a64 <atanf+0x1c4>
 80058c8:	4c67      	ldr	r4, [pc, #412]	@ (8005a68 <atanf+0x1c8>)
 80058ca:	4620      	mov	r0, r4
 80058cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058d0:	4b66      	ldr	r3, [pc, #408]	@ (8005a6c <atanf+0x1cc>)
 80058d2:	429d      	cmp	r5, r3
 80058d4:	d80e      	bhi.n	80058f4 <atanf+0x54>
 80058d6:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 80058da:	d208      	bcs.n	80058ee <atanf+0x4e>
 80058dc:	4964      	ldr	r1, [pc, #400]	@ (8005a70 <atanf+0x1d0>)
 80058de:	f7fb f8ef 	bl	8000ac0 <__addsf3>
 80058e2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80058e6:	f7fb fbaf 	bl	8001048 <__aeabi_fcmpgt>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d1ed      	bne.n	80058ca <atanf+0x2a>
 80058ee:	f04f 36ff 	mov.w	r6, #4294967295
 80058f2:	e01c      	b.n	800592e <atanf+0x8e>
 80058f4:	f000 f8e0 	bl	8005ab8 <fabsf>
 80058f8:	4b5e      	ldr	r3, [pc, #376]	@ (8005a74 <atanf+0x1d4>)
 80058fa:	4604      	mov	r4, r0
 80058fc:	429d      	cmp	r5, r3
 80058fe:	d87c      	bhi.n	80059fa <atanf+0x15a>
 8005900:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8005904:	429d      	cmp	r5, r3
 8005906:	d867      	bhi.n	80059d8 <atanf+0x138>
 8005908:	4601      	mov	r1, r0
 800590a:	f7fb f8d9 	bl	8000ac0 <__addsf3>
 800590e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005912:	f7fb f8d3 	bl	8000abc <__aeabi_fsub>
 8005916:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800591a:	4605      	mov	r5, r0
 800591c:	4620      	mov	r0, r4
 800591e:	f7fb f8cf 	bl	8000ac0 <__addsf3>
 8005922:	4601      	mov	r1, r0
 8005924:	4628      	mov	r0, r5
 8005926:	f7fb fa87 	bl	8000e38 <__aeabi_fdiv>
 800592a:	2600      	movs	r6, #0
 800592c:	4604      	mov	r4, r0
 800592e:	4621      	mov	r1, r4
 8005930:	4620      	mov	r0, r4
 8005932:	f7fb f9cd 	bl	8000cd0 <__aeabi_fmul>
 8005936:	4601      	mov	r1, r0
 8005938:	4607      	mov	r7, r0
 800593a:	f7fb f9c9 	bl	8000cd0 <__aeabi_fmul>
 800593e:	4605      	mov	r5, r0
 8005940:	494d      	ldr	r1, [pc, #308]	@ (8005a78 <atanf+0x1d8>)
 8005942:	f7fb f9c5 	bl	8000cd0 <__aeabi_fmul>
 8005946:	494d      	ldr	r1, [pc, #308]	@ (8005a7c <atanf+0x1dc>)
 8005948:	f7fb f8ba 	bl	8000ac0 <__addsf3>
 800594c:	4629      	mov	r1, r5
 800594e:	f7fb f9bf 	bl	8000cd0 <__aeabi_fmul>
 8005952:	494b      	ldr	r1, [pc, #300]	@ (8005a80 <atanf+0x1e0>)
 8005954:	f7fb f8b4 	bl	8000ac0 <__addsf3>
 8005958:	4629      	mov	r1, r5
 800595a:	f7fb f9b9 	bl	8000cd0 <__aeabi_fmul>
 800595e:	4949      	ldr	r1, [pc, #292]	@ (8005a84 <atanf+0x1e4>)
 8005960:	f7fb f8ae 	bl	8000ac0 <__addsf3>
 8005964:	4629      	mov	r1, r5
 8005966:	f7fb f9b3 	bl	8000cd0 <__aeabi_fmul>
 800596a:	4947      	ldr	r1, [pc, #284]	@ (8005a88 <atanf+0x1e8>)
 800596c:	f7fb f8a8 	bl	8000ac0 <__addsf3>
 8005970:	4629      	mov	r1, r5
 8005972:	f7fb f9ad 	bl	8000cd0 <__aeabi_fmul>
 8005976:	4945      	ldr	r1, [pc, #276]	@ (8005a8c <atanf+0x1ec>)
 8005978:	f7fb f8a2 	bl	8000ac0 <__addsf3>
 800597c:	4639      	mov	r1, r7
 800597e:	f7fb f9a7 	bl	8000cd0 <__aeabi_fmul>
 8005982:	4943      	ldr	r1, [pc, #268]	@ (8005a90 <atanf+0x1f0>)
 8005984:	4607      	mov	r7, r0
 8005986:	4628      	mov	r0, r5
 8005988:	f7fb f9a2 	bl	8000cd0 <__aeabi_fmul>
 800598c:	4941      	ldr	r1, [pc, #260]	@ (8005a94 <atanf+0x1f4>)
 800598e:	f7fb f895 	bl	8000abc <__aeabi_fsub>
 8005992:	4629      	mov	r1, r5
 8005994:	f7fb f99c 	bl	8000cd0 <__aeabi_fmul>
 8005998:	493f      	ldr	r1, [pc, #252]	@ (8005a98 <atanf+0x1f8>)
 800599a:	f7fb f88f 	bl	8000abc <__aeabi_fsub>
 800599e:	4629      	mov	r1, r5
 80059a0:	f7fb f996 	bl	8000cd0 <__aeabi_fmul>
 80059a4:	493d      	ldr	r1, [pc, #244]	@ (8005a9c <atanf+0x1fc>)
 80059a6:	f7fb f889 	bl	8000abc <__aeabi_fsub>
 80059aa:	4629      	mov	r1, r5
 80059ac:	f7fb f990 	bl	8000cd0 <__aeabi_fmul>
 80059b0:	493b      	ldr	r1, [pc, #236]	@ (8005aa0 <atanf+0x200>)
 80059b2:	f7fb f883 	bl	8000abc <__aeabi_fsub>
 80059b6:	4629      	mov	r1, r5
 80059b8:	f7fb f98a 	bl	8000cd0 <__aeabi_fmul>
 80059bc:	4601      	mov	r1, r0
 80059be:	4638      	mov	r0, r7
 80059c0:	f7fb f87e 	bl	8000ac0 <__addsf3>
 80059c4:	4621      	mov	r1, r4
 80059c6:	f7fb f983 	bl	8000cd0 <__aeabi_fmul>
 80059ca:	1c73      	adds	r3, r6, #1
 80059cc:	4601      	mov	r1, r0
 80059ce:	d133      	bne.n	8005a38 <atanf+0x198>
 80059d0:	4620      	mov	r0, r4
 80059d2:	f7fb f873 	bl	8000abc <__aeabi_fsub>
 80059d6:	e772      	b.n	80058be <atanf+0x1e>
 80059d8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80059dc:	f7fb f86e 	bl	8000abc <__aeabi_fsub>
 80059e0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80059e4:	4605      	mov	r5, r0
 80059e6:	4620      	mov	r0, r4
 80059e8:	f7fb f86a 	bl	8000ac0 <__addsf3>
 80059ec:	4601      	mov	r1, r0
 80059ee:	4628      	mov	r0, r5
 80059f0:	f7fb fa22 	bl	8000e38 <__aeabi_fdiv>
 80059f4:	2601      	movs	r6, #1
 80059f6:	4604      	mov	r4, r0
 80059f8:	e799      	b.n	800592e <atanf+0x8e>
 80059fa:	4b2a      	ldr	r3, [pc, #168]	@ (8005aa4 <atanf+0x204>)
 80059fc:	429d      	cmp	r5, r3
 80059fe:	d814      	bhi.n	8005a2a <atanf+0x18a>
 8005a00:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8005a04:	f7fb f85a 	bl	8000abc <__aeabi_fsub>
 8005a08:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8005a0c:	4605      	mov	r5, r0
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f7fb f95e 	bl	8000cd0 <__aeabi_fmul>
 8005a14:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005a18:	f7fb f852 	bl	8000ac0 <__addsf3>
 8005a1c:	4601      	mov	r1, r0
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f7fb fa0a 	bl	8000e38 <__aeabi_fdiv>
 8005a24:	2602      	movs	r6, #2
 8005a26:	4604      	mov	r4, r0
 8005a28:	e781      	b.n	800592e <atanf+0x8e>
 8005a2a:	4601      	mov	r1, r0
 8005a2c:	481e      	ldr	r0, [pc, #120]	@ (8005aa8 <atanf+0x208>)
 8005a2e:	f7fb fa03 	bl	8000e38 <__aeabi_fdiv>
 8005a32:	2603      	movs	r6, #3
 8005a34:	4604      	mov	r4, r0
 8005a36:	e77a      	b.n	800592e <atanf+0x8e>
 8005a38:	4b1c      	ldr	r3, [pc, #112]	@ (8005aac <atanf+0x20c>)
 8005a3a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8005a3e:	f7fb f83d 	bl	8000abc <__aeabi_fsub>
 8005a42:	4621      	mov	r1, r4
 8005a44:	f7fb f83a 	bl	8000abc <__aeabi_fsub>
 8005a48:	4b19      	ldr	r3, [pc, #100]	@ (8005ab0 <atanf+0x210>)
 8005a4a:	4601      	mov	r1, r0
 8005a4c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005a50:	f7fb f834 	bl	8000abc <__aeabi_fsub>
 8005a54:	f1b8 0f00 	cmp.w	r8, #0
 8005a58:	4604      	mov	r4, r0
 8005a5a:	f6bf af36 	bge.w	80058ca <atanf+0x2a>
 8005a5e:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8005a62:	e732      	b.n	80058ca <atanf+0x2a>
 8005a64:	4c13      	ldr	r4, [pc, #76]	@ (8005ab4 <atanf+0x214>)
 8005a66:	e730      	b.n	80058ca <atanf+0x2a>
 8005a68:	3fc90fdb 	.word	0x3fc90fdb
 8005a6c:	3edfffff 	.word	0x3edfffff
 8005a70:	7149f2ca 	.word	0x7149f2ca
 8005a74:	3f97ffff 	.word	0x3f97ffff
 8005a78:	3c8569d7 	.word	0x3c8569d7
 8005a7c:	3d4bda59 	.word	0x3d4bda59
 8005a80:	3d886b35 	.word	0x3d886b35
 8005a84:	3dba2e6e 	.word	0x3dba2e6e
 8005a88:	3e124925 	.word	0x3e124925
 8005a8c:	3eaaaaab 	.word	0x3eaaaaab
 8005a90:	bd15a221 	.word	0xbd15a221
 8005a94:	3d6ef16b 	.word	0x3d6ef16b
 8005a98:	3d9d8795 	.word	0x3d9d8795
 8005a9c:	3de38e38 	.word	0x3de38e38
 8005aa0:	3e4ccccd 	.word	0x3e4ccccd
 8005aa4:	401bffff 	.word	0x401bffff
 8005aa8:	bf800000 	.word	0xbf800000
 8005aac:	08006648 	.word	0x08006648
 8005ab0:	08006658 	.word	0x08006658
 8005ab4:	bfc90fdb 	.word	0xbfc90fdb

08005ab8 <fabsf>:
 8005ab8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005abc:	4770      	bx	lr
	...

08005ac0 <__kernel_rem_pio2f>:
 8005ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ac4:	b0db      	sub	sp, #364	@ 0x16c
 8005ac6:	9202      	str	r2, [sp, #8]
 8005ac8:	9304      	str	r3, [sp, #16]
 8005aca:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8005acc:	4bac      	ldr	r3, [pc, #688]	@ (8005d80 <__kernel_rem_pio2f+0x2c0>)
 8005ace:	9005      	str	r0, [sp, #20]
 8005ad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ad4:	9100      	str	r1, [sp, #0]
 8005ad6:	9301      	str	r3, [sp, #4]
 8005ad8:	9b04      	ldr	r3, [sp, #16]
 8005ada:	3b01      	subs	r3, #1
 8005adc:	9303      	str	r3, [sp, #12]
 8005ade:	9b02      	ldr	r3, [sp, #8]
 8005ae0:	1d1a      	adds	r2, r3, #4
 8005ae2:	f2c0 8099 	blt.w	8005c18 <__kernel_rem_pio2f+0x158>
 8005ae6:	1edc      	subs	r4, r3, #3
 8005ae8:	bf48      	it	mi
 8005aea:	1d1c      	addmi	r4, r3, #4
 8005aec:	10e4      	asrs	r4, r4, #3
 8005aee:	2500      	movs	r5, #0
 8005af0:	f04f 0b00 	mov.w	fp, #0
 8005af4:	1c67      	adds	r7, r4, #1
 8005af6:	00fb      	lsls	r3, r7, #3
 8005af8:	9306      	str	r3, [sp, #24]
 8005afa:	9b02      	ldr	r3, [sp, #8]
 8005afc:	9a03      	ldr	r2, [sp, #12]
 8005afe:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8005b02:	9b01      	ldr	r3, [sp, #4]
 8005b04:	eba4 0802 	sub.w	r8, r4, r2
 8005b08:	eb03 0902 	add.w	r9, r3, r2
 8005b0c:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8005b0e:	ae1e      	add	r6, sp, #120	@ 0x78
 8005b10:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8005b14:	454d      	cmp	r5, r9
 8005b16:	f340 8081 	ble.w	8005c1c <__kernel_rem_pio2f+0x15c>
 8005b1a:	9a04      	ldr	r2, [sp, #16]
 8005b1c:	ab1e      	add	r3, sp, #120	@ 0x78
 8005b1e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8005b22:	f04f 0900 	mov.w	r9, #0
 8005b26:	2300      	movs	r3, #0
 8005b28:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8005b2c:	9a01      	ldr	r2, [sp, #4]
 8005b2e:	4591      	cmp	r9, r2
 8005b30:	f340 809a 	ble.w	8005c68 <__kernel_rem_pio2f+0x1a8>
 8005b34:	4613      	mov	r3, r2
 8005b36:	aa0a      	add	r2, sp, #40	@ 0x28
 8005b38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005b3c:	9308      	str	r3, [sp, #32]
 8005b3e:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8005b40:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005b44:	9c01      	ldr	r4, [sp, #4]
 8005b46:	9307      	str	r3, [sp, #28]
 8005b48:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8005b4c:	4646      	mov	r6, r8
 8005b4e:	4625      	mov	r5, r4
 8005b50:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8005b54:	ab5a      	add	r3, sp, #360	@ 0x168
 8005b56:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005b5a:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8005b5e:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8005b62:	2d00      	cmp	r5, #0
 8005b64:	f300 8085 	bgt.w	8005c72 <__kernel_rem_pio2f+0x1b2>
 8005b68:	4639      	mov	r1, r7
 8005b6a:	4658      	mov	r0, fp
 8005b6c:	f000 fa46 	bl	8005ffc <scalbnf>
 8005b70:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8005b74:	4605      	mov	r5, r0
 8005b76:	f7fb f8ab 	bl	8000cd0 <__aeabi_fmul>
 8005b7a:	f000 fa8b 	bl	8006094 <floorf>
 8005b7e:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8005b82:	f7fb f8a5 	bl	8000cd0 <__aeabi_fmul>
 8005b86:	4601      	mov	r1, r0
 8005b88:	4628      	mov	r0, r5
 8005b8a:	f7fa ff97 	bl	8000abc <__aeabi_fsub>
 8005b8e:	4605      	mov	r5, r0
 8005b90:	f7fb fa7a 	bl	8001088 <__aeabi_f2iz>
 8005b94:	4606      	mov	r6, r0
 8005b96:	f7fb f847 	bl	8000c28 <__aeabi_i2f>
 8005b9a:	4601      	mov	r1, r0
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	f7fa ff8d 	bl	8000abc <__aeabi_fsub>
 8005ba2:	2f00      	cmp	r7, #0
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	f340 8081 	ble.w	8005cac <__kernel_rem_pio2f+0x1ec>
 8005baa:	1e62      	subs	r2, r4, #1
 8005bac:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bae:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8005bb2:	f1c7 0108 	rsb	r1, r7, #8
 8005bb6:	fa45 f301 	asr.w	r3, r5, r1
 8005bba:	441e      	add	r6, r3
 8005bbc:	408b      	lsls	r3, r1
 8005bbe:	1aed      	subs	r5, r5, r3
 8005bc0:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bc2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005bc6:	f1c7 0307 	rsb	r3, r7, #7
 8005bca:	411d      	asrs	r5, r3
 8005bcc:	2d00      	cmp	r5, #0
 8005bce:	dd7a      	ble.n	8005cc6 <__kernel_rem_pio2f+0x206>
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	4692      	mov	sl, r2
 8005bd4:	3601      	adds	r6, #1
 8005bd6:	4294      	cmp	r4, r2
 8005bd8:	f300 80aa 	bgt.w	8005d30 <__kernel_rem_pio2f+0x270>
 8005bdc:	2f00      	cmp	r7, #0
 8005bde:	dd05      	ble.n	8005bec <__kernel_rem_pio2f+0x12c>
 8005be0:	2f01      	cmp	r7, #1
 8005be2:	f000 80b6 	beq.w	8005d52 <__kernel_rem_pio2f+0x292>
 8005be6:	2f02      	cmp	r7, #2
 8005be8:	f000 80bd 	beq.w	8005d66 <__kernel_rem_pio2f+0x2a6>
 8005bec:	2d02      	cmp	r5, #2
 8005bee:	d16a      	bne.n	8005cc6 <__kernel_rem_pio2f+0x206>
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005bf6:	f7fa ff61 	bl	8000abc <__aeabi_fsub>
 8005bfa:	4681      	mov	r9, r0
 8005bfc:	f1ba 0f00 	cmp.w	sl, #0
 8005c00:	d061      	beq.n	8005cc6 <__kernel_rem_pio2f+0x206>
 8005c02:	4639      	mov	r1, r7
 8005c04:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005c08:	f000 f9f8 	bl	8005ffc <scalbnf>
 8005c0c:	4601      	mov	r1, r0
 8005c0e:	4648      	mov	r0, r9
 8005c10:	f7fa ff54 	bl	8000abc <__aeabi_fsub>
 8005c14:	4681      	mov	r9, r0
 8005c16:	e056      	b.n	8005cc6 <__kernel_rem_pio2f+0x206>
 8005c18:	2400      	movs	r4, #0
 8005c1a:	e768      	b.n	8005aee <__kernel_rem_pio2f+0x2e>
 8005c1c:	eb18 0f05 	cmn.w	r8, r5
 8005c20:	d407      	bmi.n	8005c32 <__kernel_rem_pio2f+0x172>
 8005c22:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005c26:	f7fa ffff 	bl	8000c28 <__aeabi_i2f>
 8005c2a:	f846 0b04 	str.w	r0, [r6], #4
 8005c2e:	3501      	adds	r5, #1
 8005c30:	e770      	b.n	8005b14 <__kernel_rem_pio2f+0x54>
 8005c32:	4658      	mov	r0, fp
 8005c34:	e7f9      	b.n	8005c2a <__kernel_rem_pio2f+0x16a>
 8005c36:	9307      	str	r3, [sp, #28]
 8005c38:	9b05      	ldr	r3, [sp, #20]
 8005c3a:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8005c3e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005c42:	f7fb f845 	bl	8000cd0 <__aeabi_fmul>
 8005c46:	4601      	mov	r1, r0
 8005c48:	4630      	mov	r0, r6
 8005c4a:	f7fa ff39 	bl	8000ac0 <__addsf3>
 8005c4e:	4606      	mov	r6, r0
 8005c50:	9b07      	ldr	r3, [sp, #28]
 8005c52:	f108 0801 	add.w	r8, r8, #1
 8005c56:	9a03      	ldr	r2, [sp, #12]
 8005c58:	4590      	cmp	r8, r2
 8005c5a:	ddec      	ble.n	8005c36 <__kernel_rem_pio2f+0x176>
 8005c5c:	f84a 6b04 	str.w	r6, [sl], #4
 8005c60:	f109 0901 	add.w	r9, r9, #1
 8005c64:	3504      	adds	r5, #4
 8005c66:	e761      	b.n	8005b2c <__kernel_rem_pio2f+0x6c>
 8005c68:	46ab      	mov	fp, r5
 8005c6a:	461e      	mov	r6, r3
 8005c6c:	f04f 0800 	mov.w	r8, #0
 8005c70:	e7f1      	b.n	8005c56 <__kernel_rem_pio2f+0x196>
 8005c72:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005c76:	4658      	mov	r0, fp
 8005c78:	f7fb f82a 	bl	8000cd0 <__aeabi_fmul>
 8005c7c:	f7fb fa04 	bl	8001088 <__aeabi_f2iz>
 8005c80:	f7fa ffd2 	bl	8000c28 <__aeabi_i2f>
 8005c84:	4649      	mov	r1, r9
 8005c86:	9009      	str	r0, [sp, #36]	@ 0x24
 8005c88:	f7fb f822 	bl	8000cd0 <__aeabi_fmul>
 8005c8c:	4601      	mov	r1, r0
 8005c8e:	4658      	mov	r0, fp
 8005c90:	f7fa ff14 	bl	8000abc <__aeabi_fsub>
 8005c94:	f7fb f9f8 	bl	8001088 <__aeabi_f2iz>
 8005c98:	3d01      	subs	r5, #1
 8005c9a:	f846 0b04 	str.w	r0, [r6], #4
 8005c9e:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8005ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ca4:	f7fa ff0c 	bl	8000ac0 <__addsf3>
 8005ca8:	4683      	mov	fp, r0
 8005caa:	e75a      	b.n	8005b62 <__kernel_rem_pio2f+0xa2>
 8005cac:	d105      	bne.n	8005cba <__kernel_rem_pio2f+0x1fa>
 8005cae:	1e63      	subs	r3, r4, #1
 8005cb0:	aa0a      	add	r2, sp, #40	@ 0x28
 8005cb2:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8005cb6:	11ed      	asrs	r5, r5, #7
 8005cb8:	e788      	b.n	8005bcc <__kernel_rem_pio2f+0x10c>
 8005cba:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005cbe:	f7fb f9b9 	bl	8001034 <__aeabi_fcmpge>
 8005cc2:	4605      	mov	r5, r0
 8005cc4:	bb90      	cbnz	r0, 8005d2c <__kernel_rem_pio2f+0x26c>
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	4648      	mov	r0, r9
 8005cca:	f7fb f995 	bl	8000ff8 <__aeabi_fcmpeq>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f000 8090 	beq.w	8005df4 <__kernel_rem_pio2f+0x334>
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	1e63      	subs	r3, r4, #1
 8005cd8:	9901      	ldr	r1, [sp, #4]
 8005cda:	428b      	cmp	r3, r1
 8005cdc:	da4a      	bge.n	8005d74 <__kernel_rem_pio2f+0x2b4>
 8005cde:	2a00      	cmp	r2, #0
 8005ce0:	d076      	beq.n	8005dd0 <__kernel_rem_pio2f+0x310>
 8005ce2:	3c01      	subs	r4, #1
 8005ce4:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ce6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005cea:	3f08      	subs	r7, #8
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0f8      	beq.n	8005ce2 <__kernel_rem_pio2f+0x222>
 8005cf0:	4639      	mov	r1, r7
 8005cf2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005cf6:	f000 f981 	bl	8005ffc <scalbnf>
 8005cfa:	46a2      	mov	sl, r4
 8005cfc:	4607      	mov	r7, r0
 8005cfe:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8005d02:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8005d06:	f1ba 0f00 	cmp.w	sl, #0
 8005d0a:	f280 80a1 	bge.w	8005e50 <__kernel_rem_pio2f+0x390>
 8005d0e:	4627      	mov	r7, r4
 8005d10:	2200      	movs	r2, #0
 8005d12:	2f00      	cmp	r7, #0
 8005d14:	f2c0 80cb 	blt.w	8005eae <__kernel_rem_pio2f+0x3ee>
 8005d18:	a946      	add	r1, sp, #280	@ 0x118
 8005d1a:	4690      	mov	r8, r2
 8005d1c:	f04f 0a00 	mov.w	sl, #0
 8005d20:	4b18      	ldr	r3, [pc, #96]	@ (8005d84 <__kernel_rem_pio2f+0x2c4>)
 8005d22:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8005d26:	eba4 0907 	sub.w	r9, r4, r7
 8005d2a:	e0b4      	b.n	8005e96 <__kernel_rem_pio2f+0x3d6>
 8005d2c:	2502      	movs	r5, #2
 8005d2e:	e74f      	b.n	8005bd0 <__kernel_rem_pio2f+0x110>
 8005d30:	f858 3b04 	ldr.w	r3, [r8], #4
 8005d34:	f1ba 0f00 	cmp.w	sl, #0
 8005d38:	d108      	bne.n	8005d4c <__kernel_rem_pio2f+0x28c>
 8005d3a:	b123      	cbz	r3, 8005d46 <__kernel_rem_pio2f+0x286>
 8005d3c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005d40:	f848 3c04 	str.w	r3, [r8, #-4]
 8005d44:	2301      	movs	r3, #1
 8005d46:	469a      	mov	sl, r3
 8005d48:	3201      	adds	r2, #1
 8005d4a:	e744      	b.n	8005bd6 <__kernel_rem_pio2f+0x116>
 8005d4c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8005d50:	e7f6      	b.n	8005d40 <__kernel_rem_pio2f+0x280>
 8005d52:	1e62      	subs	r2, r4, #1
 8005d54:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d5e:	a90a      	add	r1, sp, #40	@ 0x28
 8005d60:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005d64:	e742      	b.n	8005bec <__kernel_rem_pio2f+0x12c>
 8005d66:	1e62      	subs	r2, r4, #1
 8005d68:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d72:	e7f4      	b.n	8005d5e <__kernel_rem_pio2f+0x29e>
 8005d74:	a90a      	add	r1, sp, #40	@ 0x28
 8005d76:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	e7ab      	b.n	8005cd8 <__kernel_rem_pio2f+0x218>
 8005d80:	08006694 	.word	0x08006694
 8005d84:	08006668 	.word	0x08006668
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d8e:	2900      	cmp	r1, #0
 8005d90:	d0fa      	beq.n	8005d88 <__kernel_rem_pio2f+0x2c8>
 8005d92:	9a04      	ldr	r2, [sp, #16]
 8005d94:	a91e      	add	r1, sp, #120	@ 0x78
 8005d96:	18a2      	adds	r2, r4, r2
 8005d98:	1c66      	adds	r6, r4, #1
 8005d9a:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8005d9e:	441c      	add	r4, r3
 8005da0:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8005da4:	42b4      	cmp	r4, r6
 8005da6:	f6ff aecf 	blt.w	8005b48 <__kernel_rem_pio2f+0x88>
 8005daa:	9b07      	ldr	r3, [sp, #28]
 8005dac:	46ab      	mov	fp, r5
 8005dae:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005db2:	f7fa ff39 	bl	8000c28 <__aeabi_i2f>
 8005db6:	f04f 0a00 	mov.w	sl, #0
 8005dba:	f04f 0800 	mov.w	r8, #0
 8005dbe:	6028      	str	r0, [r5, #0]
 8005dc0:	9b03      	ldr	r3, [sp, #12]
 8005dc2:	459a      	cmp	sl, r3
 8005dc4:	dd07      	ble.n	8005dd6 <__kernel_rem_pio2f+0x316>
 8005dc6:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8005dca:	3504      	adds	r5, #4
 8005dcc:	3601      	adds	r6, #1
 8005dce:	e7e9      	b.n	8005da4 <__kernel_rem_pio2f+0x2e4>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	9a08      	ldr	r2, [sp, #32]
 8005dd4:	e7d9      	b.n	8005d8a <__kernel_rem_pio2f+0x2ca>
 8005dd6:	9b05      	ldr	r3, [sp, #20]
 8005dd8:	f85b 0904 	ldr.w	r0, [fp], #-4
 8005ddc:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8005de0:	f7fa ff76 	bl	8000cd0 <__aeabi_fmul>
 8005de4:	4601      	mov	r1, r0
 8005de6:	4640      	mov	r0, r8
 8005de8:	f7fa fe6a 	bl	8000ac0 <__addsf3>
 8005dec:	f10a 0a01 	add.w	sl, sl, #1
 8005df0:	4680      	mov	r8, r0
 8005df2:	e7e5      	b.n	8005dc0 <__kernel_rem_pio2f+0x300>
 8005df4:	9b06      	ldr	r3, [sp, #24]
 8005df6:	9a02      	ldr	r2, [sp, #8]
 8005df8:	4648      	mov	r0, r9
 8005dfa:	1a99      	subs	r1, r3, r2
 8005dfc:	f000 f8fe 	bl	8005ffc <scalbnf>
 8005e00:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005e04:	4680      	mov	r8, r0
 8005e06:	f7fb f915 	bl	8001034 <__aeabi_fcmpge>
 8005e0a:	b1f8      	cbz	r0, 8005e4c <__kernel_rem_pio2f+0x38c>
 8005e0c:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005e10:	4640      	mov	r0, r8
 8005e12:	f7fa ff5d 	bl	8000cd0 <__aeabi_fmul>
 8005e16:	f7fb f937 	bl	8001088 <__aeabi_f2iz>
 8005e1a:	f7fa ff05 	bl	8000c28 <__aeabi_i2f>
 8005e1e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005e22:	4681      	mov	r9, r0
 8005e24:	f7fa ff54 	bl	8000cd0 <__aeabi_fmul>
 8005e28:	4601      	mov	r1, r0
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	f7fa fe46 	bl	8000abc <__aeabi_fsub>
 8005e30:	f7fb f92a 	bl	8001088 <__aeabi_f2iz>
 8005e34:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e3a:	4648      	mov	r0, r9
 8005e3c:	3401      	adds	r4, #1
 8005e3e:	3708      	adds	r7, #8
 8005e40:	f7fb f922 	bl	8001088 <__aeabi_f2iz>
 8005e44:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e46:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005e4a:	e751      	b.n	8005cf0 <__kernel_rem_pio2f+0x230>
 8005e4c:	4640      	mov	r0, r8
 8005e4e:	e7f7      	b.n	8005e40 <__kernel_rem_pio2f+0x380>
 8005e50:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e52:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005e56:	f7fa fee7 	bl	8000c28 <__aeabi_i2f>
 8005e5a:	4639      	mov	r1, r7
 8005e5c:	f7fa ff38 	bl	8000cd0 <__aeabi_fmul>
 8005e60:	4649      	mov	r1, r9
 8005e62:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8005e66:	4638      	mov	r0, r7
 8005e68:	f7fa ff32 	bl	8000cd0 <__aeabi_fmul>
 8005e6c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e70:	4607      	mov	r7, r0
 8005e72:	e748      	b.n	8005d06 <__kernel_rem_pio2f+0x246>
 8005e74:	f853 0b04 	ldr.w	r0, [r3], #4
 8005e78:	f85b 1b04 	ldr.w	r1, [fp], #4
 8005e7c:	9203      	str	r2, [sp, #12]
 8005e7e:	9302      	str	r3, [sp, #8]
 8005e80:	f7fa ff26 	bl	8000cd0 <__aeabi_fmul>
 8005e84:	4601      	mov	r1, r0
 8005e86:	4640      	mov	r0, r8
 8005e88:	f7fa fe1a 	bl	8000ac0 <__addsf3>
 8005e8c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005e90:	4680      	mov	r8, r0
 8005e92:	f10a 0a01 	add.w	sl, sl, #1
 8005e96:	9901      	ldr	r1, [sp, #4]
 8005e98:	458a      	cmp	sl, r1
 8005e9a:	dc01      	bgt.n	8005ea0 <__kernel_rem_pio2f+0x3e0>
 8005e9c:	45ca      	cmp	sl, r9
 8005e9e:	dde9      	ble.n	8005e74 <__kernel_rem_pio2f+0x3b4>
 8005ea0:	ab5a      	add	r3, sp, #360	@ 0x168
 8005ea2:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8005ea6:	f849 8ca0 	str.w	r8, [r9, #-160]
 8005eaa:	3f01      	subs	r7, #1
 8005eac:	e731      	b.n	8005d12 <__kernel_rem_pio2f+0x252>
 8005eae:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	dc07      	bgt.n	8005ec4 <__kernel_rem_pio2f+0x404>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	dc4e      	bgt.n	8005f56 <__kernel_rem_pio2f+0x496>
 8005eb8:	d02e      	beq.n	8005f18 <__kernel_rem_pio2f+0x458>
 8005eba:	f006 0007 	and.w	r0, r6, #7
 8005ebe:	b05b      	add	sp, #364	@ 0x16c
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	d1f7      	bne.n	8005eba <__kernel_rem_pio2f+0x3fa>
 8005eca:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8005ece:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8005ed2:	46b8      	mov	r8, r7
 8005ed4:	46a2      	mov	sl, r4
 8005ed6:	f1ba 0f00 	cmp.w	sl, #0
 8005eda:	dc49      	bgt.n	8005f70 <__kernel_rem_pio2f+0x4b0>
 8005edc:	46a1      	mov	r9, r4
 8005ede:	f1b9 0f01 	cmp.w	r9, #1
 8005ee2:	dc60      	bgt.n	8005fa6 <__kernel_rem_pio2f+0x4e6>
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	2c01      	cmp	r4, #1
 8005ee8:	dc76      	bgt.n	8005fd8 <__kernel_rem_pio2f+0x518>
 8005eea:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8005eec:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8005eee:	2d00      	cmp	r5, #0
 8005ef0:	d178      	bne.n	8005fe4 <__kernel_rem_pio2f+0x524>
 8005ef2:	9900      	ldr	r1, [sp, #0]
 8005ef4:	600a      	str	r2, [r1, #0]
 8005ef6:	460a      	mov	r2, r1
 8005ef8:	604b      	str	r3, [r1, #4]
 8005efa:	6090      	str	r0, [r2, #8]
 8005efc:	e7dd      	b.n	8005eba <__kernel_rem_pio2f+0x3fa>
 8005efe:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8005f02:	f7fa fddd 	bl	8000ac0 <__addsf3>
 8005f06:	3c01      	subs	r4, #1
 8005f08:	2c00      	cmp	r4, #0
 8005f0a:	daf8      	bge.n	8005efe <__kernel_rem_pio2f+0x43e>
 8005f0c:	b10d      	cbz	r5, 8005f12 <__kernel_rem_pio2f+0x452>
 8005f0e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005f12:	9b00      	ldr	r3, [sp, #0]
 8005f14:	6018      	str	r0, [r3, #0]
 8005f16:	e7d0      	b.n	8005eba <__kernel_rem_pio2f+0x3fa>
 8005f18:	2000      	movs	r0, #0
 8005f1a:	af32      	add	r7, sp, #200	@ 0xc8
 8005f1c:	e7f4      	b.n	8005f08 <__kernel_rem_pio2f+0x448>
 8005f1e:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8005f22:	f7fa fdcd 	bl	8000ac0 <__addsf3>
 8005f26:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f2a:	f1b8 0f00 	cmp.w	r8, #0
 8005f2e:	daf6      	bge.n	8005f1e <__kernel_rem_pio2f+0x45e>
 8005f30:	b1ad      	cbz	r5, 8005f5e <__kernel_rem_pio2f+0x49e>
 8005f32:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8005f36:	9a00      	ldr	r2, [sp, #0]
 8005f38:	4601      	mov	r1, r0
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8005f3e:	f7fa fdbd 	bl	8000abc <__aeabi_fsub>
 8005f42:	f04f 0801 	mov.w	r8, #1
 8005f46:	4544      	cmp	r4, r8
 8005f48:	da0b      	bge.n	8005f62 <__kernel_rem_pio2f+0x4a2>
 8005f4a:	b10d      	cbz	r5, 8005f50 <__kernel_rem_pio2f+0x490>
 8005f4c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005f50:	9b00      	ldr	r3, [sp, #0]
 8005f52:	6058      	str	r0, [r3, #4]
 8005f54:	e7b1      	b.n	8005eba <__kernel_rem_pio2f+0x3fa>
 8005f56:	46a0      	mov	r8, r4
 8005f58:	2000      	movs	r0, #0
 8005f5a:	af32      	add	r7, sp, #200	@ 0xc8
 8005f5c:	e7e5      	b.n	8005f2a <__kernel_rem_pio2f+0x46a>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	e7e9      	b.n	8005f36 <__kernel_rem_pio2f+0x476>
 8005f62:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8005f66:	f7fa fdab 	bl	8000ac0 <__addsf3>
 8005f6a:	f108 0801 	add.w	r8, r8, #1
 8005f6e:	e7ea      	b.n	8005f46 <__kernel_rem_pio2f+0x486>
 8005f70:	f8d8 3000 	ldr.w	r3, [r8]
 8005f74:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	9302      	str	r3, [sp, #8]
 8005f7e:	9201      	str	r2, [sp, #4]
 8005f80:	f7fa fd9e 	bl	8000ac0 <__addsf3>
 8005f84:	9a01      	ldr	r2, [sp, #4]
 8005f86:	4601      	mov	r1, r0
 8005f88:	4681      	mov	r9, r0
 8005f8a:	4610      	mov	r0, r2
 8005f8c:	f7fa fd96 	bl	8000abc <__aeabi_fsub>
 8005f90:	9b02      	ldr	r3, [sp, #8]
 8005f92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f96:	4619      	mov	r1, r3
 8005f98:	f7fa fd92 	bl	8000ac0 <__addsf3>
 8005f9c:	f848 0904 	str.w	r0, [r8], #-4
 8005fa0:	f8c8 9000 	str.w	r9, [r8]
 8005fa4:	e797      	b.n	8005ed6 <__kernel_rem_pio2f+0x416>
 8005fa6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8005faa:	f8d7 a000 	ldr.w	sl, [r7]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	4651      	mov	r1, sl
 8005fb2:	9301      	str	r3, [sp, #4]
 8005fb4:	f7fa fd84 	bl	8000ac0 <__addsf3>
 8005fb8:	9b01      	ldr	r3, [sp, #4]
 8005fba:	4601      	mov	r1, r0
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fa fd7c 	bl	8000abc <__aeabi_fsub>
 8005fc4:	4651      	mov	r1, sl
 8005fc6:	f7fa fd7b 	bl	8000ac0 <__addsf3>
 8005fca:	f847 0904 	str.w	r0, [r7], #-4
 8005fce:	f109 39ff 	add.w	r9, r9, #4294967295
 8005fd2:	f8c7 8000 	str.w	r8, [r7]
 8005fd6:	e782      	b.n	8005ede <__kernel_rem_pio2f+0x41e>
 8005fd8:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8005fdc:	f7fa fd70 	bl	8000ac0 <__addsf3>
 8005fe0:	3c01      	subs	r4, #1
 8005fe2:	e780      	b.n	8005ee6 <__kernel_rem_pio2f+0x426>
 8005fe4:	9900      	ldr	r1, [sp, #0]
 8005fe6:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8005fea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005fee:	600a      	str	r2, [r1, #0]
 8005ff0:	604b      	str	r3, [r1, #4]
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005ff8:	e77f      	b.n	8005efa <__kernel_rem_pio2f+0x43a>
 8005ffa:	bf00      	nop

08005ffc <scalbnf>:
 8005ffc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8006000:	b538      	push	{r3, r4, r5, lr}
 8006002:	4603      	mov	r3, r0
 8006004:	460d      	mov	r5, r1
 8006006:	4604      	mov	r4, r0
 8006008:	d02e      	beq.n	8006068 <scalbnf+0x6c>
 800600a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800600e:	d304      	bcc.n	800601a <scalbnf+0x1e>
 8006010:	4601      	mov	r1, r0
 8006012:	f7fa fd55 	bl	8000ac0 <__addsf3>
 8006016:	4603      	mov	r3, r0
 8006018:	e026      	b.n	8006068 <scalbnf+0x6c>
 800601a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800601e:	d118      	bne.n	8006052 <scalbnf+0x56>
 8006020:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8006024:	f7fa fe54 	bl	8000cd0 <__aeabi_fmul>
 8006028:	4a17      	ldr	r2, [pc, #92]	@ (8006088 <scalbnf+0x8c>)
 800602a:	4603      	mov	r3, r0
 800602c:	4295      	cmp	r5, r2
 800602e:	db0c      	blt.n	800604a <scalbnf+0x4e>
 8006030:	4604      	mov	r4, r0
 8006032:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8006036:	3a19      	subs	r2, #25
 8006038:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800603c:	428d      	cmp	r5, r1
 800603e:	dd0a      	ble.n	8006056 <scalbnf+0x5a>
 8006040:	4912      	ldr	r1, [pc, #72]	@ (800608c <scalbnf+0x90>)
 8006042:	4618      	mov	r0, r3
 8006044:	f361 001e 	bfi	r0, r1, #0, #31
 8006048:	e000      	b.n	800604c <scalbnf+0x50>
 800604a:	4911      	ldr	r1, [pc, #68]	@ (8006090 <scalbnf+0x94>)
 800604c:	f7fa fe40 	bl	8000cd0 <__aeabi_fmul>
 8006050:	e7e1      	b.n	8006016 <scalbnf+0x1a>
 8006052:	0dd2      	lsrs	r2, r2, #23
 8006054:	e7f0      	b.n	8006038 <scalbnf+0x3c>
 8006056:	1951      	adds	r1, r2, r5
 8006058:	29fe      	cmp	r1, #254	@ 0xfe
 800605a:	dcf1      	bgt.n	8006040 <scalbnf+0x44>
 800605c:	2900      	cmp	r1, #0
 800605e:	dd05      	ble.n	800606c <scalbnf+0x70>
 8006060:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8006064:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8006068:	4618      	mov	r0, r3
 800606a:	bd38      	pop	{r3, r4, r5, pc}
 800606c:	f111 0f16 	cmn.w	r1, #22
 8006070:	da01      	bge.n	8006076 <scalbnf+0x7a>
 8006072:	4907      	ldr	r1, [pc, #28]	@ (8006090 <scalbnf+0x94>)
 8006074:	e7e5      	b.n	8006042 <scalbnf+0x46>
 8006076:	f101 0019 	add.w	r0, r1, #25
 800607a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800607e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8006082:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8006086:	e7e1      	b.n	800604c <scalbnf+0x50>
 8006088:	ffff3cb0 	.word	0xffff3cb0
 800608c:	7149f2ca 	.word	0x7149f2ca
 8006090:	0da24260 	.word	0x0da24260

08006094 <floorf>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800609a:	3d7f      	subs	r5, #127	@ 0x7f
 800609c:	2d16      	cmp	r5, #22
 800609e:	4601      	mov	r1, r0
 80060a0:	4604      	mov	r4, r0
 80060a2:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80060a6:	dc26      	bgt.n	80060f6 <floorf+0x62>
 80060a8:	2d00      	cmp	r5, #0
 80060aa:	da0f      	bge.n	80060cc <floorf+0x38>
 80060ac:	4917      	ldr	r1, [pc, #92]	@ (800610c <floorf+0x78>)
 80060ae:	f7fa fd07 	bl	8000ac0 <__addsf3>
 80060b2:	2100      	movs	r1, #0
 80060b4:	f7fa ffc8 	bl	8001048 <__aeabi_fcmpgt>
 80060b8:	b130      	cbz	r0, 80060c8 <floorf+0x34>
 80060ba:	2c00      	cmp	r4, #0
 80060bc:	da23      	bge.n	8006106 <floorf+0x72>
 80060be:	2e00      	cmp	r6, #0
 80060c0:	4c13      	ldr	r4, [pc, #76]	@ (8006110 <floorf+0x7c>)
 80060c2:	bf08      	it	eq
 80060c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80060c8:	4621      	mov	r1, r4
 80060ca:	e01a      	b.n	8006102 <floorf+0x6e>
 80060cc:	4e11      	ldr	r6, [pc, #68]	@ (8006114 <floorf+0x80>)
 80060ce:	412e      	asrs	r6, r5
 80060d0:	4230      	tst	r0, r6
 80060d2:	d016      	beq.n	8006102 <floorf+0x6e>
 80060d4:	490d      	ldr	r1, [pc, #52]	@ (800610c <floorf+0x78>)
 80060d6:	f7fa fcf3 	bl	8000ac0 <__addsf3>
 80060da:	2100      	movs	r1, #0
 80060dc:	f7fa ffb4 	bl	8001048 <__aeabi_fcmpgt>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	d0f1      	beq.n	80060c8 <floorf+0x34>
 80060e4:	2c00      	cmp	r4, #0
 80060e6:	bfbe      	ittt	lt
 80060e8:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 80060ec:	412b      	asrlt	r3, r5
 80060ee:	18e4      	addlt	r4, r4, r3
 80060f0:	ea24 0406 	bic.w	r4, r4, r6
 80060f4:	e7e8      	b.n	80060c8 <floorf+0x34>
 80060f6:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80060fa:	d302      	bcc.n	8006102 <floorf+0x6e>
 80060fc:	f7fa fce0 	bl	8000ac0 <__addsf3>
 8006100:	4601      	mov	r1, r0
 8006102:	4608      	mov	r0, r1
 8006104:	bd70      	pop	{r4, r5, r6, pc}
 8006106:	2400      	movs	r4, #0
 8006108:	e7de      	b.n	80060c8 <floorf+0x34>
 800610a:	bf00      	nop
 800610c:	7149f2ca 	.word	0x7149f2ca
 8006110:	bf800000 	.word	0xbf800000
 8006114:	007fffff 	.word	0x007fffff

08006118 <_init>:
 8006118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611a:	bf00      	nop
 800611c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800611e:	bc08      	pop	{r3}
 8006120:	469e      	mov	lr, r3
 8006122:	4770      	bx	lr

08006124 <_fini>:
 8006124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006126:	bf00      	nop
 8006128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800612a:	bc08      	pop	{r3}
 800612c:	469e      	mov	lr, r3
 800612e:	4770      	bx	lr
