$date
	Sat Oct 24 21:35:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbenchROM $end
$var wire 8 ! Y [7:0] $end
$var reg 12 " A [11:0] $end
$scope module RR $end
$var wire 12 # A [11:0] $end
$var wire 8 $ Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 $
b1 "
b1 #
#2
b10 !
b10 $
b10 "
b10 #
#3
b11 !
b11 $
b11 "
b11 #
#4
b100 !
b100 $
b100 "
b100 #
#5
b101 !
b101 $
b101 "
b101 #
#6
b111 !
b111 $
b110 "
b110 #
#7
b1000 !
b1000 $
b111 "
b111 #
#8
b1001 !
b1001 $
b1000 "
b1000 #
#9
b1010 !
b1010 $
b1001 "
b1001 #
#10
b1011 !
b1011 $
b1010 "
b1010 #
#11
b1100 !
b1100 $
b1011 "
b1011 #
#12
b1101 !
b1101 $
b1100 "
b1100 #
#13
b1110 !
b1110 $
b1101 "
b1101 #
#14
b10000 !
b10000 $
b1111 "
b1111 #
#15
b10001 !
b10001 $
b10000 "
b10000 #
#16
b10010 !
b10010 $
b10001 "
b10001 #
#17
b10011 !
b10011 $
b10010 "
b10010 #
#18
b10100 !
b10100 $
b10011 "
b10011 #
#19
b10101 !
b10101 $
b10100 "
b10100 #
#20
b10110 !
b10110 $
b10101 "
b10101 #
#21
b10111 !
b10111 $
b10110 "
b10110 #
#22
b11000 !
b11000 $
b10111 "
b10111 #
#23
b11001 !
b11001 $
b11000 "
b11000 #
#500
