// Seed: 3933931783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    inout tri id_5,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri id_12,
    output uwire id_13,
    output wand id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17,
    input uwire id_18,
    input tri0 id_19,
    output supply1 id_20,
    output wand id_21,
    output wand id_22
    , id_58,
    inout supply0 id_23,
    input tri1 id_24,
    input wire id_25,
    input wor id_26,
    input wire id_27,
    output tri0 id_28,
    output wire id_29,
    input tri0 id_30,
    input tri1 id_31,
    input wor id_32,
    input tri0 id_33,
    output uwire id_34,
    input supply1 id_35,
    input tri id_36
    , id_59, id_60,
    output tri0 id_37,
    output tri id_38,
    output wor id_39
    , id_61,
    input tri0 id_40,
    output supply1 id_41,
    input tri id_42,
    input uwire id_43,
    input tri0 id_44,
    input supply0 id_45,
    output wand id_46,
    output wire id_47,
    input supply0 id_48,
    input uwire id_49,
    output wire id_50,
    input wor id_51,
    input uwire id_52,
    output supply1 id_53,
    input wand id_54,
    input wor id_55
    , id_62,
    input supply0 id_56
);
  wire id_63;
  assign id_22 = 1;
  module_0(
      id_62, id_63, id_59, id_63, id_60, id_60, id_59, id_59, id_61
  );
endmodule
