<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>yolo_conv_top</TopModelName>
        <TargetClockPeriod>7.50</TargetClockPeriod>
        <ClockUncertainty>2.03</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.469</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1926751</Best-caseLatency>
            <Average-caseLatency>1926751</Average-caseLatency>
            <Worst-caseLatency>1926751</Worst-caseLatency>
            <Best-caseRealTimeLatency>14.451 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>14.451 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>14.451 ms</Worst-caseRealTimeLatency>
            <Interval-min>1926752</Interval-min>
            <Interval-max>1926752</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>110</DSP>
            <FF>44374</FF>
            <LUT>36597</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_AWADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_WSTRB</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_ARADDR</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RDATA</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_RRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BVALID</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BREADY</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BUS_BRESP</name>
            <Object>CTRL_BUS</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>yolo_conv_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>yolo_conv_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>yolo_conv_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TDATA</name>
            <Object>inStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TVALID</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TREADY</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TDEST</name>
            <Object>inStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TKEEP</name>
            <Object>inStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TSTRB</name>
            <Object>inStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TUSER</name>
            <Object>inStream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TLAST</name>
            <Object>inStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_TID</name>
            <Object>inStream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TDATA</name>
            <Object>outStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TVALID</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TREADY</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TDEST</name>
            <Object>outStream_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TKEEP</name>
            <Object>outStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TSTRB</name>
            <Object>outStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TUSER</name>
            <Object>outStream_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TLAST</name>
            <Object>outStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outStream_TID</name>
            <Object>outStream_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>yolo_conv_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3_fu_1410</InstName>
                    <ModuleName>yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1410</ID>
                    <BindInstances>add_ln1027_1_fu_1367_p2 add_ln49_fu_1382_p2 add_ln52_fu_1435_p2 empty_43_fu_1607_p2 add_ln55_fu_1582_p2 add_ln1027_fu_1513_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509</InstName>
                    <ModuleName>yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1509</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_slide_window_fu_11778</InstName>
                            <ModuleName>slide_window</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11778</ID>
                            <BindInstances>mul_3ns_10ns_12_1_1_U89 mul_3ns_10ns_12_1_1_U90 mul_3ns_10ns_12_1_1_U91 add_ln984_fu_181_p2 add_ln984_1_fu_191_p2 add_ln984_2_fu_201_p2 add_ln262_fu_211_p2 add_ln984_3_fu_220_p2 add_ln984_4_fu_230_p2 add_ln984_5_fu_240_p2 add_ln262_1_fu_250_p2 add_ln984_6_fu_259_p2 add_ln984_7_fu_264_p2 add_ln984_8_fu_269_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_slide_window_fu_11792</InstName>
                            <ModuleName>slide_window</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11792</ID>
                            <BindInstances>mul_3ns_10ns_12_1_1_U89 mul_3ns_10ns_12_1_1_U90 mul_3ns_10ns_12_1_1_U91 add_ln984_fu_181_p2 add_ln984_1_fu_191_p2 add_ln984_2_fu_201_p2 add_ln262_fu_211_p2 add_ln984_3_fu_220_p2 add_ln984_4_fu_230_p2 add_ln984_5_fu_240_p2 add_ln262_1_fu_250_p2 add_ln984_6_fu_259_p2 add_ln984_7_fu_264_p2 add_ln984_8_fu_269_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11812</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11812</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11834</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11834</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11856</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11856</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11878</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11878</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11900</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11900</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11922</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11922</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11944</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11944</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11966</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11966</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_11988</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11988</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_12010</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12010</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_12032</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12032</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_window_macc_fu_12054</InstName>
                            <ModuleName>window_macc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12054</ID>
                            <BindInstances>mac_muladd_16s_16s_32s_32_4_0_U104 mul_mul_16s_16s_32_4_0_U100 mul_mul_16s_16s_32_4_0_U101 mac_muladd_16s_16s_32s_32_4_0_U105 mul_mul_16s_16s_32_4_0_U102 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32ns_32_4_0_U108 mul_mul_16s_16s_32_4_0_U103 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32s_32_4_0_U104 mac_muladd_16s_16s_32s_32_4_0_U105 mac_muladd_16s_16s_32s_32_4_0_U106 mac_muladd_16s_16s_32s_32_4_0_U107 mac_muladd_16s_16s_32ns_32_4_0_U108 add_ln813_6_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_post_process_fu_12076</InstName>
                            <ModuleName>post_process</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12076</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_post_process_fu_12087</InstName>
                            <ModuleName>post_process</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12087</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_post_process_fu_12098</InstName>
                            <ModuleName>post_process</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12098</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12138</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12138</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12145</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12145</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12152</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12152</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12159</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12159</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12166</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12166</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12173</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12173</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12180</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12180</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12187</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12187</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12194</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12194</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12201</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12201</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12208</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12208</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12215</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12215</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12222</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12222</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12229</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12229</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12236</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12236</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12243</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12243</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12250</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12250</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12257</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12257</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12264</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12264</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12271</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12271</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12278</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12278</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12285</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12285</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12292</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12292</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12299</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12299</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12306</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12306</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12313</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12313</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12320</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12320</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12327</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12327</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12334</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12334</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12341</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12341</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12348</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12348</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln179_write_output_fu_12355</InstName>
                            <ModuleName>write_output</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12355</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_out_stream_merge_fu_12362</InstName>
                            <ModuleName>out_stream_merge</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>12362</ID>
                            <BindInstances>kernel_idx_fu_780_p2 sub_fu_950_p2 sub_ln299_fu_798_p2 kernel_idx_2_fu_1002_p2 add_ln299_fu_858_p2 kernel_idx_3_fu_1019_p2 add_ln299_1_fu_880_p2 kernel_idx_4_fu_1036_p2 add_ln299_2_fu_902_p2 kernel_idx_5_fu_1053_p2 add_ln299_3_fu_924_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_row_count_fu_13772_p2 empty_fu_13790_p2 add_ln84_fu_13375_p2 row_idx_3_fu_13481_p2 conv_row_count_mid1_fu_13832_p2 add_ln88_fu_13555_p2 p_mid1105_fu_13883_p2 mac_muladd_4ns_9ns_9ns_12_4_1_U185 mac_muladd_4ns_9ns_9ns_12_4_1_U185 add_ln157_fu_14389_p2 add_ln158_fu_14560_p2 add_ln159_fu_14650_p2 add_ln166_fu_13690_p2 output_rec_V_97_fu_15386_p2 output_rec_V_99_fu_15525_p2 output_rec_V_101_fu_15664_p2 output_rec_V_103_fu_15989_p2 output_rec_V_105_fu_16128_p2 output_rec_V_107_fu_16267_p2 output_rec_V_109_fu_16562_p2 output_rec_V_111_fu_16701_p2 output_rec_V_113_fu_16840_p2 output_rec_V_115_fu_17135_p2 output_rec_V_117_fu_17274_p2 output_rec_V_119_fu_17413_p2 output_rec_V_121_fu_17708_p2 output_rec_V_123_fu_17847_p2 output_rec_V_125_fu_17986_p2 output_rec_V_127_fu_18281_p2 output_rec_V_129_fu_18420_p2 output_rec_V_131_fu_18559_p2 output_rec_V_133_fu_18854_p2 output_rec_V_135_fu_18993_p2 output_rec_V_137_fu_19132_p2 output_rec_V_139_fu_19427_p2 output_rec_V_141_fu_19566_p2 output_rec_V_143_fu_19705_p2 output_rec_V_145_fu_19996_p2 output_rec_V_147_fu_20135_p2 output_rec_V_149_fu_20274_p2 output_rec_V_151_fu_20552_p2 output_rec_V_153_fu_20691_p2 output_rec_V_155_fu_20830_p2 output_rec_V_157_fu_20976_p2 output_rec_V_159_fu_21038_p2 add_ln91_fu_15237_p2 add_ln1027_fu_15242_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out_stream_group_0_fifo_U out_stream_group_1_fifo_U out_stream_group_2_fifo_U out_stream_group_3_fifo_U out_stream_group_4_fifo_U out_stream_group_5_fifo_U out_stream_group_6_fifo_U out_stream_group_7_fifo_U out_stream_group_8_fifo_U out_stream_group_9_fifo_U out_stream_group_10_fifo_U out_stream_group_11_fifo_U out_stream_group_12_fifo_U out_stream_group_13_fifo_U out_stream_group_14_fifo_U out_stream_group_15_fifo_U out_stream_group_16_fifo_U out_stream_group_17_fifo_U out_stream_group_18_fifo_U out_stream_group_19_fifo_U out_stream_group_20_fifo_U out_stream_group_21_fifo_U out_stream_group_22_fifo_U out_stream_group_23_fifo_U out_stream_group_24_fifo_U out_stream_group_25_fifo_U out_stream_group_26_fifo_U out_stream_group_27_fifo_U out_stream_group_28_fifo_U out_stream_group_29_fifo_U out_stream_group_30_fifo_U out_stream_group_31_fifo_U line_buff_group_0_val_V_U line_buff_group_0_val_V_1_U line_buff_group_0_val_V_2_U line_buff_group_1_val_V_U line_buff_group_1_val_V_1_U line_buff_group_1_val_V_2_U line_buff_group_2_val_V_U line_buff_group_2_val_V_1_U line_buff_group_2_val_V_2_U line_buff_group_3_val_V_U line_buff_group_3_val_V_1_U line_buff_group_3_val_V_2_U local_mem_group_data_V_U local_mem_group_data_V_1_U local_mem_group_data_V_2_U local_mem_group_data_V_3_U local_mem_group_data_V_4_U local_mem_group_data_V_5_U local_mem_group_data_V_6_U local_mem_group_data_V_7_U local_mem_group_data_V_8_U local_mem_group_data_V_9_U local_mem_group_data_V_10_U local_mem_group_data_V_11_U local_mem_group_data_V_12_U local_mem_group_data_V_13_U local_mem_group_data_V_14_U local_mem_group_data_V_15_U local_mem_group_data_V_16_U local_mem_group_data_V_17_U local_mem_group_data_V_18_U local_mem_group_data_V_19_U local_mem_group_data_V_20_U local_mem_group_data_V_21_U local_mem_group_data_V_22_U local_mem_group_data_V_23_U local_mem_group_data_V_24_U local_mem_group_data_V_25_U local_mem_group_data_V_26_U local_mem_group_data_V_27_U local_mem_group_data_V_28_U local_mem_group_data_V_29_U local_mem_group_data_V_30_U local_mem_group_data_V_31_U local_mem_group_data_V_32_U local_mem_group_data_V_33_U local_mem_group_data_V_34_U local_mem_group_data_V_35_U local_mem_group_data_V_36_U local_mem_group_data_V_37_U local_mem_group_data_V_38_U local_mem_group_data_V_39_U local_mem_group_data_V_40_U local_mem_group_data_V_41_U local_mem_group_data_V_42_U local_mem_group_data_V_43_U local_mem_group_data_V_44_U local_mem_group_data_V_45_U local_mem_group_data_V_46_U local_mem_group_data_V_47_U local_mem_group_data_V_48_U local_mem_group_data_V_49_U local_mem_group_data_V_50_U local_mem_group_data_V_51_U local_mem_group_data_V_52_U local_mem_group_data_V_53_U local_mem_group_data_V_54_U local_mem_group_data_V_55_U local_mem_group_data_V_56_U local_mem_group_data_V_57_U local_mem_group_data_V_58_U local_mem_group_data_V_59_U local_mem_group_data_V_60_U local_mem_group_data_V_61_U local_mem_group_data_V_62_U local_mem_group_data_V_63_U local_mem_group_data_V_64_U local_mem_group_data_V_65_U local_mem_group_data_V_66_U local_mem_group_data_V_67_U local_mem_group_data_V_68_U local_mem_group_data_V_69_U local_mem_group_data_V_70_U local_mem_group_data_V_71_U mul_6ns_3ns_9_1_1_U364 mul_6ns_9ns_15_1_1_U365 sub_i_i281_fu_1863_p2 sub_i_i_fu_1873_p2 sub_i_i395_fu_1883_p2 am_addmul_9ns_1ns_13ns_22_4_1_U367 mul_9ns_4ns_13_1_1_U366 am_addmul_9ns_1ns_13ns_22_4_1_U367</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147</Best-caseLatency>
                    <Average-caseLatency>147</Average-caseLatency>
                    <Worst-caseLatency>147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.103 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.103 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.103 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3</Name>
                        <Slack>5.47</Slack>
                        <TripCount>144</TripCount>
                        <Latency>145</Latency>
                        <AbsoluteTimeLatency>1.087 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>240</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>273</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_1_fu_1367_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1382_p2" SOURCE="src/yolo_conv.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1435_p2" SOURCE="src/yolo_conv.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1607_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1582_p2" SOURCE="src/yolo_conv.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_1513_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>slide_window</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_10ns_12_1_1_U89" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="mul_ln984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_10ns_12_1_1_U90" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="mul_ln984_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_10ns_12_1_1_U91" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="mul_ln984_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_fu_181_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_1_fu_191_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_2_fu_201_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_211_p2" SOURCE="src/yolo_conv.cpp:262" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_3_fu_220_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_4_fu_230_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_5_fu_240_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_1_fu_250_p2" SOURCE="src/yolo_conv.cpp:262" URAM="0" VARIABLE="add_ln262_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_6_fu_259_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_7_fu_264_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln984_8_fu_269_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984" URAM="0" VARIABLE="add_ln984_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>window_macc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.652</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>7</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>705</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>117</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U104" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_32_4_0_U100" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_32_4_0_U101" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_32_4_0_U102" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_0_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_32_4_0_U103" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U104" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U105" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_32_4_0_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_0_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_208_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>post_process</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.500 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>183</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_output</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>out_stream_merge</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.980</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>269</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1186</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="kernel_idx_fu_780_p2" SOURCE="" URAM="0" VARIABLE="kernel_idx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_950_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_798_p2" SOURCE="src/yolo_conv.cpp:299" URAM="0" VARIABLE="sub_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="kernel_idx_2_fu_1002_p2" SOURCE="src/yolo_conv.cpp:298" URAM="0" VARIABLE="kernel_idx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_858_p2" SOURCE="src/yolo_conv.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="kernel_idx_3_fu_1019_p2" SOURCE="src/yolo_conv.cpp:298" URAM="0" VARIABLE="kernel_idx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_1_fu_880_p2" SOURCE="src/yolo_conv.cpp:299" URAM="0" VARIABLE="add_ln299_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="kernel_idx_4_fu_1036_p2" SOURCE="src/yolo_conv.cpp:298" URAM="0" VARIABLE="kernel_idx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_2_fu_902_p2" SOURCE="src/yolo_conv.cpp:299" URAM="0" VARIABLE="add_ln299_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="kernel_idx_5_fu_1053_p2" SOURCE="src/yolo_conv.cpp:298" URAM="0" VARIABLE="kernel_idx_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_3_fu_924_p2" SOURCE="src/yolo_conv.cpp:299" URAM="0" VARIABLE="add_ln299_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6</Name>
            <Loops>
                <VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <EstimatedClockPeriod>7.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926597</Best-caseLatency>
                    <Average-caseLatency>1926597</Average-caseLatency>
                    <Worst-caseLatency>1926597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.449 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.449 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.449 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6>
                        <Name>VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6</Name>
                        <Slack>5.47</Slack>
                        <TripCount>175142</TripCount>
                        <Latency>1926595</Latency>
                        <AbsoluteTimeLatency>14.449 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_slide_window_fu_11778</Instance>
                            <Instance>grp_slide_window_fu_11792</Instance>
                            <Instance>grp_window_macc_fu_11812</Instance>
                            <Instance>grp_window_macc_fu_11834</Instance>
                            <Instance>grp_window_macc_fu_11856</Instance>
                            <Instance>grp_window_macc_fu_11878</Instance>
                            <Instance>grp_window_macc_fu_11900</Instance>
                            <Instance>grp_window_macc_fu_11922</Instance>
                            <Instance>grp_window_macc_fu_11944</Instance>
                            <Instance>grp_window_macc_fu_11966</Instance>
                            <Instance>grp_window_macc_fu_11988</Instance>
                            <Instance>grp_window_macc_fu_12010</Instance>
                            <Instance>grp_window_macc_fu_12032</Instance>
                            <Instance>grp_window_macc_fu_12054</Instance>
                            <Instance>grp_post_process_fu_12076</Instance>
                            <Instance>grp_post_process_fu_12087</Instance>
                            <Instance>grp_post_process_fu_12098</Instance>
                            <Instance>call_ln179_write_output_fu_12138</Instance>
                            <Instance>call_ln179_write_output_fu_12145</Instance>
                            <Instance>call_ln179_write_output_fu_12152</Instance>
                            <Instance>call_ln179_write_output_fu_12159</Instance>
                            <Instance>call_ln179_write_output_fu_12166</Instance>
                            <Instance>call_ln179_write_output_fu_12173</Instance>
                            <Instance>call_ln179_write_output_fu_12180</Instance>
                            <Instance>call_ln179_write_output_fu_12187</Instance>
                            <Instance>call_ln179_write_output_fu_12194</Instance>
                            <Instance>call_ln179_write_output_fu_12201</Instance>
                            <Instance>call_ln179_write_output_fu_12208</Instance>
                            <Instance>call_ln179_write_output_fu_12215</Instance>
                            <Instance>call_ln179_write_output_fu_12222</Instance>
                            <Instance>call_ln179_write_output_fu_12229</Instance>
                            <Instance>call_ln179_write_output_fu_12236</Instance>
                            <Instance>call_ln179_write_output_fu_12243</Instance>
                            <Instance>call_ln179_write_output_fu_12250</Instance>
                            <Instance>call_ln179_write_output_fu_12257</Instance>
                            <Instance>call_ln179_write_output_fu_12264</Instance>
                            <Instance>call_ln179_write_output_fu_12271</Instance>
                            <Instance>call_ln179_write_output_fu_12278</Instance>
                            <Instance>call_ln179_write_output_fu_12285</Instance>
                            <Instance>call_ln179_write_output_fu_12292</Instance>
                            <Instance>call_ln179_write_output_fu_12299</Instance>
                            <Instance>call_ln179_write_output_fu_12306</Instance>
                            <Instance>call_ln179_write_output_fu_12313</Instance>
                            <Instance>call_ln179_write_output_fu_12320</Instance>
                            <Instance>call_ln179_write_output_fu_12327</Instance>
                            <Instance>call_ln179_write_output_fu_12334</Instance>
                            <Instance>call_ln179_write_output_fu_12341</Instance>
                            <Instance>call_ln179_write_output_fu_12348</Instance>
                            <Instance>call_ln179_write_output_fu_12355</Instance>
                            <Instance>grp_out_stream_merge_fu_12362</Instance>
                        </InstanceList>
                    </VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>109</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>49</UTIL_DSP>
                    <FF>40659</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>29234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>54</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="conv_row_count_fu_13772_p2" SOURCE="" URAM="0" VARIABLE="conv_row_count"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_13790_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_13375_p2" SOURCE="src/yolo_conv.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="row_idx_3_fu_13481_p2" SOURCE="src/yolo_conv.cpp:84" URAM="0" VARIABLE="row_idx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="conv_row_count_mid1_fu_13832_p2" SOURCE="" URAM="0" VARIABLE="conv_row_count_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_13555_p2" SOURCE="src/yolo_conv.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1105_fu_13883_p2" SOURCE="src/yolo_conv.cpp:88" URAM="0" VARIABLE="p_mid1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_9ns_9ns_12_4_1_U185" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871" URAM="0" VARIABLE="mul_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_9ns_9ns_12_4_1_U185" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871" URAM="0" VARIABLE="add_ln871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_14389_p2" SOURCE="src/yolo_conv.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_14560_p2" SOURCE="src/yolo_conv.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_14650_p2" SOURCE="src/yolo_conv.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_13690_p2" SOURCE="src/yolo_conv.cpp:166" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_97_fu_15386_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_99_fu_15525_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_101_fu_15664_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_103_fu_15989_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_105_fu_16128_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_107_fu_16267_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_109_fu_16562_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_111_fu_16701_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_113_fu_16840_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_115_fu_17135_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_117_fu_17274_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_119_fu_17413_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_121_fu_17708_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_123_fu_17847_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_125_fu_17986_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_127_fu_18281_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_129_fu_18420_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_131_fu_18559_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_133_fu_18854_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_135_fu_18993_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_137_fu_19132_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_139_fu_19427_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_141_fu_19566_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_143_fu_19705_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_145_fu_19996_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_147_fu_20135_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_149_fu_20274_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_151_fu_20552_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_153_fu_20691_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_155_fu_20830_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_157_fu_20976_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="output_rec_V_159_fu_21038_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="output_rec_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_15237_p2" SOURCE="src/yolo_conv.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_15242_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>yolo_conv_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.50</TargetClockPeriod>
                    <ClockUncertainty>2.03</ClockUncertainty>
                    <EstimatedClockPeriod>7.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926751</Best-caseLatency>
                    <Average-caseLatency>1926751</Average-caseLatency>
                    <Worst-caseLatency>1926751</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926752</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>120</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>42</UTIL_BRAM>
                    <DSP>110</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>44374</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>41</UTIL_FF>
                    <LUT>36597</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>68</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_0_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_1_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_2_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_3_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_4_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_5_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_6_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_7_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_8_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_9_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_10_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_11_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_12_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_13_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_14_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_15_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_16_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_17_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_18_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_19_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_20_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_21_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_22_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_23_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_24_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_25_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_26_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_27_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_28_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_29_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_30_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_stream_group_31_fifo_U" SOURCE="" URAM="0" VARIABLE="out_stream_group_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_0_val_V_U" SOURCE="src/yolo_conv.cpp:28" URAM="0" VARIABLE="line_buff_group_0_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_0_val_V_1_U" SOURCE="src/yolo_conv.cpp:28" URAM="0" VARIABLE="line_buff_group_0_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_0_val_V_2_U" SOURCE="src/yolo_conv.cpp:28" URAM="0" VARIABLE="line_buff_group_0_val_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_1_val_V_U" SOURCE="src/yolo_conv.cpp:29" URAM="0" VARIABLE="line_buff_group_1_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_1_val_V_1_U" SOURCE="src/yolo_conv.cpp:29" URAM="0" VARIABLE="line_buff_group_1_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_1_val_V_2_U" SOURCE="src/yolo_conv.cpp:29" URAM="0" VARIABLE="line_buff_group_1_val_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_2_val_V_U" SOURCE="src/yolo_conv.cpp:30" URAM="0" VARIABLE="line_buff_group_2_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_2_val_V_1_U" SOURCE="src/yolo_conv.cpp:30" URAM="0" VARIABLE="line_buff_group_2_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_2_val_V_2_U" SOURCE="src/yolo_conv.cpp:30" URAM="0" VARIABLE="line_buff_group_2_val_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_3_val_V_U" SOURCE="src/yolo_conv.cpp:31" URAM="0" VARIABLE="line_buff_group_3_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_3_val_V_1_U" SOURCE="src/yolo_conv.cpp:31" URAM="0" VARIABLE="line_buff_group_3_val_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="line_buff_group_3_val_V_2_U" SOURCE="src/yolo_conv.cpp:31" URAM="0" VARIABLE="line_buff_group_3_val_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_1_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_2_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_3_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_4_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_5_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_6_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_7_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_8_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_9_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_10_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_11_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_12_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_13_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_14_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_15_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_16_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_17_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_18_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_19_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_20_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_21_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_22_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_23_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_24_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_25_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_26_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_27_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_28_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_29_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_30_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_31_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_32_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_33_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_34_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_35_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_36_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_37_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_38_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_39_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_40_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_41_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_42_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_43_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_44_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_45_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_46_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_47_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_48_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_49_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_50_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_51_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_52_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_53_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_54_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_55_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_56_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_57_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_58_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_59_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_60_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_61_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_62_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_63_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_64_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_65_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_66_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_67_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_68_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_69_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_70_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_mem_group_data_V_71_U" SOURCE="src/yolo_conv.cpp:38" URAM="0" VARIABLE="local_mem_group_data_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_3ns_9_1_1_U364" SOURCE="src/yolo_conv.cpp:4" URAM="0" VARIABLE="mul_ln4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_9ns_15_1_1_U365" SOURCE="src/yolo_conv.cpp:4" URAM="0" VARIABLE="mul_ln4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i281_fu_1863_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_1873_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i395_fu_1883_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_9ns_1ns_13ns_22_4_1_U367" SOURCE="src/yolo_conv.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_4ns_13_1_1_U366" SOURCE="" URAM="0" VARIABLE="bound100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_9ns_1ns_13ns_22_4_1_U367" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="mul_ln1027"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="112">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outStream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="112">
            <hwRefs>
                <hwRef type="interface" interface="outStream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ch" index="2" direction="in" srcType="ap_uint&lt;6&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="output_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_ch" index="3" direction="in" srcType="ap_uint&lt;6&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fold_output_ch" index="4" direction="in" srcType="ap_uint&lt;4&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="fold_output_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fold_input_ch" index="5" direction="in" srcType="ap_uint&lt;4&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="fold_input_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_h" index="6" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_w" index="7" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="input_w" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_input_h" index="8" direction="in" srcType="ap_uint&lt;9&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="real_input_h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fold_win_area" index="9" direction="in" srcType="ap_uint&lt;3&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL_BUS" name="fold_win_area" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_CTRL_BUS_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_BUS_ARADDR</port>
                <port>s_axi_CTRL_BUS_ARREADY</port>
                <port>s_axi_CTRL_BUS_ARVALID</port>
                <port>s_axi_CTRL_BUS_AWADDR</port>
                <port>s_axi_CTRL_BUS_AWREADY</port>
                <port>s_axi_CTRL_BUS_AWVALID</port>
                <port>s_axi_CTRL_BUS_BREADY</port>
                <port>s_axi_CTRL_BUS_BRESP</port>
                <port>s_axi_CTRL_BUS_BVALID</port>
                <port>s_axi_CTRL_BUS_RDATA</port>
                <port>s_axi_CTRL_BUS_RREADY</port>
                <port>s_axi_CTRL_BUS_RRESP</port>
                <port>s_axi_CTRL_BUS_RVALID</port>
                <port>s_axi_CTRL_BUS_WDATA</port>
                <port>s_axi_CTRL_BUS_WREADY</port>
                <port>s_axi_CTRL_BUS_WSTRB</port>
                <port>s_axi_CTRL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="output_ch" access="W" description="Data signal of output_ch" range="32">
                    <fields>
                        <field offset="0" width="6" name="output_ch" access="W" description="Bit 5 to 0 of output_ch"/>
                        <field offset="6" width="26" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="input_ch" access="W" description="Data signal of input_ch" range="32">
                    <fields>
                        <field offset="0" width="6" name="input_ch" access="W" description="Bit 5 to 0 of input_ch"/>
                        <field offset="6" width="26" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="fold_output_ch" access="W" description="Data signal of fold_output_ch" range="32">
                    <fields>
                        <field offset="0" width="4" name="fold_output_ch" access="W" description="Bit 3 to 0 of fold_output_ch"/>
                        <field offset="4" width="28" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="fold_input_ch" access="W" description="Data signal of fold_input_ch" range="32">
                    <fields>
                        <field offset="0" width="4" name="fold_input_ch" access="W" description="Bit 3 to 0 of fold_input_ch"/>
                        <field offset="4" width="28" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="input_h" access="W" description="Data signal of input_h" range="32">
                    <fields>
                        <field offset="0" width="9" name="input_h" access="W" description="Bit 8 to 0 of input_h"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="input_w" access="W" description="Data signal of input_w" range="32">
                    <fields>
                        <field offset="0" width="9" name="input_w" access="W" description="Bit 8 to 0 of input_w"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="real_input_h" access="W" description="Data signal of real_input_h" range="32">
                    <fields>
                        <field offset="0" width="9" name="real_input_h" access="W" description="Bit 8 to 0 of real_input_h"/>
                        <field offset="9" width="23" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="fold_win_area" access="W" description="Data signal of fold_win_area" range="32">
                    <fields>
                        <field offset="0" width="3" name="fold_win_area" access="W" description="Bit 2 to 0 of fold_win_area"/>
                        <field offset="3" width="29" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="output_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="input_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="fold_output_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="fold_input_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input_h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="input_w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="real_input_h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="fold_win_area"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_BUS:inStream:outStream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inStream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="inStream_">
            <ports>
                <port>inStream_TDATA</port>
                <port>inStream_TDEST</port>
                <port>inStream_TID</port>
                <port>inStream_TKEEP</port>
                <port>inStream_TLAST</port>
                <port>inStream_TREADY</port>
                <port>inStream_TSTRB</port>
                <port>inStream_TUSER</port>
                <port>inStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outStream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="outStream_">
            <ports>
                <port>outStream_TDATA</port>
                <port>outStream_TDEST</port>
                <port>outStream_TID</port>
                <port>outStream_TKEEP</port>
                <port>outStream_TLAST</port>
                <port>outStream_TREADY</port>
                <port>outStream_TSTRB</port>
                <port>outStream_TUSER</port>
                <port>outStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="outStream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_BUS">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_BUS">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_BUS">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_BUS">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_BUS">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL_BUS">output_ch, 0x10, 32, W, Data signal of output_ch, </column>
                    <column name="s_axi_CTRL_BUS">input_ch, 0x18, 32, W, Data signal of input_ch, </column>
                    <column name="s_axi_CTRL_BUS">fold_output_ch, 0x20, 32, W, Data signal of fold_output_ch, </column>
                    <column name="s_axi_CTRL_BUS">fold_input_ch, 0x28, 32, W, Data signal of fold_input_ch, </column>
                    <column name="s_axi_CTRL_BUS">input_h, 0x30, 32, W, Data signal of input_h, </column>
                    <column name="s_axi_CTRL_BUS">input_w, 0x38, 32, W, Data signal of input_w, </column>
                    <column name="s_axi_CTRL_BUS">real_input_h, 0x40, 32, W, Data signal of real_input_h, </column>
                    <column name="s_axi_CTRL_BUS">fold_win_area, 0x48, 32, W, Data signal of fold_win_area, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="inStream">both, 64, 6, 5, 8, 1, 1, 8, 2, 1, </column>
                    <column name="outStream">both, 64, 6, 5, 8, 1, 1, 8, 2, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;hls::axis&lt;quad_fp_pack 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="outStream">out, stream&lt;hls::axis&lt;quad_fp_pack 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_ch">in, ap_uint&lt;6&gt;</column>
                    <column name="input_ch">in, ap_uint&lt;6&gt;</column>
                    <column name="fold_output_ch">in, ap_uint&lt;4&gt;</column>
                    <column name="fold_input_ch">in, ap_uint&lt;4&gt;</column>
                    <column name="input_h">in, ap_uint&lt;9&gt;</column>
                    <column name="input_w">in, ap_uint&lt;9&gt;</column>
                    <column name="real_input_h">in, ap_uint&lt;9&gt;</column>
                    <column name="fold_win_area">in, ap_uint&lt;3&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="inStream">inStream, interface, , </column>
                    <column name="outStream">outStream, interface, , </column>
                    <column name="output_ch">s_axi_CTRL_BUS, register, name=output_ch offset=0x10 range=32, </column>
                    <column name="input_ch">s_axi_CTRL_BUS, register, name=input_ch offset=0x18 range=32, </column>
                    <column name="fold_output_ch">s_axi_CTRL_BUS, register, name=fold_output_ch offset=0x20 range=32, </column>
                    <column name="fold_input_ch">s_axi_CTRL_BUS, register, name=fold_input_ch offset=0x28 range=32, </column>
                    <column name="input_h">s_axi_CTRL_BUS, register, name=input_h offset=0x30 range=32, </column>
                    <column name="input_w">s_axi_CTRL_BUS, register, name=input_w offset=0x38 range=32, </column>
                    <column name="real_input_h">s_axi_CTRL_BUS, register, name=real_input_h offset=0x40 range=32, </column>
                    <column name="fold_win_area">s_axi_CTRL_BUS, register, name=fold_win_area offset=0x48 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="src/yolo_conv.cpp:9" status="valid" parentFunction="yolo_conv_top" variable="fold_input_ch" isDirective="0" options="s_axilite port=fold_input_ch bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:10" status="valid" parentFunction="yolo_conv_top" variable="fold_output_ch" isDirective="0" options="s_axilite port=fold_output_ch bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:11" status="valid" parentFunction="yolo_conv_top" variable="input_ch" isDirective="0" options="s_axilite port=input_ch bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:12" status="valid" parentFunction="yolo_conv_top" variable="output_ch" isDirective="0" options="s_axilite port=output_ch bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:13" status="valid" parentFunction="yolo_conv_top" variable="fold_win_area" isDirective="0" options="s_axilite port=fold_win_area bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:16" status="valid" parentFunction="yolo_conv_top" variable="real_input_h" isDirective="0" options="s_axilite port=real_input_h bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:17" status="valid" parentFunction="yolo_conv_top" variable="input_w" isDirective="0" options="s_axilite port=input_w bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:18" status="valid" parentFunction="yolo_conv_top" variable="input_h" isDirective="0" options="s_axilite port=input_h bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:19" status="valid" parentFunction="yolo_conv_top" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL_BUS"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:20" status="valid" parentFunction="yolo_conv_top" variable="outStream" isDirective="0" options="axis register both port=outStream"/>
        <Pragma type="interface" location="src/yolo_conv.cpp:21" status="valid" parentFunction="yolo_conv_top" variable="inStream" isDirective="0" options="axis register both port=inStream"/>
        <Pragma type="array_partition" location="src/yolo_conv.cpp:24" status="valid" parentFunction="yolo_conv_top" variable="out_stream_group" isDirective="0" options="variable=out_stream_group complete dim=1"/>
        <Pragma type="stream" location="src/yolo_conv.cpp:26" status="valid" parentFunction="yolo_conv_top" variable="out_stream_group" isDirective="0" options="variable=out_stream_group depth=2"/>
        <Pragma type="array_partition" location="src/yolo_conv.cpp:34" status="valid" parentFunction="yolo_conv_top" variable="val_output" isDirective="0" options="variable=val_output complete dim=1"/>
        <Pragma type="array_partition" location="src/yolo_conv.cpp:40" status="valid" parentFunction="yolo_conv_top" variable="local_mem_group" isDirective="0" options="variable=local_mem_group block factor=8 dim=1"/>
        <Pragma type="array_partition" location="src/yolo_conv.cpp:42" status="valid" parentFunction="yolo_conv_top" variable="local_mem_group" isDirective="0" options="variable=local_mem_group complete dim=3"/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:51" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=16 max=16"/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:54" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="pipeline" location="src/yolo_conv.cpp:57" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:58" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=3 max=3"/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:87" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=419 max=419"/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:90" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=418 max=418"/>
        <Pragma type="pipeline" location="src/yolo_conv.cpp:93" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="src/yolo_conv.cpp:94" status="valid" parentFunction="yolo_conv_top" variable="" isDirective="0" options="min=1 max=1"/>
    </PragmaReport>
</profile>

