// Seed: 375683974
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = id_0;
  logic id_2;
  initial begin
    SystemTFIdentifier(id_0);
    SystemTFIdentifier;
  end
  assign id_2 = id_2;
  always @(posedge 1) begin
    #1;
    #1;
    #1;
    if (1 && 1 || id_0) begin
      id_1 = id_2;
    end
  end
endmodule
