

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'
================================================================
* Date:           Mon May 20 13:45:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  4.316 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      252|      253|  6.300 us|  6.325 us|  252|  252|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      252|      252|         2|          1|          1|   252|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      338|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|      204|     -|
|Memory               |        1|      -|        4|       17|     -|
|Multiplexer          |        -|      -|        -|      843|     -|
|Register             |        -|      -|     1396|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      1|     1400|     1402|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+-----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+-------------------+---------+----+---+-----+-----+
    |mul_16s_9s_22_1_1_U93  |mul_16s_9s_22_1_1  |        0|   1|  0|    5|    0|
    |mux_36_6_16_1_1_U92    |mux_36_6_16_1_1    |        0|   0|  0|  162|    0|
    |mux_7_3_15_1_1_U94     |mux_7_3_15_1_1     |        0|   0|  0|   37|    0|
    +-----------------------+-------------------+---------+----+---+-----+-----+
    |Total                  |                   |        0|   1|  0|  204|    0|
    +-----------------------+-------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_1_U  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rcU  |        0|  4|  17|    0|   252|    3|     1|          756|
    |w6_U        |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_sc4  |        1|  0|   0|    0|   252|    9|     1|         2268|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        1|  4|  17|    0|   504|   12|     2|         3024|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_8_fu_1642_p2         |         +|   0|  0|  22|          15|          15|
    |in_index_1_fu_1728_p2    |         +|   0|  0|  13|           6|           1|
    |ir_fu_1408_p2            |         +|   0|  0|  15|           8|           1|
    |sub_ln133_fu_1550_p2     |         -|   0|  0|  23|           1|          16|
    |ap_condition_380         |       and|   0|  0|   2|           1|           1|
    |ap_condition_39          |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_1414_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln133_1_fu_1562_p2  |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln133_2_fu_1568_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln133_3_fu_1574_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln133_4_fu_1580_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln133_5_fu_1586_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln133_6_fu_1592_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln133_fu_1556_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln141_fu_1734_p2    |      icmp|   0|  0|  13|           6|           6|
    |or_ln133_1_fu_1604_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_2_fu_1610_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_3_fu_1616_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_4_fu_1622_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_5_fu_1628_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_6_fu_1648_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_7_fu_1654_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_8_fu_1660_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_9_fu_1666_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln133_fu_1598_p2      |        or|   0|  0|   2|           1|           1|
    |acc_10_fu_1704_p3        |    select|   0|  0|  15|           1|          15|
    |acc_11_fu_1696_p3        |    select|   0|  0|  15|           1|          15|
    |acc_12_fu_1688_p3        |    select|   0|  0|  15|           1|          15|
    |acc_13_fu_1680_p3        |    select|   0|  0|  15|           1|          15|
    |acc_14_fu_1672_p3        |    select|   0|  0|  15|           1|          15|
    |acc_7_fu_1634_p3         |    select|   0|  0|  15|           1|          15|
    |acc_9_fu_1712_p3         |    select|   0|  0|  15|           1|          15|
    |acc_fu_1720_p3           |    select|   0|  0|  15|           1|          15|
    |in_index_fu_1740_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 338|         100|         207|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                        Name                                                        | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc22_reg_728                                                                                                       |   9|          2|   15|         30|
    |acc_120_reg_742                                                                                                     |   9|          2|   15|         30|
    |acc_218_reg_756                                                                                                     |   9|          2|   15|         30|
    |acc_316_reg_770                                                                                                     |   9|          2|   15|         30|
    |acc_414_reg_784                                                                                                     |   9|          2|   15|         30|
    |acc_512_reg_798                                                                                                     |   9|          2|   15|         30|
    |acc_610_reg_812                                                                                                     |   9|          2|   15|         30|
    |ap_NS_fsm                                                                                                           |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                                                                                             |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_184_p6                                                                                    |  14|          3|    1|          3|
    |ap_phi_mux_ir23_phi_fu_200_p6                                                                                       |  14|          3|    8|         24|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_phi_fu_830_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_phi_fu_842_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_phi_fu_854_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_phi_fu_866_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_phi_fu_878_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_phi_fu_890_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_phi_fu_902_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_phi_fu_914_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_phi_fu_926_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_phi_fu_938_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_phi_fu_950_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_phi_fu_962_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_phi_fu_974_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_phi_fu_986_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_phi_fu_998_p4       |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_phi_fu_1010_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_phi_fu_1022_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_phi_fu_1034_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_phi_fu_1046_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_phi_fu_1058_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_phi_fu_1070_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_phi_fu_1082_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_phi_fu_1094_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_phi_fu_1106_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_phi_fu_1118_p4      |   9|          2|   16|         32|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_phi_fu_1130_p4      |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_phi_fu_1142_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_phi_fu_1154_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_phi_fu_1166_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_phi_fu_1178_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_phi_fu_1190_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_phi_fu_1202_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_1214_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_1226_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_1238_p4              |   9|          2|   16|         32|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_1250_p4              |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_reg_826   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_reg_838   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_reg_850   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_reg_862   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_reg_874   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_reg_886   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_reg_898   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_reg_910   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_reg_922   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_reg_934   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_reg_946   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_reg_958   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_reg_970   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_reg_982   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_reg_994   |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_reg_1006  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_reg_1018  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_reg_1030  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_reg_1042  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_reg_1054  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_reg_1066  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_reg_1078  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_reg_1090  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_reg_1102  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_reg_1114  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_reg_1126  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_reg_1138          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_reg_1150          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_reg_1162          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_reg_1174          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_reg_1186          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_reg_1198          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_1210          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_1222          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_1234          |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_1246          |   9|          2|   16|         32|
    |ap_return_0                                                                                                         |   9|          2|   16|         32|
    |ap_return_1                                                                                                         |   9|          2|   16|         32|
    |ap_return_2                                                                                                         |   9|          2|   16|         32|
    |ap_return_3                                                                                                         |   9|          2|   16|         32|
    |ap_return_4                                                                                                         |   9|          2|   16|         32|
    |ap_return_5                                                                                                         |   9|          2|   16|         32|
    |ap_return_6                                                                                                         |   9|          2|   16|         32|
    |in_index24_reg_714                                                                                                  |   9|          2|    6|         12|
    |ir23_reg_196                                                                                                        |   9|          2|    8|         16|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                               | 843|        187| 1394|       2798|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                        Name                                                        | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc22_reg_728                                                                                                       |  15|   0|   15|          0|
    |acc_120_reg_742                                                                                                     |  15|   0|   15|          0|
    |acc_218_reg_756                                                                                                     |  15|   0|   15|          0|
    |acc_316_reg_770                                                                                                     |  15|   0|   15|          0|
    |acc_414_reg_784                                                                                                     |  15|   0|   15|          0|
    |acc_512_reg_798                                                                                                     |  15|   0|   15|          0|
    |acc_610_reg_812                                                                                                     |  15|   0|   15|          0|
    |ap_CS_fsm                                                                                                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                                                                                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_reg_826   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_reg_838   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_reg_850   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_reg_862   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_reg_874   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_reg_886   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_reg_898   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_reg_910   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_reg_922   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_reg_934   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_reg_946   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_reg_958   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_reg_970   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_reg_982   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_reg_994   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_reg_1006  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_reg_1018  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_reg_1030  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_reg_1042  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_reg_1054  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_reg_1066  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_reg_1078  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_reg_1090  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_reg_1102  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_reg_1114  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_reg_1126  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_reg_1138          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_reg_1150          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_reg_1162          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_reg_1174          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_reg_1186          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_reg_1198          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_1210          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_1222          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_1234          |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_1246          |  16|   0|   16|          0|
    |ap_return_0_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_1_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_2_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_3_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_4_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_5_preg                                                                                                    |  16|   0|   16|          0|
    |ap_return_6_preg                                                                                                    |  16|   0|   16|          0|
    |do_init_reg_180                                                                                                     |   1|   0|    1|          0|
    |icmp_ln124_reg_2017                                                                                                 |   1|   0|    1|          0|
    |in_index24_reg_714                                                                                                  |   6|   0|    6|          0|
    |ir23_reg_196                                                                                                        |   8|   0|    8|          0|
    |ir_reg_2012                                                                                                         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100_reg_266                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101_reg_280                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102_reg_294                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103_reg_308                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104_reg_322                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105_reg_336                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106_reg_350                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107_reg_364                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108_reg_378                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109_reg_392                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110_reg_406                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111_reg_420                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112_reg_434                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113_reg_448                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114_reg_462                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115_reg_476                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116_reg_490                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117_reg_504                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118_reg_518                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119_reg_532                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120_reg_546                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121_reg_560                       |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96_reg_210                        |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97_reg_224                        |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98_reg_238                        |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99_reg_252                        |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51_reg_574                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52_reg_588                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53_reg_602                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54_reg_616                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55_reg_630                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56_reg_644                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57_reg_658                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58_reg_672                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59_reg_686                                |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60_reg_700                                |  16|   0|   16|          0|
    +--------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                               |1396|   0| 1396|          0|
    +--------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_0                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_1                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_2                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_3                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_4                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_5                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|ap_return_6                                                                           |  out|   16|  ap_ctrl_hs|      dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |   in|   16|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |   in|   16|     ap_none|             void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10  |   in|   16|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1   |   in|   16|     ap_none|   p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9     |   in|   16|     ap_none|     p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9|       pointer|
+--------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln124 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 4 'br' 'br_ln124' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body27.split.i.i_ifconv, i1 1, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%ir23 = phi i8 0, void %entry, i8 %ir, void %for.body27.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 6 'phi' 'ir23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 7 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"   --->   Operation 17 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"   --->   Operation 33 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"   --->   Operation 34 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"   --->   Operation 35 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"   --->   Operation 36 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"   --->   Operation 37 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"   --->   Operation 38 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"   --->   Operation 39 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"   --->   Operation 40 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"   --->   Operation 41 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"   --->   Operation 42 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln124 = br void %for.body27.split.i.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 43 'br' 'br_ln124' <Predicate = (do_init)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %ir23" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 44 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%outidx_1_addr = getelementptr i3 %outidx_1, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:127->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 45 'getelementptr' 'outidx_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.61ns)   --->   "%out_index = load i8 %outidx_1_addr" [firmware/nnet_utils/nnet_dense_resource.h:110->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 46 'load' 'out_index' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 252> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%w6_addr = getelementptr i9 %w6, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:135->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 47 'getelementptr' 'w6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.17ns)   --->   "%w = load i8 %w6_addr" [firmware/nnet_utils/nnet_dense_resource.h:135->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 48 'load' 'w' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 252> <ROM>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%ir = add i8 %ir23, i8 1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 49 'add' 'ir' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln124 = icmp_eq  i8 %ir23, i8 251" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 50 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %rewind_header, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 51 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 53 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 56 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 57 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 58 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 59 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 60 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 61 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 62 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 63 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 64 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 65 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 66 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 67 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 68 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 69 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 70 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 71 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 72 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 73 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 74 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 75 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 76 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 77 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121 = phi i16 0, void %entry, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 78 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 79 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 80 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 81 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 82 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 83 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 84 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 85 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 86 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 87 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60 = phi i16 0, void %entry, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40, void %for.body27.split.i.i_ifconv, i16 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 88 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%in_index24 = phi i6 0, void %entry, i6 %in_index, void %for.body27.split.i.i_ifconv, i6 0, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 89 'phi' 'in_index24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%acc22 = phi i15 56, void %entry, i15 %acc, void %for.body27.split.i.i_ifconv, i15 56, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 90 'phi' 'acc22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%acc_120 = phi i15 16, void %entry, i15 %acc_9, void %for.body27.split.i.i_ifconv, i15 16, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 91 'phi' 'acc_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%acc_218 = phi i15 496, void %entry, i15 %acc_10, void %for.body27.split.i.i_ifconv, i15 496, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 92 'phi' 'acc_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%acc_316 = phi i15 32760, void %entry, i15 %acc_11, void %for.body27.split.i.i_ifconv, i15 32760, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 93 'phi' 'acc_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%acc_414 = phi i15 32600, void %entry, i15 %acc_12, void %for.body27.split.i.i_ifconv, i15 32600, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 94 'phi' 'acc_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%acc_512 = phi i15 32208, void %entry, i15 %acc_13, void %for.body27.split.i.i_ifconv, i15 32208, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 95 'phi' 'acc_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%acc_610 = phi i15 32536, void %entry, i15 %acc_14, void %for.body27.split.i.i_ifconv, i15 32536, void %dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.exit"   --->   Operation 96 'phi' 'acc_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body27.split.i.i_ifconv, void %rewind_init"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96, void %rewind_header"   --->   Operation 98 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97, void %rewind_header"   --->   Operation 99 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98, void %rewind_header"   --->   Operation 100 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99, void %rewind_header"   --->   Operation 101 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100, void %rewind_header"   --->   Operation 102 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101, void %rewind_header"   --->   Operation 103 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102, void %rewind_header"   --->   Operation 104 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103, void %rewind_header"   --->   Operation 105 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104, void %rewind_header"   --->   Operation 106 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105, void %rewind_header"   --->   Operation 107 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106, void %rewind_header"   --->   Operation 108 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107, void %rewind_header"   --->   Operation 109 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108, void %rewind_header"   --->   Operation 110 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109, void %rewind_header"   --->   Operation 111 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110, void %rewind_header"   --->   Operation 112 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111, void %rewind_header"   --->   Operation 113 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112, void %rewind_header"   --->   Operation 114 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113, void %rewind_header"   --->   Operation 115 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114, void %rewind_header"   --->   Operation 116 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115, void %rewind_header"   --->   Operation 117 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116, void %rewind_header"   --->   Operation 118 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117, void %rewind_header"   --->   Operation 119 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118, void %rewind_header"   --->   Operation 120 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119, void %rewind_header"   --->   Operation 121 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120, void %rewind_header"   --->   Operation 122 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69 = phi i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70, void %rewind_init, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121, void %rewind_header"   --->   Operation 123 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51, void %rewind_header"   --->   Operation 124 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52, void %rewind_header"   --->   Operation 125 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53, void %rewind_header"   --->   Operation 126 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54, void %rewind_header"   --->   Operation 127 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55, void %rewind_header"   --->   Operation 128 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56, void %rewind_header"   --->   Operation 129 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57, void %rewind_header"   --->   Operation 130 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58, void %rewind_header"   --->   Operation 131 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59, void %rewind_header"   --->   Operation 132 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 = phi i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41, void %rewind_init, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60, void %rewind_header"   --->   Operation 133 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [firmware/nnet_utils/nnet_dense_resource.h:125->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 134 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 252, i64 252, i64 252" [firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 136 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/2] (0.61ns)   --->   "%out_index = load i8 %outidx_1_addr" [firmware/nnet_utils/nnet_dense_resource.h:110->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 137 'load' 'out_index' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 252> <ROM>
ST_3 : Operation 138 [1/1] (0.70ns)   --->   "%a = mux i16 @_ssdm_op_Mux.ap_auto.36i16.i6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44, i6 %in_index24" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 138 'mux' 'a' <Predicate = true> <Delay = 0.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (1.17ns)   --->   "%w = load i8 %w6_addr" [firmware/nnet_utils/nnet_dense_resource.h:135->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 139 'load' 'w' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 252> <ROM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %a" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 140 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i9 %w" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 141 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.94ns)   --->   "%mul_ln133 = mul i22 %sext_ln133, i22 %sext_ln133_1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 142 'mul' 'mul_ln133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %mul_ln133, i32 7, i32 21" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 143 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.55ns)   --->   "%tmp_i = mux i15 @_ssdm_op_Mux.ap_auto.7i15.i3, i15 %acc22, i15 %acc_120, i15 %acc_218, i15 %acc_316, i15 %acc_414, i15 %acc_512, i15 %acc_610, i3 %out_index" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 144 'mux' 'tmp_i' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i15 %tmp_i" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 145 'sext' 'sext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln133_3 = sext i15 %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 146 'sext' 'sext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.77ns)   --->   "%sub_ln133 = sub i16 0, i16 %sext_ln133_2" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 147 'sub' 'sub_ln133' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.57ns)   --->   "%icmp_ln133 = icmp_eq  i3 %out_index, i3 0" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 148 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln133_1 = icmp_eq  i3 %out_index, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 149 'icmp' 'icmp_ln133_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.57ns)   --->   "%icmp_ln133_2 = icmp_eq  i3 %out_index, i3 2" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 150 'icmp' 'icmp_ln133_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.57ns)   --->   "%icmp_ln133_3 = icmp_eq  i3 %out_index, i3 3" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 151 'icmp' 'icmp_ln133_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.57ns)   --->   "%icmp_ln133_4 = icmp_eq  i3 %out_index, i3 4" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 152 'icmp' 'icmp_ln133_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.57ns)   --->   "%icmp_ln133_5 = icmp_eq  i3 %out_index, i3 5" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 153 'icmp' 'icmp_ln133_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln133_6 = icmp_ne  i16 %sext_ln133_3, i16 %sub_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 154 'icmp' 'icmp_ln133_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_5)   --->   "%or_ln133 = or i1 %icmp_ln133_1, i1 %icmp_ln133_6" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 155 'or' 'or_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_5)   --->   "%or_ln133_1 = or i1 %or_ln133, i1 %icmp_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 156 'or' 'or_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_5)   --->   "%or_ln133_2 = or i1 %icmp_ln133_2, i1 %icmp_ln133_3" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 157 'or' 'or_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln133_3 = or i1 %icmp_ln133_4, i1 %icmp_ln133_5" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 158 'or' 'or_ln133_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_5)   --->   "%or_ln133_4 = or i1 %or_ln133_3, i1 %or_ln133_2" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 159 'or' 'or_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln133_5 = or i1 %or_ln133_4, i1 %or_ln133_1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 160 'or' 'or_ln133_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%acc_7 = select i1 %or_ln133_5, i15 %acc_610, i15 0" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 161 'select' 'acc_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.77ns)   --->   "%acc_8 = add i15 %trunc_ln, i15 %tmp_i" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 162 'add' 'acc_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_9)   --->   "%or_ln133_6 = or i1 %icmp_ln133_1, i1 %icmp_ln133_2" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 163 'or' 'or_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_9)   --->   "%or_ln133_7 = or i1 %or_ln133_6, i1 %icmp_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 164 'or' 'or_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln133_9)   --->   "%or_ln133_8 = or i1 %or_ln133_3, i1 %icmp_ln133_3" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 165 'or' 'or_ln133_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln133_9 = or i1 %or_ln133_8, i1 %or_ln133_7" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 166 'or' 'or_ln133_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_14 = select i1 %or_ln133_9, i15 %acc_7, i15 %acc_8" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 167 'select' 'acc_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.29ns)   --->   "%acc_13 = select i1 %icmp_ln133_5, i15 %acc_8, i15 %acc_512" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 168 'select' 'acc_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.29ns)   --->   "%acc_12 = select i1 %icmp_ln133_4, i15 %acc_8, i15 %acc_414" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 169 'select' 'acc_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.29ns)   --->   "%acc_11 = select i1 %icmp_ln133_3, i15 %acc_8, i15 %acc_316" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 170 'select' 'acc_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.29ns)   --->   "%acc_10 = select i1 %icmp_ln133_2, i15 %acc_8, i15 %acc_218" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 171 'select' 'acc_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.29ns)   --->   "%acc_9 = select i1 %icmp_ln133_1, i15 %acc_8, i15 %acc_120" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 172 'select' 'acc_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.29ns)   --->   "%acc = select i1 %icmp_ln133, i15 %acc_8, i15 %acc22" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 173 'select' 'acc' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.70ns)   --->   "%in_index_1 = add i6 %in_index24, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:140->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 174 'add' 'in_index_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.70ns)   --->   "%icmp_ln141 = icmp_ugt  i6 %in_index_1, i6 35" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 175 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.29ns)   --->   "%in_index = select i1 %icmp_ln141, i6 0, i6 %in_index_1" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 176 'select' 'in_index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i15 %acc" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 177 'sext' 'sext_ln111' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i15 %acc_9" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 178 'sext' 'sext_ln111_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln111_2 = sext i15 %acc_10" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 179 'sext' 'sext_ln111_2' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln111_3 = sext i15 %acc_11" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 180 'sext' 'sext_ln111_3' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln111_4 = sext i15 %acc_12" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 181 'sext' 'sext_ln111_4' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln111_5 = sext i15 %acc_13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 182 'sext' 'sext_ln111_5' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln111_6 = sext i15 %acc_14" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 183 'sext' 'sext_ln111_6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i112 <undef>, i16 %sext_ln111" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 184 'insertvalue' 'mrv_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i112 %mrv_i, i16 %sext_ln111_1" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 185 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i112 %mrv_1_i, i16 %sext_ln111_2" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 186 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i112 %mrv_2_i, i16 %sext_ln111_3" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 187 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i112 %mrv_3_i, i16 %sext_ln111_4" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 188 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i112 %mrv_4_i, i16 %sext_ln111_5" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 189 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i112 %mrv_5_i, i16 %sext_ln111_6" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 190 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%return_ln246 = return void @_ssdm_op_Return, i112 %mrv_6_i" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 191 'return' 'return_ln246' <Predicate = (icmp_ln124)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln124                                                                              (br               ) [ 0111]
do_init                                                                               (phi              ) [ 0011]
ir23                                                                                  (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49          (load             ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50          (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94  (load             ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95  (load             ) [ 0011]
br_ln124                                                                              (br               ) [ 0011]
zext_ln124                                                                            (zext             ) [ 0000]
outidx_1_addr                                                                         (getelementptr    ) [ 0011]
w6_addr                                                                               (getelementptr    ) [ 0011]
ir                                                                                    (add              ) [ 0111]
icmp_ln124                                                                            (icmp             ) [ 0011]
br_ln124                                                                              (br               ) [ 0111]
br_ln0                                                                                (br               ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96  (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97  (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98  (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99  (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120 (phi              ) [ 0011]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121 (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59          (phi              ) [ 0011]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60          (phi              ) [ 0011]
in_index24                                                                            (phi              ) [ 0011]
acc22                                                                                 (phi              ) [ 0011]
acc_120                                                                               (phi              ) [ 0011]
acc_218                                                                               (phi              ) [ 0011]
acc_316                                                                               (phi              ) [ 0011]
acc_414                                                                               (phi              ) [ 0011]
acc_512                                                                               (phi              ) [ 0011]
acc_610                                                                               (phi              ) [ 0011]
br_ln0                                                                                (br               ) [ 0000]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68  (phi              ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69  (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39          (phi              ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40          (phi              ) [ 0111]
specpipeline_ln125                                                                    (specpipeline     ) [ 0000]
speclooptripcount_ln100                                                               (speclooptripcount) [ 0000]
specloopname_ln124                                                                    (specloopname     ) [ 0000]
out_index                                                                             (load             ) [ 0000]
a                                                                                     (mux              ) [ 0000]
w                                                                                     (load             ) [ 0000]
sext_ln133                                                                            (sext             ) [ 0000]
sext_ln133_1                                                                          (sext             ) [ 0000]
mul_ln133                                                                             (mul              ) [ 0000]
trunc_ln                                                                              (partselect       ) [ 0000]
tmp_i                                                                                 (mux              ) [ 0000]
sext_ln133_2                                                                          (sext             ) [ 0000]
sext_ln133_3                                                                          (sext             ) [ 0000]
sub_ln133                                                                             (sub              ) [ 0000]
icmp_ln133                                                                            (icmp             ) [ 0000]
icmp_ln133_1                                                                          (icmp             ) [ 0000]
icmp_ln133_2                                                                          (icmp             ) [ 0000]
icmp_ln133_3                                                                          (icmp             ) [ 0000]
icmp_ln133_4                                                                          (icmp             ) [ 0000]
icmp_ln133_5                                                                          (icmp             ) [ 0000]
icmp_ln133_6                                                                          (icmp             ) [ 0000]
or_ln133                                                                              (or               ) [ 0000]
or_ln133_1                                                                            (or               ) [ 0000]
or_ln133_2                                                                            (or               ) [ 0000]
or_ln133_3                                                                            (or               ) [ 0000]
or_ln133_4                                                                            (or               ) [ 0000]
or_ln133_5                                                                            (or               ) [ 0000]
acc_7                                                                                 (select           ) [ 0000]
acc_8                                                                                 (add              ) [ 0000]
or_ln133_6                                                                            (or               ) [ 0000]
or_ln133_7                                                                            (or               ) [ 0000]
or_ln133_8                                                                            (or               ) [ 0000]
or_ln133_9                                                                            (or               ) [ 0000]
acc_14                                                                                (select           ) [ 0111]
acc_13                                                                                (select           ) [ 0111]
acc_12                                                                                (select           ) [ 0111]
acc_11                                                                                (select           ) [ 0111]
acc_10                                                                                (select           ) [ 0111]
acc_9                                                                                 (select           ) [ 0111]
acc                                                                                   (select           ) [ 0111]
in_index_1                                                                            (add              ) [ 0000]
icmp_ln141                                                                            (icmp             ) [ 0000]
in_index                                                                              (select           ) [ 0111]
sext_ln111                                                                            (sext             ) [ 0000]
sext_ln111_1                                                                          (sext             ) [ 0000]
sext_ln111_2                                                                          (sext             ) [ 0000]
sext_ln111_3                                                                          (sext             ) [ 0000]
sext_ln111_4                                                                          (sext             ) [ 0000]
sext_ln111_5                                                                          (sext             ) [ 0000]
sext_ln111_6                                                                          (sext             ) [ 0000]
mrv_i                                                                                 (insertvalue      ) [ 0000]
mrv_1_i                                                                               (insertvalue      ) [ 0000]
mrv_2_i                                                                               (insertvalue      ) [ 0000]
mrv_3_i                                                                               (insertvalue      ) [ 0000]
mrv_4_i                                                                               (insertvalue      ) [ 0000]
mrv_5_i                                                                               (insertvalue      ) [ 0000]
mrv_6_i                                                                               (insertvalue      ) [ 0000]
return_ln246                                                                          (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.36i16.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i15.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="outidx_1_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_1_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="w6_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w6_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="do_init_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="do_init_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="ir23_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ir23 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="ir23_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir23/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="1" slack="1"/>
<pin id="220" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="2"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="16" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="1" slack="1"/>
<pin id="234" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97/3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="2"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="1" slack="1"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="1" slack="1"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="1" slack="1"/>
<pin id="276" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100/3 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="2"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="1" slack="1"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101/3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="1" slack="1"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="1" slack="1"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="16" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="1" slack="1"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="2"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="16" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="1" slack="1"/>
<pin id="346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105/3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="1" slack="1"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="2"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="1" slack="1"/>
<pin id="374" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="16" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="4" bw="1" slack="1"/>
<pin id="388" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108/3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="16" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="1" slack="1"/>
<pin id="402" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="16" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="4" bw="1" slack="1"/>
<pin id="416" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110/3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="1" slack="1"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="2"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="4" bw="1" slack="1"/>
<pin id="444" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="2"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="16" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="1" slack="1"/>
<pin id="458" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113/3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="16" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="4" bw="1" slack="1"/>
<pin id="472" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="16" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="1" slack="1"/>
<pin id="486" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116 (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="16" slack="0"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="4" bw="1" slack="1"/>
<pin id="500" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116/3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="1"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="2"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="16" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="4" bw="1" slack="1"/>
<pin id="514" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117/3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="16" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="4" bw="1" slack="1"/>
<pin id="528" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="2"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="16" slack="0"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="4" bw="1" slack="1"/>
<pin id="542" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119/3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120 (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="16" slack="0"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="4" bw="1" slack="1"/>
<pin id="556" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121 (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="2"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="16" slack="0"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="4" bw="1" slack="1"/>
<pin id="570" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121/3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="2"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="16" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="4" bw="1" slack="1"/>
<pin id="584" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51/3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="1"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="2"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="16" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="4" bw="1" slack="1"/>
<pin id="598" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52/3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="16" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="4" bw="1" slack="1"/>
<pin id="612" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53/3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54 (phireg) "/>
</bind>
</comp>

<comp id="620" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54_phi_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="2"/>
<pin id="622" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="16" slack="0"/>
<pin id="624" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="4" bw="1" slack="1"/>
<pin id="626" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54/3 "/>
</bind>
</comp>

<comp id="630" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="2"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="16" slack="0"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="4" bw="1" slack="1"/>
<pin id="640" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55/3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="16" slack="0"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="4" bw="1" slack="1"/>
<pin id="654" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56/3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="1"/>
<pin id="660" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57 (phireg) "/>
</bind>
</comp>

<comp id="662" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57_phi_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="2"/>
<pin id="664" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="16" slack="0"/>
<pin id="666" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="4" bw="1" slack="1"/>
<pin id="668" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57/3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58 (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="2"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="16" slack="0"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="4" bw="1" slack="1"/>
<pin id="682" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58/3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59 (phireg) "/>
</bind>
</comp>

<comp id="690" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59_phi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="2"/>
<pin id="692" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="16" slack="0"/>
<pin id="694" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="695" dir="0" index="4" bw="1" slack="1"/>
<pin id="696" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="697" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59/3 "/>
</bind>
</comp>

<comp id="700" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60 (phireg) "/>
</bind>
</comp>

<comp id="704" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60_phi_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="16" slack="0"/>
<pin id="708" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="4" bw="1" slack="1"/>
<pin id="710" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60/3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="in_index24_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_index24 (phireg) "/>
</bind>
</comp>

<comp id="718" class="1004" name="in_index24_phi_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="2"/>
<pin id="720" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="723" dir="0" index="4" bw="1" slack="1"/>
<pin id="724" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index24/3 "/>
</bind>
</comp>

<comp id="728" class="1005" name="acc22_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="15" slack="1"/>
<pin id="730" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc22 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="acc22_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="2"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="15" slack="0"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="4" bw="7" slack="1"/>
<pin id="738" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc22/3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="acc_120_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="15" slack="1"/>
<pin id="744" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_120 (phireg) "/>
</bind>
</comp>

<comp id="746" class="1004" name="acc_120_phi_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="2"/>
<pin id="748" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="15" slack="0"/>
<pin id="750" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="4" bw="6" slack="1"/>
<pin id="752" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_120/3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="acc_218_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="15" slack="1"/>
<pin id="758" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_218 (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="acc_218_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="2"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="15" slack="0"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="4" bw="10" slack="1"/>
<pin id="766" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_218/3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="acc_316_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="1"/>
<pin id="772" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_316 (phireg) "/>
</bind>
</comp>

<comp id="774" class="1004" name="acc_316_phi_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="2"/>
<pin id="776" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="2" bw="15" slack="0"/>
<pin id="778" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="779" dir="0" index="4" bw="4" slack="1"/>
<pin id="780" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="781" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_316/3 "/>
</bind>
</comp>

<comp id="784" class="1005" name="acc_414_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="15" slack="1"/>
<pin id="786" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_414 (phireg) "/>
</bind>
</comp>

<comp id="788" class="1004" name="acc_414_phi_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="2"/>
<pin id="790" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="791" dir="0" index="2" bw="15" slack="0"/>
<pin id="792" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="793" dir="0" index="4" bw="9" slack="1"/>
<pin id="794" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="795" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_414/3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="acc_512_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="1"/>
<pin id="800" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_512 (phireg) "/>
</bind>
</comp>

<comp id="802" class="1004" name="acc_512_phi_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="2"/>
<pin id="804" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="805" dir="0" index="2" bw="15" slack="0"/>
<pin id="806" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="807" dir="0" index="4" bw="11" slack="1"/>
<pin id="808" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="809" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_512/3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="acc_610_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="15" slack="1"/>
<pin id="814" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="acc_610 (phireg) "/>
</bind>
</comp>

<comp id="816" class="1004" name="acc_610_phi_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="2"/>
<pin id="818" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="819" dir="0" index="2" bw="15" slack="0"/>
<pin id="820" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="821" dir="0" index="4" bw="9" slack="1"/>
<pin id="822" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="823" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_610/3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44 (phireg) "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_phi_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="833" dir="0" index="2" bw="16" slack="0"/>
<pin id="834" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="835" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44/3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45 (phireg) "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_phi_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="845" dir="0" index="2" bw="16" slack="0"/>
<pin id="846" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="847" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45/3 "/>
</bind>
</comp>

<comp id="850" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46 (phireg) "/>
</bind>
</comp>

<comp id="854" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_phi_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="857" dir="0" index="2" bw="16" slack="0"/>
<pin id="858" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="859" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46/3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47 (phireg) "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_phi_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="869" dir="0" index="2" bw="16" slack="0"/>
<pin id="870" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="871" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47/3 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48 (phireg) "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_phi_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="881" dir="0" index="2" bw="16" slack="0"/>
<pin id="882" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="883" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48/3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49 (phireg) "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_phi_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="893" dir="0" index="2" bw="16" slack="0"/>
<pin id="894" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="895" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49/3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50 (phireg) "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_phi_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="905" dir="0" index="2" bw="16" slack="0"/>
<pin id="906" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="907" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50/3 "/>
</bind>
</comp>

<comp id="910" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51 (phireg) "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_phi_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="917" dir="0" index="2" bw="16" slack="0"/>
<pin id="918" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="919" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51/3 "/>
</bind>
</comp>

<comp id="922" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52 (phireg) "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_phi_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="929" dir="0" index="2" bw="16" slack="0"/>
<pin id="930" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="931" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52/3 "/>
</bind>
</comp>

<comp id="934" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53 (phireg) "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_phi_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="941" dir="0" index="2" bw="16" slack="0"/>
<pin id="942" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="943" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53/3 "/>
</bind>
</comp>

<comp id="946" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54 (phireg) "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_phi_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="1"/>
<pin id="952" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="953" dir="0" index="2" bw="16" slack="0"/>
<pin id="954" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="955" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54/3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55 (phireg) "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_phi_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="965" dir="0" index="2" bw="16" slack="0"/>
<pin id="966" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="967" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55/3 "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56 (phireg) "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_phi_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="1"/>
<pin id="976" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="977" dir="0" index="2" bw="16" slack="0"/>
<pin id="978" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="979" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56/3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57 (phireg) "/>
</bind>
</comp>

<comp id="986" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_phi_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="989" dir="0" index="2" bw="16" slack="0"/>
<pin id="990" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="991" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57/3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58 (phireg) "/>
</bind>
</comp>

<comp id="998" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_phi_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1001" dir="0" index="2" bw="16" slack="0"/>
<pin id="1002" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1003" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58/3 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59 (phireg) "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_phi_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="1"/>
<pin id="1012" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1013" dir="0" index="2" bw="16" slack="0"/>
<pin id="1014" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1015" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59/3 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60 (phireg) "/>
</bind>
</comp>

<comp id="1022" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_phi_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1025" dir="0" index="2" bw="16" slack="0"/>
<pin id="1026" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1027" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60/3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="0"/>
<pin id="1032" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61 (phireg) "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_phi_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1037" dir="0" index="2" bw="16" slack="0"/>
<pin id="1038" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1039" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61/3 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="0"/>
<pin id="1044" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62 (phireg) "/>
</bind>
</comp>

<comp id="1046" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_phi_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1049" dir="0" index="2" bw="16" slack="0"/>
<pin id="1050" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1051" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62/3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="0"/>
<pin id="1056" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63 (phireg) "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_phi_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1061" dir="0" index="2" bw="16" slack="0"/>
<pin id="1062" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1063" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63/3 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="0"/>
<pin id="1068" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64 (phireg) "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_phi_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="1"/>
<pin id="1072" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1073" dir="0" index="2" bw="16" slack="0"/>
<pin id="1074" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1075" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64/3 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="0"/>
<pin id="1080" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65 (phireg) "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_phi_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1085" dir="0" index="2" bw="16" slack="0"/>
<pin id="1086" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1087" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65/3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="0"/>
<pin id="1092" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66 (phireg) "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_phi_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="1"/>
<pin id="1096" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1097" dir="0" index="2" bw="16" slack="0"/>
<pin id="1098" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1099" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66/3 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67 (phireg) "/>
</bind>
</comp>

<comp id="1106" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_phi_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="1"/>
<pin id="1108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1109" dir="0" index="2" bw="16" slack="0"/>
<pin id="1110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1111" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67/3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="0"/>
<pin id="1116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68 (phireg) "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_phi_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1121" dir="0" index="2" bw="16" slack="0"/>
<pin id="1122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68/3 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="0"/>
<pin id="1128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69 (phireg) "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_phi_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1133" dir="0" index="2" bw="16" slack="0"/>
<pin id="1134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69/3 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="0"/>
<pin id="1140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 (phireg) "/>
</bind>
</comp>

<comp id="1142" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_phi_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="1"/>
<pin id="1144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1145" dir="0" index="2" bw="16" slack="0"/>
<pin id="1146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1147" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31/3 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="0"/>
<pin id="1152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 (phireg) "/>
</bind>
</comp>

<comp id="1154" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_phi_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1157" dir="0" index="2" bw="16" slack="0"/>
<pin id="1158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32/3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="0"/>
<pin id="1164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 (phireg) "/>
</bind>
</comp>

<comp id="1166" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_phi_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="1"/>
<pin id="1168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1169" dir="0" index="2" bw="16" slack="0"/>
<pin id="1170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33/3 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="0"/>
<pin id="1176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 (phireg) "/>
</bind>
</comp>

<comp id="1178" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_phi_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="1"/>
<pin id="1180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1181" dir="0" index="2" bw="16" slack="0"/>
<pin id="1182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1183" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34/3 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="0"/>
<pin id="1188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 (phireg) "/>
</bind>
</comp>

<comp id="1190" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_phi_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="1"/>
<pin id="1192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1193" dir="0" index="2" bw="16" slack="0"/>
<pin id="1194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35/3 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="16" slack="0"/>
<pin id="1200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 (phireg) "/>
</bind>
</comp>

<comp id="1202" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_phi_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1205" dir="0" index="2" bw="16" slack="0"/>
<pin id="1206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36/3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 (phireg) "/>
</bind>
</comp>

<comp id="1214" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_phi_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="1"/>
<pin id="1216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1217" dir="0" index="2" bw="16" slack="0"/>
<pin id="1218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1219" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37/3 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="0"/>
<pin id="1224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 (phireg) "/>
</bind>
</comp>

<comp id="1226" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_phi_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="1"/>
<pin id="1228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1229" dir="0" index="2" bw="16" slack="0"/>
<pin id="1230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38/3 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39 (phireg) "/>
</bind>
</comp>

<comp id="1238" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_phi_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="16" slack="1"/>
<pin id="1240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1241" dir="0" index="2" bw="16" slack="0"/>
<pin id="1242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1243" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39/3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="0"/>
<pin id="1248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 (phireg) "/>
</bind>
</comp>

<comp id="1250" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_phi_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="1"/>
<pin id="1252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1253" dir="0" index="2" bw="16" slack="0"/>
<pin id="1254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1255" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40/3 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="0"/>
<pin id="1260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41/2 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="0"/>
<pin id="1264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42/2 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_load_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="16" slack="0"/>
<pin id="1268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43/2 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_load_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="16" slack="0"/>
<pin id="1272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44/2 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_load_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="0"/>
<pin id="1276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45/2 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_load_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="0"/>
<pin id="1280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46/2 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_load_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="16" slack="0"/>
<pin id="1284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47/2 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_load_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="0"/>
<pin id="1288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48/2 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_load_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="16" slack="0"/>
<pin id="1292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49/2 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50_load_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="0"/>
<pin id="1296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50/2 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70_load_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="0"/>
<pin id="1300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70/2 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71_load_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="16" slack="0"/>
<pin id="1304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71/2 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72_load_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="16" slack="0"/>
<pin id="1308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72/2 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73_load_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="0"/>
<pin id="1312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73/2 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74_load_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="16" slack="0"/>
<pin id="1316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74/2 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75_load_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="16" slack="0"/>
<pin id="1320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75/2 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76_load_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="0"/>
<pin id="1324" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76/2 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77_load_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="16" slack="0"/>
<pin id="1328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77/2 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78_load_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="0"/>
<pin id="1332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78/2 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79_load_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="0"/>
<pin id="1336" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79/2 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80_load_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80/2 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81_load_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="16" slack="0"/>
<pin id="1344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81/2 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82_load_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="0"/>
<pin id="1348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82/2 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83_load_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="16" slack="0"/>
<pin id="1352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83/2 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84_load_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="16" slack="0"/>
<pin id="1356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84/2 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85_load_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="0"/>
<pin id="1360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85/2 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86_load_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86/2 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87_load_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="0"/>
<pin id="1368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87/2 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88_load_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="0"/>
<pin id="1372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88/2 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89_load_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="0"/>
<pin id="1376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89/2 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90_load_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="0"/>
<pin id="1380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90/2 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91_load_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="16" slack="0"/>
<pin id="1384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91/2 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92_load_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="16" slack="0"/>
<pin id="1388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92/2 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93_load_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="0"/>
<pin id="1392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93/2 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94_load_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="0"/>
<pin id="1396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94/2 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95_load_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="16" slack="0"/>
<pin id="1400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95/2 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln124_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="0"/>
<pin id="1404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="ir_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="0"/>
<pin id="1410" dir="0" index="1" bw="1" slack="0"/>
<pin id="1411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/2 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="icmp_ln124_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="0"/>
<pin id="1416" dir="0" index="1" bw="8" slack="0"/>
<pin id="1417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="a_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="0"/>
<pin id="1422" dir="0" index="1" bw="16" slack="0"/>
<pin id="1423" dir="0" index="2" bw="16" slack="0"/>
<pin id="1424" dir="0" index="3" bw="16" slack="0"/>
<pin id="1425" dir="0" index="4" bw="16" slack="0"/>
<pin id="1426" dir="0" index="5" bw="16" slack="0"/>
<pin id="1427" dir="0" index="6" bw="16" slack="0"/>
<pin id="1428" dir="0" index="7" bw="16" slack="0"/>
<pin id="1429" dir="0" index="8" bw="16" slack="0"/>
<pin id="1430" dir="0" index="9" bw="16" slack="0"/>
<pin id="1431" dir="0" index="10" bw="16" slack="0"/>
<pin id="1432" dir="0" index="11" bw="16" slack="0"/>
<pin id="1433" dir="0" index="12" bw="16" slack="0"/>
<pin id="1434" dir="0" index="13" bw="16" slack="0"/>
<pin id="1435" dir="0" index="14" bw="16" slack="0"/>
<pin id="1436" dir="0" index="15" bw="16" slack="0"/>
<pin id="1437" dir="0" index="16" bw="16" slack="0"/>
<pin id="1438" dir="0" index="17" bw="16" slack="0"/>
<pin id="1439" dir="0" index="18" bw="16" slack="0"/>
<pin id="1440" dir="0" index="19" bw="16" slack="0"/>
<pin id="1441" dir="0" index="20" bw="16" slack="0"/>
<pin id="1442" dir="0" index="21" bw="16" slack="0"/>
<pin id="1443" dir="0" index="22" bw="16" slack="0"/>
<pin id="1444" dir="0" index="23" bw="16" slack="0"/>
<pin id="1445" dir="0" index="24" bw="16" slack="0"/>
<pin id="1446" dir="0" index="25" bw="16" slack="0"/>
<pin id="1447" dir="0" index="26" bw="16" slack="0"/>
<pin id="1448" dir="0" index="27" bw="16" slack="0"/>
<pin id="1449" dir="0" index="28" bw="16" slack="0"/>
<pin id="1450" dir="0" index="29" bw="16" slack="0"/>
<pin id="1451" dir="0" index="30" bw="16" slack="0"/>
<pin id="1452" dir="0" index="31" bw="16" slack="0"/>
<pin id="1453" dir="0" index="32" bw="16" slack="0"/>
<pin id="1454" dir="0" index="33" bw="16" slack="0"/>
<pin id="1455" dir="0" index="34" bw="16" slack="0"/>
<pin id="1456" dir="0" index="35" bw="16" slack="0"/>
<pin id="1457" dir="0" index="36" bw="16" slack="0"/>
<pin id="1458" dir="0" index="37" bw="6" slack="0"/>
<pin id="1459" dir="1" index="38" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="sext_ln133_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="16" slack="0"/>
<pin id="1500" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/3 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="sext_ln133_1_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="9" slack="0"/>
<pin id="1504" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_1/3 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="mul_ln133_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="16" slack="0"/>
<pin id="1508" dir="0" index="1" bw="9" slack="0"/>
<pin id="1509" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln133/3 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="trunc_ln_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="15" slack="0"/>
<pin id="1514" dir="0" index="1" bw="22" slack="0"/>
<pin id="1515" dir="0" index="2" bw="4" slack="0"/>
<pin id="1516" dir="0" index="3" bw="6" slack="0"/>
<pin id="1517" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="tmp_i_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="15" slack="0"/>
<pin id="1524" dir="0" index="1" bw="15" slack="0"/>
<pin id="1525" dir="0" index="2" bw="15" slack="0"/>
<pin id="1526" dir="0" index="3" bw="15" slack="0"/>
<pin id="1527" dir="0" index="4" bw="15" slack="0"/>
<pin id="1528" dir="0" index="5" bw="15" slack="0"/>
<pin id="1529" dir="0" index="6" bw="15" slack="0"/>
<pin id="1530" dir="0" index="7" bw="15" slack="0"/>
<pin id="1531" dir="0" index="8" bw="3" slack="0"/>
<pin id="1532" dir="1" index="9" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="sext_ln133_2_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="15" slack="0"/>
<pin id="1544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_2/3 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="sext_ln133_3_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="15" slack="0"/>
<pin id="1548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_3/3 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="sub_ln133_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="0"/>
<pin id="1552" dir="0" index="1" bw="15" slack="0"/>
<pin id="1553" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/3 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="icmp_ln133_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="3" slack="0"/>
<pin id="1558" dir="0" index="1" bw="3" slack="0"/>
<pin id="1559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/3 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="icmp_ln133_1_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="3" slack="0"/>
<pin id="1564" dir="0" index="1" bw="3" slack="0"/>
<pin id="1565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_1/3 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="icmp_ln133_2_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="3" slack="0"/>
<pin id="1570" dir="0" index="1" bw="3" slack="0"/>
<pin id="1571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_2/3 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="icmp_ln133_3_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="3" slack="0"/>
<pin id="1576" dir="0" index="1" bw="3" slack="0"/>
<pin id="1577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_3/3 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="icmp_ln133_4_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="3" slack="0"/>
<pin id="1582" dir="0" index="1" bw="3" slack="0"/>
<pin id="1583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_4/3 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="icmp_ln133_5_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="3" slack="0"/>
<pin id="1588" dir="0" index="1" bw="3" slack="0"/>
<pin id="1589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_5/3 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="icmp_ln133_6_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="16" slack="0"/>
<pin id="1594" dir="0" index="1" bw="16" slack="0"/>
<pin id="1595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133_6/3 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="or_ln133_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="0"/>
<pin id="1600" dir="0" index="1" bw="1" slack="0"/>
<pin id="1601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133/3 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="or_ln133_1_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="0"/>
<pin id="1606" dir="0" index="1" bw="1" slack="0"/>
<pin id="1607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_1/3 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="or_ln133_2_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="0"/>
<pin id="1612" dir="0" index="1" bw="1" slack="0"/>
<pin id="1613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_2/3 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="or_ln133_3_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="0"/>
<pin id="1618" dir="0" index="1" bw="1" slack="0"/>
<pin id="1619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_3/3 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="or_ln133_4_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="0"/>
<pin id="1624" dir="0" index="1" bw="1" slack="0"/>
<pin id="1625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_4/3 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="or_ln133_5_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="0"/>
<pin id="1630" dir="0" index="1" bw="1" slack="0"/>
<pin id="1631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_5/3 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="acc_7_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="0"/>
<pin id="1636" dir="0" index="1" bw="15" slack="0"/>
<pin id="1637" dir="0" index="2" bw="15" slack="0"/>
<pin id="1638" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_7/3 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="acc_8_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="15" slack="0"/>
<pin id="1644" dir="0" index="1" bw="15" slack="0"/>
<pin id="1645" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8/3 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="or_ln133_6_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="0"/>
<pin id="1650" dir="0" index="1" bw="1" slack="0"/>
<pin id="1651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_6/3 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="or_ln133_7_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="0"/>
<pin id="1656" dir="0" index="1" bw="1" slack="0"/>
<pin id="1657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_7/3 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="or_ln133_8_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="0"/>
<pin id="1662" dir="0" index="1" bw="1" slack="0"/>
<pin id="1663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_8/3 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="or_ln133_9_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="0"/>
<pin id="1668" dir="0" index="1" bw="1" slack="0"/>
<pin id="1669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133_9/3 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="acc_14_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="1" slack="0"/>
<pin id="1674" dir="0" index="1" bw="15" slack="0"/>
<pin id="1675" dir="0" index="2" bw="15" slack="0"/>
<pin id="1676" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_14/3 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="acc_13_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="0"/>
<pin id="1682" dir="0" index="1" bw="15" slack="0"/>
<pin id="1683" dir="0" index="2" bw="15" slack="0"/>
<pin id="1684" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_13/3 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="acc_12_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1690" dir="0" index="1" bw="15" slack="0"/>
<pin id="1691" dir="0" index="2" bw="15" slack="0"/>
<pin id="1692" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_12/3 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="acc_11_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="1" slack="0"/>
<pin id="1698" dir="0" index="1" bw="15" slack="0"/>
<pin id="1699" dir="0" index="2" bw="15" slack="0"/>
<pin id="1700" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_11/3 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="acc_10_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="0"/>
<pin id="1706" dir="0" index="1" bw="15" slack="0"/>
<pin id="1707" dir="0" index="2" bw="15" slack="0"/>
<pin id="1708" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_10/3 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="acc_9_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1714" dir="0" index="1" bw="15" slack="0"/>
<pin id="1715" dir="0" index="2" bw="15" slack="0"/>
<pin id="1716" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_9/3 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="acc_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="0"/>
<pin id="1722" dir="0" index="1" bw="15" slack="0"/>
<pin id="1723" dir="0" index="2" bw="15" slack="0"/>
<pin id="1724" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="in_index_1_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="6" slack="0"/>
<pin id="1730" dir="0" index="1" bw="1" slack="0"/>
<pin id="1731" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_1/3 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="icmp_ln141_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="6" slack="0"/>
<pin id="1736" dir="0" index="1" bw="6" slack="0"/>
<pin id="1737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="in_index_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="0"/>
<pin id="1742" dir="0" index="1" bw="6" slack="0"/>
<pin id="1743" dir="0" index="2" bw="6" slack="0"/>
<pin id="1744" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="sext_ln111_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="15" slack="0"/>
<pin id="1750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/3 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="sext_ln111_1_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="15" slack="0"/>
<pin id="1754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/3 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="sext_ln111_2_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="15" slack="0"/>
<pin id="1758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_2/3 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="sext_ln111_3_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="15" slack="0"/>
<pin id="1762" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_3/3 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="sext_ln111_4_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="15" slack="0"/>
<pin id="1766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_4/3 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="sext_ln111_5_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="15" slack="0"/>
<pin id="1770" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_5/3 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="sext_ln111_6_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="15" slack="0"/>
<pin id="1774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_6/3 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="mrv_i_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="112" slack="0"/>
<pin id="1778" dir="0" index="1" bw="15" slack="0"/>
<pin id="1779" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="mrv_1_i_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="112" slack="0"/>
<pin id="1784" dir="0" index="1" bw="15" slack="0"/>
<pin id="1785" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="mrv_2_i_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="112" slack="0"/>
<pin id="1790" dir="0" index="1" bw="15" slack="0"/>
<pin id="1791" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/3 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="mrv_3_i_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="112" slack="0"/>
<pin id="1796" dir="0" index="1" bw="15" slack="0"/>
<pin id="1797" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/3 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="mrv_4_i_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="112" slack="0"/>
<pin id="1802" dir="0" index="1" bw="15" slack="0"/>
<pin id="1803" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/3 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="mrv_5_i_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="112" slack="0"/>
<pin id="1808" dir="0" index="1" bw="15" slack="0"/>
<pin id="1809" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/3 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="mrv_6_i_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="112" slack="0"/>
<pin id="1814" dir="0" index="1" bw="15" slack="0"/>
<pin id="1815" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6_i/3 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="return_ln246_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="112" slack="0"/>
<pin id="1820" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln246/3 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="16" slack="1"/>
<pin id="1824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="16" slack="1"/>
<pin id="1829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="16" slack="1"/>
<pin id="1834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="16" slack="1"/>
<pin id="1839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="16" slack="1"/>
<pin id="1844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="16" slack="1"/>
<pin id="1849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="16" slack="1"/>
<pin id="1854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="16" slack="1"/>
<pin id="1859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="16" slack="1"/>
<pin id="1864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="16" slack="1"/>
<pin id="1869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="16" slack="1"/>
<pin id="1874" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="16" slack="1"/>
<pin id="1879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="16" slack="1"/>
<pin id="1884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="16" slack="1"/>
<pin id="1889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="16" slack="1"/>
<pin id="1894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="16" slack="1"/>
<pin id="1899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="16" slack="1"/>
<pin id="1904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="16" slack="1"/>
<pin id="1909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="16" slack="1"/>
<pin id="1914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="16" slack="1"/>
<pin id="1919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="16" slack="1"/>
<pin id="1924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="16" slack="1"/>
<pin id="1929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="16" slack="1"/>
<pin id="1934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="16" slack="1"/>
<pin id="1939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="16" slack="1"/>
<pin id="1944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="16" slack="1"/>
<pin id="1949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="16" slack="1"/>
<pin id="1954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="16" slack="1"/>
<pin id="1959" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="16" slack="1"/>
<pin id="1964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="16" slack="1"/>
<pin id="1969" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="16" slack="1"/>
<pin id="1974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90 "/>
</bind>
</comp>

<comp id="1977" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91_reg_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="16" slack="1"/>
<pin id="1979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="16" slack="1"/>
<pin id="1984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="16" slack="1"/>
<pin id="1989" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="16" slack="1"/>
<pin id="1994" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="16" slack="1"/>
<pin id="1999" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="outidx_1_addr_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="8" slack="1"/>
<pin id="2004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx_1_addr "/>
</bind>
</comp>

<comp id="2007" class="1005" name="w6_addr_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="8" slack="1"/>
<pin id="2009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w6_addr "/>
</bind>
</comp>

<comp id="2012" class="1005" name="ir_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="8" slack="0"/>
<pin id="2014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="2017" class="1005" name="icmp_ln124_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="1" slack="1"/>
<pin id="2019" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="acc_14_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="15" slack="0"/>
<pin id="2023" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_14 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="acc_13_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="15" slack="0"/>
<pin id="2028" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_13 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="acc_12_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="15" slack="0"/>
<pin id="2033" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_12 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="acc_11_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="15" slack="0"/>
<pin id="2038" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_11 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="acc_10_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="15" slack="0"/>
<pin id="2043" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_10 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="acc_9_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="15" slack="0"/>
<pin id="2048" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc_9 "/>
</bind>
</comp>

<comp id="2051" class="1005" name="acc_reg_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="15" slack="0"/>
<pin id="2053" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="2056" class="1005" name="in_index_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="6" slack="0"/>
<pin id="2058" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="82" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="195"><net_src comp="184" pin="6"/><net_sink comp="180" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="213"><net_src comp="88" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="228" pin=4"/></net>

<net id="241"><net_src comp="88" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="255"><net_src comp="88" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="269"><net_src comp="88" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="280" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="297"><net_src comp="88" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="325"><net_src comp="88" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="378" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="434" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="451"><net_src comp="88" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="466" pin=4"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="508" pin=4"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="518" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="535"><net_src comp="88" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="532" pin="1"/><net_sink comp="536" pin=4"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="546" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="572"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="560" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="577"><net_src comp="88" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="574" pin="1"/><net_sink comp="578" pin=4"/></net>

<net id="591"><net_src comp="88" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="588" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="605"><net_src comp="88" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="614"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="602" pin="1"/><net_sink comp="606" pin=4"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="616" pin="1"/><net_sink comp="620" pin=4"/></net>

<net id="633"><net_src comp="88" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="642"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="630" pin="1"/><net_sink comp="634" pin=4"/></net>

<net id="647"><net_src comp="88" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="656"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="644" pin="1"/><net_sink comp="648" pin=4"/></net>

<net id="661"><net_src comp="88" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="670"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="658" pin="1"/><net_sink comp="662" pin=4"/></net>

<net id="675"><net_src comp="88" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="684"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="672" pin="1"/><net_sink comp="676" pin=4"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="698"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="690" pin=4"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="712"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="700" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="717"><net_src comp="90" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="726"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="714" pin="1"/><net_sink comp="718" pin=4"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="740"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="728" pin="1"/><net_sink comp="732" pin=4"/></net>

<net id="745"><net_src comp="94" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="754"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="742" pin="1"/><net_sink comp="746" pin=4"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="768"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="756" pin="1"/><net_sink comp="760" pin=4"/></net>

<net id="773"><net_src comp="98" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="782"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="770" pin="1"/><net_sink comp="774" pin=4"/></net>

<net id="787"><net_src comp="100" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="796"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="784" pin="1"/><net_sink comp="788" pin=4"/></net>

<net id="801"><net_src comp="102" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="810"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="798" pin="1"/><net_sink comp="802" pin=4"/></net>

<net id="815"><net_src comp="104" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="824"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="812" pin="1"/><net_sink comp="816" pin=4"/></net>

<net id="829"><net_src comp="826" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="836"><net_src comp="214" pin="6"/><net_sink comp="830" pin=2"/></net>

<net id="837"><net_src comp="830" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="848"><net_src comp="228" pin="6"/><net_sink comp="842" pin=2"/></net>

<net id="849"><net_src comp="842" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="853"><net_src comp="850" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="860"><net_src comp="242" pin="6"/><net_sink comp="854" pin=2"/></net>

<net id="861"><net_src comp="854" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="865"><net_src comp="862" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="872"><net_src comp="256" pin="6"/><net_sink comp="866" pin=2"/></net>

<net id="873"><net_src comp="866" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="877"><net_src comp="874" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="884"><net_src comp="270" pin="6"/><net_sink comp="878" pin=2"/></net>

<net id="885"><net_src comp="878" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="896"><net_src comp="284" pin="6"/><net_sink comp="890" pin=2"/></net>

<net id="897"><net_src comp="890" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="908"><net_src comp="298" pin="6"/><net_sink comp="902" pin=2"/></net>

<net id="909"><net_src comp="902" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="920"><net_src comp="312" pin="6"/><net_sink comp="914" pin=2"/></net>

<net id="921"><net_src comp="914" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="925"><net_src comp="922" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="932"><net_src comp="326" pin="6"/><net_sink comp="926" pin=2"/></net>

<net id="933"><net_src comp="926" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="937"><net_src comp="934" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="944"><net_src comp="340" pin="6"/><net_sink comp="938" pin=2"/></net>

<net id="945"><net_src comp="938" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="949"><net_src comp="946" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="956"><net_src comp="354" pin="6"/><net_sink comp="950" pin=2"/></net>

<net id="957"><net_src comp="950" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="961"><net_src comp="958" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="968"><net_src comp="368" pin="6"/><net_sink comp="962" pin=2"/></net>

<net id="969"><net_src comp="962" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="973"><net_src comp="970" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="980"><net_src comp="382" pin="6"/><net_sink comp="974" pin=2"/></net>

<net id="981"><net_src comp="974" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="985"><net_src comp="982" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="992"><net_src comp="396" pin="6"/><net_sink comp="986" pin=2"/></net>

<net id="993"><net_src comp="986" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="997"><net_src comp="994" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1004"><net_src comp="410" pin="6"/><net_sink comp="998" pin=2"/></net>

<net id="1005"><net_src comp="998" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1009"><net_src comp="1006" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1016"><net_src comp="424" pin="6"/><net_sink comp="1010" pin=2"/></net>

<net id="1017"><net_src comp="1010" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1021"><net_src comp="1018" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1028"><net_src comp="438" pin="6"/><net_sink comp="1022" pin=2"/></net>

<net id="1029"><net_src comp="1022" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1033"><net_src comp="1030" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1040"><net_src comp="452" pin="6"/><net_sink comp="1034" pin=2"/></net>

<net id="1041"><net_src comp="1034" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1045"><net_src comp="1042" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1052"><net_src comp="466" pin="6"/><net_sink comp="1046" pin=2"/></net>

<net id="1053"><net_src comp="1046" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1057"><net_src comp="1054" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1064"><net_src comp="480" pin="6"/><net_sink comp="1058" pin=2"/></net>

<net id="1065"><net_src comp="1058" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1076"><net_src comp="494" pin="6"/><net_sink comp="1070" pin=2"/></net>

<net id="1077"><net_src comp="1070" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1081"><net_src comp="1078" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1088"><net_src comp="508" pin="6"/><net_sink comp="1082" pin=2"/></net>

<net id="1089"><net_src comp="1082" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1093"><net_src comp="1090" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1100"><net_src comp="522" pin="6"/><net_sink comp="1094" pin=2"/></net>

<net id="1101"><net_src comp="1094" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1105"><net_src comp="1102" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1112"><net_src comp="536" pin="6"/><net_sink comp="1106" pin=2"/></net>

<net id="1113"><net_src comp="1106" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1124"><net_src comp="550" pin="6"/><net_sink comp="1118" pin=2"/></net>

<net id="1125"><net_src comp="1118" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1129"><net_src comp="1126" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1136"><net_src comp="564" pin="6"/><net_sink comp="1130" pin=2"/></net>

<net id="1137"><net_src comp="1130" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1141"><net_src comp="1138" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1148"><net_src comp="578" pin="6"/><net_sink comp="1142" pin=2"/></net>

<net id="1149"><net_src comp="1142" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1153"><net_src comp="1150" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1160"><net_src comp="592" pin="6"/><net_sink comp="1154" pin=2"/></net>

<net id="1161"><net_src comp="1154" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1165"><net_src comp="1162" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1172"><net_src comp="606" pin="6"/><net_sink comp="1166" pin=2"/></net>

<net id="1173"><net_src comp="1166" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1177"><net_src comp="1174" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1184"><net_src comp="620" pin="6"/><net_sink comp="1178" pin=2"/></net>

<net id="1185"><net_src comp="1178" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1189"><net_src comp="1186" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1196"><net_src comp="634" pin="6"/><net_sink comp="1190" pin=2"/></net>

<net id="1197"><net_src comp="1190" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1201"><net_src comp="1198" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1208"><net_src comp="648" pin="6"/><net_sink comp="1202" pin=2"/></net>

<net id="1209"><net_src comp="1202" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1213"><net_src comp="1210" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1220"><net_src comp="662" pin="6"/><net_sink comp="1214" pin=2"/></net>

<net id="1221"><net_src comp="1214" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1225"><net_src comp="1222" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="1232"><net_src comp="676" pin="6"/><net_sink comp="1226" pin=2"/></net>

<net id="1233"><net_src comp="1226" pin="4"/><net_sink comp="1222" pin=0"/></net>

<net id="1237"><net_src comp="1234" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1244"><net_src comp="690" pin="6"/><net_sink comp="1238" pin=2"/></net>

<net id="1245"><net_src comp="1238" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1249"><net_src comp="1246" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1256"><net_src comp="704" pin="6"/><net_sink comp="1250" pin=2"/></net>

<net id="1257"><net_src comp="1250" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1261"><net_src comp="4" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="6" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="8" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="10" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="12" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="14" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="16" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="18" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="20" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="22" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="24" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="26" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="28" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="30" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="32" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="34" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="36" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="38" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="40" pin="0"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="42" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="44" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="46" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1349"><net_src comp="48" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="50" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="52" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="54" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="56" pin="0"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="58" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="60" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="62" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1381"><net_src comp="64" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="66" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="68" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="70" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="72" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="74" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="200" pin="6"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1412"><net_src comp="200" pin="6"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="84" pin="0"/><net_sink comp="1408" pin=1"/></net>

<net id="1418"><net_src comp="200" pin="6"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="86" pin="0"/><net_sink comp="1414" pin=1"/></net>

<net id="1460"><net_src comp="122" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1461"><net_src comp="1250" pin="4"/><net_sink comp="1420" pin=1"/></net>

<net id="1462"><net_src comp="1238" pin="4"/><net_sink comp="1420" pin=2"/></net>

<net id="1463"><net_src comp="1226" pin="4"/><net_sink comp="1420" pin=3"/></net>

<net id="1464"><net_src comp="1214" pin="4"/><net_sink comp="1420" pin=4"/></net>

<net id="1465"><net_src comp="1202" pin="4"/><net_sink comp="1420" pin=5"/></net>

<net id="1466"><net_src comp="1190" pin="4"/><net_sink comp="1420" pin=6"/></net>

<net id="1467"><net_src comp="1178" pin="4"/><net_sink comp="1420" pin=7"/></net>

<net id="1468"><net_src comp="1166" pin="4"/><net_sink comp="1420" pin=8"/></net>

<net id="1469"><net_src comp="1154" pin="4"/><net_sink comp="1420" pin=9"/></net>

<net id="1470"><net_src comp="1142" pin="4"/><net_sink comp="1420" pin=10"/></net>

<net id="1471"><net_src comp="1130" pin="4"/><net_sink comp="1420" pin=11"/></net>

<net id="1472"><net_src comp="1118" pin="4"/><net_sink comp="1420" pin=12"/></net>

<net id="1473"><net_src comp="1106" pin="4"/><net_sink comp="1420" pin=13"/></net>

<net id="1474"><net_src comp="1094" pin="4"/><net_sink comp="1420" pin=14"/></net>

<net id="1475"><net_src comp="1082" pin="4"/><net_sink comp="1420" pin=15"/></net>

<net id="1476"><net_src comp="1070" pin="4"/><net_sink comp="1420" pin=16"/></net>

<net id="1477"><net_src comp="1058" pin="4"/><net_sink comp="1420" pin=17"/></net>

<net id="1478"><net_src comp="1046" pin="4"/><net_sink comp="1420" pin=18"/></net>

<net id="1479"><net_src comp="1034" pin="4"/><net_sink comp="1420" pin=19"/></net>

<net id="1480"><net_src comp="1022" pin="4"/><net_sink comp="1420" pin=20"/></net>

<net id="1481"><net_src comp="1010" pin="4"/><net_sink comp="1420" pin=21"/></net>

<net id="1482"><net_src comp="998" pin="4"/><net_sink comp="1420" pin=22"/></net>

<net id="1483"><net_src comp="986" pin="4"/><net_sink comp="1420" pin=23"/></net>

<net id="1484"><net_src comp="974" pin="4"/><net_sink comp="1420" pin=24"/></net>

<net id="1485"><net_src comp="962" pin="4"/><net_sink comp="1420" pin=25"/></net>

<net id="1486"><net_src comp="950" pin="4"/><net_sink comp="1420" pin=26"/></net>

<net id="1487"><net_src comp="938" pin="4"/><net_sink comp="1420" pin=27"/></net>

<net id="1488"><net_src comp="926" pin="4"/><net_sink comp="1420" pin=28"/></net>

<net id="1489"><net_src comp="914" pin="4"/><net_sink comp="1420" pin=29"/></net>

<net id="1490"><net_src comp="902" pin="4"/><net_sink comp="1420" pin=30"/></net>

<net id="1491"><net_src comp="890" pin="4"/><net_sink comp="1420" pin=31"/></net>

<net id="1492"><net_src comp="878" pin="4"/><net_sink comp="1420" pin=32"/></net>

<net id="1493"><net_src comp="866" pin="4"/><net_sink comp="1420" pin=33"/></net>

<net id="1494"><net_src comp="854" pin="4"/><net_sink comp="1420" pin=34"/></net>

<net id="1495"><net_src comp="842" pin="4"/><net_sink comp="1420" pin=35"/></net>

<net id="1496"><net_src comp="830" pin="4"/><net_sink comp="1420" pin=36"/></net>

<net id="1497"><net_src comp="718" pin="6"/><net_sink comp="1420" pin=37"/></net>

<net id="1501"><net_src comp="1420" pin="38"/><net_sink comp="1498" pin=0"/></net>

<net id="1505"><net_src comp="174" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1498" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1502" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1518"><net_src comp="124" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1520"><net_src comp="126" pin="0"/><net_sink comp="1512" pin=2"/></net>

<net id="1521"><net_src comp="128" pin="0"/><net_sink comp="1512" pin=3"/></net>

<net id="1533"><net_src comp="130" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1534"><net_src comp="732" pin="6"/><net_sink comp="1522" pin=1"/></net>

<net id="1535"><net_src comp="746" pin="6"/><net_sink comp="1522" pin=2"/></net>

<net id="1536"><net_src comp="760" pin="6"/><net_sink comp="1522" pin=3"/></net>

<net id="1537"><net_src comp="774" pin="6"/><net_sink comp="1522" pin=4"/></net>

<net id="1538"><net_src comp="788" pin="6"/><net_sink comp="1522" pin=5"/></net>

<net id="1539"><net_src comp="802" pin="6"/><net_sink comp="1522" pin=6"/></net>

<net id="1540"><net_src comp="816" pin="6"/><net_sink comp="1522" pin=7"/></net>

<net id="1541"><net_src comp="161" pin="3"/><net_sink comp="1522" pin=8"/></net>

<net id="1545"><net_src comp="1522" pin="9"/><net_sink comp="1542" pin=0"/></net>

<net id="1549"><net_src comp="1512" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1554"><net_src comp="132" pin="0"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1542" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="1560"><net_src comp="161" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="134" pin="0"/><net_sink comp="1556" pin=1"/></net>

<net id="1566"><net_src comp="161" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1567"><net_src comp="136" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1572"><net_src comp="161" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1573"><net_src comp="138" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1578"><net_src comp="161" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1579"><net_src comp="140" pin="0"/><net_sink comp="1574" pin=1"/></net>

<net id="1584"><net_src comp="161" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1585"><net_src comp="142" pin="0"/><net_sink comp="1580" pin=1"/></net>

<net id="1590"><net_src comp="161" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1591"><net_src comp="144" pin="0"/><net_sink comp="1586" pin=1"/></net>

<net id="1596"><net_src comp="1546" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="1550" pin="2"/><net_sink comp="1592" pin=1"/></net>

<net id="1602"><net_src comp="1562" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=1"/></net>

<net id="1608"><net_src comp="1598" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1609"><net_src comp="1556" pin="2"/><net_sink comp="1604" pin=1"/></net>

<net id="1614"><net_src comp="1568" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1615"><net_src comp="1574" pin="2"/><net_sink comp="1610" pin=1"/></net>

<net id="1620"><net_src comp="1580" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="1586" pin="2"/><net_sink comp="1616" pin=1"/></net>

<net id="1626"><net_src comp="1616" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1627"><net_src comp="1610" pin="2"/><net_sink comp="1622" pin=1"/></net>

<net id="1632"><net_src comp="1622" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1633"><net_src comp="1604" pin="2"/><net_sink comp="1628" pin=1"/></net>

<net id="1639"><net_src comp="1628" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1640"><net_src comp="816" pin="6"/><net_sink comp="1634" pin=1"/></net>

<net id="1641"><net_src comp="146" pin="0"/><net_sink comp="1634" pin=2"/></net>

<net id="1646"><net_src comp="1512" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1647"><net_src comp="1522" pin="9"/><net_sink comp="1642" pin=1"/></net>

<net id="1652"><net_src comp="1562" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1653"><net_src comp="1568" pin="2"/><net_sink comp="1648" pin=1"/></net>

<net id="1658"><net_src comp="1648" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1659"><net_src comp="1556" pin="2"/><net_sink comp="1654" pin=1"/></net>

<net id="1664"><net_src comp="1616" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1665"><net_src comp="1574" pin="2"/><net_sink comp="1660" pin=1"/></net>

<net id="1670"><net_src comp="1660" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1671"><net_src comp="1654" pin="2"/><net_sink comp="1666" pin=1"/></net>

<net id="1677"><net_src comp="1666" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1678"><net_src comp="1634" pin="3"/><net_sink comp="1672" pin=1"/></net>

<net id="1679"><net_src comp="1642" pin="2"/><net_sink comp="1672" pin=2"/></net>

<net id="1685"><net_src comp="1586" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1686"><net_src comp="1642" pin="2"/><net_sink comp="1680" pin=1"/></net>

<net id="1687"><net_src comp="802" pin="6"/><net_sink comp="1680" pin=2"/></net>

<net id="1693"><net_src comp="1580" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1694"><net_src comp="1642" pin="2"/><net_sink comp="1688" pin=1"/></net>

<net id="1695"><net_src comp="788" pin="6"/><net_sink comp="1688" pin=2"/></net>

<net id="1701"><net_src comp="1574" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1702"><net_src comp="1642" pin="2"/><net_sink comp="1696" pin=1"/></net>

<net id="1703"><net_src comp="774" pin="6"/><net_sink comp="1696" pin=2"/></net>

<net id="1709"><net_src comp="1568" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1710"><net_src comp="1642" pin="2"/><net_sink comp="1704" pin=1"/></net>

<net id="1711"><net_src comp="760" pin="6"/><net_sink comp="1704" pin=2"/></net>

<net id="1717"><net_src comp="1562" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1718"><net_src comp="1642" pin="2"/><net_sink comp="1712" pin=1"/></net>

<net id="1719"><net_src comp="746" pin="6"/><net_sink comp="1712" pin=2"/></net>

<net id="1725"><net_src comp="1556" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1726"><net_src comp="1642" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1727"><net_src comp="732" pin="6"/><net_sink comp="1720" pin=2"/></net>

<net id="1732"><net_src comp="718" pin="6"/><net_sink comp="1728" pin=0"/></net>

<net id="1733"><net_src comp="148" pin="0"/><net_sink comp="1728" pin=1"/></net>

<net id="1738"><net_src comp="1728" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1739"><net_src comp="150" pin="0"/><net_sink comp="1734" pin=1"/></net>

<net id="1745"><net_src comp="1734" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1746"><net_src comp="90" pin="0"/><net_sink comp="1740" pin=1"/></net>

<net id="1747"><net_src comp="1728" pin="2"/><net_sink comp="1740" pin=2"/></net>

<net id="1751"><net_src comp="1720" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="1712" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1759"><net_src comp="1704" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1763"><net_src comp="1696" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1767"><net_src comp="1688" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1771"><net_src comp="1680" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1775"><net_src comp="1672" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1780"><net_src comp="152" pin="0"/><net_sink comp="1776" pin=0"/></net>

<net id="1781"><net_src comp="1748" pin="1"/><net_sink comp="1776" pin=1"/></net>

<net id="1786"><net_src comp="1776" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="1752" pin="1"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="1782" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="1756" pin="1"/><net_sink comp="1788" pin=1"/></net>

<net id="1798"><net_src comp="1788" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1799"><net_src comp="1760" pin="1"/><net_sink comp="1794" pin=1"/></net>

<net id="1804"><net_src comp="1794" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1805"><net_src comp="1764" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="1810"><net_src comp="1800" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1768" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1816"><net_src comp="1806" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1817"><net_src comp="1772" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="1821"><net_src comp="1812" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1825"><net_src comp="1258" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1830"><net_src comp="1262" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1835"><net_src comp="1266" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1840"><net_src comp="1270" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1845"><net_src comp="1274" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1850"><net_src comp="1278" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1855"><net_src comp="1282" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1860"><net_src comp="1286" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1865"><net_src comp="1290" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1870"><net_src comp="1294" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1875"><net_src comp="1298" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1880"><net_src comp="1302" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1885"><net_src comp="1306" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1890"><net_src comp="1310" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1895"><net_src comp="1314" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1900"><net_src comp="1318" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1905"><net_src comp="1322" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1910"><net_src comp="1326" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1915"><net_src comp="1330" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1920"><net_src comp="1334" pin="1"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1925"><net_src comp="1338" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1930"><net_src comp="1342" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1935"><net_src comp="1346" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1940"><net_src comp="1350" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1945"><net_src comp="1354" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1950"><net_src comp="1358" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1955"><net_src comp="1362" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1960"><net_src comp="1366" pin="1"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1965"><net_src comp="1370" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1970"><net_src comp="1374" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1975"><net_src comp="1378" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1980"><net_src comp="1382" pin="1"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1985"><net_src comp="1386" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1990"><net_src comp="1390" pin="1"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1995"><net_src comp="1394" pin="1"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="2000"><net_src comp="1398" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="2005"><net_src comp="154" pin="3"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="2010"><net_src comp="167" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="2015"><net_src comp="1408" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="2020"><net_src comp="1414" pin="2"/><net_sink comp="2017" pin=0"/></net>

<net id="2024"><net_src comp="1672" pin="3"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="2029"><net_src comp="1680" pin="3"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="2034"><net_src comp="1688" pin="3"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="2039"><net_src comp="1696" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="2044"><net_src comp="1704" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="2049"><net_src comp="1712" pin="3"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="2054"><net_src comp="1720" pin="3"/><net_sink comp="2051" pin=0"/></net>

<net id="2055"><net_src comp="2051" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="2059"><net_src comp="1740" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="718" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx_1 | {}
	Port: w6 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {}
 - Input state : 
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : outidx_1 | {2 3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : w6 | {2 3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln124 : 1
		outidx_1_addr : 2
		out_index : 3
		w6_addr : 2
		w : 3
		ir : 1
		icmp_ln124 : 1
		br_ln124 : 2
	State 3
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 : 1
		a : 2
		sext_ln133 : 3
		sext_ln133_1 : 1
		mul_ln133 : 4
		trunc_ln : 5
		tmp_i : 1
		sext_ln133_2 : 2
		sext_ln133_3 : 6
		sub_ln133 : 3
		icmp_ln133 : 1
		icmp_ln133_1 : 1
		icmp_ln133_2 : 1
		icmp_ln133_3 : 1
		icmp_ln133_4 : 1
		icmp_ln133_5 : 1
		icmp_ln133_6 : 7
		or_ln133 : 8
		or_ln133_1 : 8
		or_ln133_2 : 2
		or_ln133_3 : 2
		or_ln133_4 : 2
		or_ln133_5 : 8
		acc_7 : 8
		acc_8 : 6
		or_ln133_6 : 2
		or_ln133_7 : 2
		or_ln133_8 : 2
		or_ln133_9 : 2
		acc_14 : 9
		acc_13 : 7
		acc_12 : 7
		acc_11 : 7
		acc_10 : 7
		acc_9 : 7
		acc : 7
		in_index_1 : 1
		icmp_ln141 : 2
		in_index : 3
		sext_ln111 : 8
		sext_ln111_1 : 8
		sext_ln111_2 : 8
		sext_ln111_3 : 8
		sext_ln111_4 : 8
		sext_ln111_5 : 8
		sext_ln111_6 : 10
		mrv_i : 9
		mrv_1_i : 10
		mrv_2_i : 11
		mrv_3_i : 12
		mrv_4_i : 13
		mrv_5_i : 14
		mrv_6_i : 15
		return_ln246 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mux   |       a_fu_1420      |    0    |    0    |   162   |
|          |     tmp_i_fu_1522    |    0    |    0    |    37   |
|----------|----------------------|---------|---------|---------|
|          |     acc_7_fu_1634    |    0    |    0    |    15   |
|          |    acc_14_fu_1672    |    0    |    0    |    15   |
|          |    acc_13_fu_1680    |    0    |    0    |    15   |
|          |    acc_12_fu_1688    |    0    |    0    |    15   |
|  select  |    acc_11_fu_1696    |    0    |    0    |    15   |
|          |    acc_10_fu_1704    |    0    |    0    |    15   |
|          |     acc_9_fu_1712    |    0    |    0    |    15   |
|          |      acc_fu_1720     |    0    |    0    |    15   |
|          |   in_index_fu_1740   |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln124_fu_1414  |    0    |    0    |    15   |
|          |  icmp_ln133_fu_1556  |    0    |    0    |    10   |
|          | icmp_ln133_1_fu_1562 |    0    |    0    |    10   |
|          | icmp_ln133_2_fu_1568 |    0    |    0    |    10   |
|   icmp   | icmp_ln133_3_fu_1574 |    0    |    0    |    10   |
|          | icmp_ln133_4_fu_1580 |    0    |    0    |    10   |
|          | icmp_ln133_5_fu_1586 |    0    |    0    |    10   |
|          | icmp_ln133_6_fu_1592 |    0    |    0    |    23   |
|          |  icmp_ln141_fu_1734  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |      ir_fu_1408      |    0    |    0    |    15   |
|    add   |     acc_8_fu_1642    |    0    |    0    |    22   |
|          |  in_index_1_fu_1728  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln133_fu_1550  |    0    |    0    |    22   |
|----------|----------------------|---------|---------|---------|
|          |   or_ln133_fu_1598   |    0    |    0    |    2    |
|          |  or_ln133_1_fu_1604  |    0    |    0    |    2    |
|          |  or_ln133_2_fu_1610  |    0    |    0    |    2    |
|          |  or_ln133_3_fu_1616  |    0    |    0    |    2    |
|    or    |  or_ln133_4_fu_1622  |    0    |    0    |    2    |
|          |  or_ln133_5_fu_1628  |    0    |    0    |    2    |
|          |  or_ln133_6_fu_1648  |    0    |    0    |    2    |
|          |  or_ln133_7_fu_1654  |    0    |    0    |    2    |
|          |  or_ln133_8_fu_1660  |    0    |    0    |    2    |
|          |  or_ln133_9_fu_1666  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln133_fu_1506  |    1    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|   zext   |  zext_ln124_fu_1402  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln133_fu_1498  |    0    |    0    |    0    |
|          | sext_ln133_1_fu_1502 |    0    |    0    |    0    |
|          | sext_ln133_2_fu_1542 |    0    |    0    |    0    |
|          | sext_ln133_3_fu_1546 |    0    |    0    |    0    |
|          |  sext_ln111_fu_1748  |    0    |    0    |    0    |
|   sext   | sext_ln111_1_fu_1752 |    0    |    0    |    0    |
|          | sext_ln111_2_fu_1756 |    0    |    0    |    0    |
|          | sext_ln111_3_fu_1760 |    0    |    0    |    0    |
|          | sext_ln111_4_fu_1764 |    0    |    0    |    0    |
|          | sext_ln111_5_fu_1768 |    0    |    0    |    0    |
|          | sext_ln111_6_fu_1772 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_1512   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     mrv_i_fu_1776    |    0    |    0    |    0    |
|          |    mrv_1_i_fu_1782   |    0    |    0    |    0    |
|          |    mrv_2_i_fu_1788   |    0    |    0    |    0    |
|insertvalue|    mrv_3_i_fu_1794   |    0    |    0    |    0    |
|          |    mrv_4_i_fu_1800   |    0    |    0    |    0    |
|          |    mrv_5_i_fu_1806   |    0    |    0    |    0    |
|          |    mrv_6_i_fu_1812   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  return  | return_ln246_fu_1818 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   533   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                        acc22_reg_728                                        |   15   |
|                                       acc_10_reg_2041                                       |   15   |
|                                       acc_11_reg_2036                                       |   15   |
|                                       acc_120_reg_742                                       |   15   |
|                                       acc_12_reg_2031                                       |   15   |
|                                       acc_13_reg_2026                                       |   15   |
|                                       acc_14_reg_2021                                       |   15   |
|                                       acc_218_reg_756                                       |   15   |
|                                       acc_316_reg_770                                       |   15   |
|                                       acc_414_reg_784                                       |   15   |
|                                       acc_512_reg_798                                       |   15   |
|                                       acc_610_reg_812                                       |   15   |
|                                        acc_9_reg_2046                                       |   15   |
|                                         acc_reg_2051                                        |   15   |
|                                       do_init_reg_180                                       |    1   |
|                                     icmp_ln124_reg_2017                                     |    1   |
|                                      in_index24_reg_714                                     |    6   |
|                                      in_index_reg_2056                                      |    6   |
|                                         ir23_reg_196                                        |    8   |
|                                         ir_reg_2012                                         |    8   |
|                                    outidx_1_addr_reg_2002                                   |    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_100_reg_266|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_101_reg_280|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_102_reg_294|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_103_reg_308|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_104_reg_322|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_105_reg_336|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_106_reg_350|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_107_reg_364|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_108_reg_378|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_109_reg_392|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_110_reg_406|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_111_reg_420|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_112_reg_434|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_113_reg_448|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_114_reg_462|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_115_reg_476|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_116_reg_490|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_117_reg_504|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_118_reg_518|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_119_reg_532|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_120_reg_546|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_121_reg_560|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44_reg_826|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45_reg_838|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46_reg_850|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47_reg_862|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48_reg_874|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49_reg_886|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50_reg_898|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51_reg_910|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52_reg_922|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53_reg_934|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54_reg_946|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55_reg_958|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56_reg_970|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57_reg_982|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58_reg_994|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59_reg_1006|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60_reg_1018|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61_reg_1030|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62_reg_1042|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63_reg_1054|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64_reg_1066|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65_reg_1078|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66_reg_1090|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67_reg_1102|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68_reg_1114|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69_reg_1126|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70_reg_1872|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71_reg_1877|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72_reg_1882|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73_reg_1887|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74_reg_1892|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75_reg_1897|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76_reg_1902|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77_reg_1907|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78_reg_1912|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79_reg_1917|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80_reg_1922|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81_reg_1927|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82_reg_1932|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83_reg_1937|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84_reg_1942|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85_reg_1947|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86_reg_1952|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87_reg_1957|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88_reg_1962|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89_reg_1967|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90_reg_1972|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91_reg_1977|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92_reg_1982|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93_reg_1987|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94_reg_1992|   16   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95_reg_1997|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96_reg_210|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97_reg_224|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98_reg_238|   16   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99_reg_252|   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_reg_1138    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_reg_1150    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_reg_1162    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_reg_1174    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_reg_1186    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_reg_1198    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_reg_1210    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_reg_1222    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39_reg_1234    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_reg_1246    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_reg_1822    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_reg_1827    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_reg_1832    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_reg_1837    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_reg_1842    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_reg_1847    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_reg_1852    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_reg_1857    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_reg_1862    |   16   |
|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_50_reg_1867    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_51_reg_574    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_52_reg_588    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_53_reg_602    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_54_reg_616    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_55_reg_630    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_56_reg_644    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_57_reg_658    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_58_reg_672    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_59_reg_686    |   16   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_60_reg_700    |   16   |
|                                       w6_addr_reg_2007                                      |    8   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |  1984  |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
|  do_init_reg_180  |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   533  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |  1984  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  1984  |   560  |
+-----------+--------+--------+--------+--------+
