$date
	Sat Nov 08 17:17:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! grant [3:0] $end
$var reg 1 " clk $end
$var reg 4 # req [3:0] $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 4 & req [3:0] $end
$var wire 1 ' rst $end
$var reg 4 ( grant [3:0] $end
$var reg 3 ) next_state [2:0] $end
$var reg 3 * present_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
0'
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5
1"
1%
#10
0"
0%
#12
b1 )
b1 #
b1 &
1$
1'
#15
b1 (
b1 !
b1 *
1"
1%
#20
0"
0%
#25
1"
1%
#30
0"
0%
#35
1"
1%
#40
0"
0%
#45
1"
1%
#50
0"
0%
#52
b10 )
b11 #
b11 &
#55
b10 (
b10 !
b1 )
b10 *
1"
1%
#60
0"
0%
#65
b1 (
b1 !
b10 )
b1 *
1"
1%
#70
0"
0%
#75
b10 (
b10 !
b1 )
b10 *
1"
1%
#80
0"
0%
#85
b1 (
b1 !
b10 )
b1 *
1"
1%
#90
0"
0%
#92
b111 #
b111 &
#95
b10 (
b10 !
b11 )
b10 *
1"
1%
#100
0"
0%
#105
b100 (
b100 !
b1 )
b11 *
1"
1%
#110
0"
0%
#115
b1 (
b1 !
b10 )
b1 *
1"
1%
#120
0"
0%
#125
b10 (
b10 !
b11 )
b10 *
1"
1%
#130
0"
0%
#132
b1111 #
b1111 &
#135
b100 (
b100 !
b100 )
b11 *
1"
1%
#140
0"
0%
#145
b1000 (
b1000 !
b1 )
b100 *
1"
1%
#150
0"
0%
#155
b1 (
b1 !
b10 )
b1 *
1"
1%
#160
0"
0%
#165
b10 (
b10 !
b11 )
b10 *
1"
1%
#170
0"
0%
#172
b100 )
b1000 #
b1000 &
#175
b1000 (
b1000 !
b100 *
1"
1%
#180
0"
0%
#185
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
#205
1"
1%
#210
0"
0%
#212
b10 )
b1010 #
b1010 &
#215
b10 (
b10 !
b100 )
b10 *
1"
1%
#220
0"
0%
#225
b1000 (
b1000 !
b10 )
b100 *
1"
1%
#230
0"
0%
#235
b10 (
b10 !
b100 )
b10 *
1"
1%
#240
0"
0%
#245
b1000 (
b1000 !
b10 )
b100 *
1"
1%
#250
0"
0%
#252
b0 )
b0 #
b0 &
#255
b0 (
b0 !
b0 *
1"
1%
#260
0"
0%
#265
1"
1%
#270
0"
0%
#275
1"
1%
#280
0"
0%
#285
1"
1%
#290
0"
0%
#292
