C 50 0 "S" 75 10 0 0 41 0 L
X "BN" "?" -2 8 0.00 0.00 32 0 0 0 0 0 1 0 0
C -50 -25 "B" -75 -65 0 0 41 0 L
P "VHDL_SLICE" "TRUE" 0 50 0.00 0.00 41 0 0 0 0 0 0 0 0
P "PATH" "?" -2 0 0.00 0.00 41 0 0 0 0 0 0 0 0
L -50 -25 0 0 -1 0
L 0 0 50 0 -1 0
