#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 14 16:41:22 2018
# Process ID: 5370
# Log file: /users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/planAhead_run_1/planAhead.log
# Journal file: /users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/pa.fromHdl.tcl
# create_project -name rotor -dir "/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2650.328 ; gain = 26.145
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "rotor.ucf" [current_fileset -constrset]
Adding file '/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {rotor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top rotor $srcset
# add_files [list {rotor.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.ucf]
Finished Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 708c9187
open_rtl_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2786.699 ; gain = 133.367
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property is_loc_fixed false [get_ports [list  clk]]
startgroup
set_property package_pin F12 [get_ports led0]
endgroup
startgroup
set_property package_pin E12 [get_ports led1]
endgroup
startgroup
set_property package_pin E11 [get_ports led2]
endgroup
startgroup
set_property package_pin F11 [get_ports led3]
endgroup
startgroup
set_property package_pin C11 [get_ports led4]
endgroup
startgroup
set_property package_pin B11 [get_ports led5]
endgroup
set_property package_pin "" [get_ports [list  led6]]
startgroup
set_property package_pin D11 [get_ports led5]
endgroup
startgroup
set_property package_pin E9 [get_ports led6]
endgroup
startgroup
set_property package_pin F9 [get_ports led7]
endgroup
set_property package_pin "" [get_ports [list  ROT_A]]
startgroup
set_property package_pin K18 [get_ports ROT_A]
endgroup
startgroup
set_property package_pin G18 [get_ports ROT_B]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list led0]]
set_property iostandard LVTTL [get_ports [list led1]]
set_property iostandard LVTTL [get_ports [list led2]]
set_property iostandard LVTTL [get_ports [list led3]]
set_property iostandard LVTTL [get_ports [list led4]]
set_property iostandard LVTTL [get_ports [list led5]]
set_property iostandard LVTTL [get_ports [list led6]]
set_property iostandard LVTTL [get_ports [list led7]]
set_property iostandard LVTTL [get_ports [list ROT_A]]
set_property iostandard LVTTL [get_ports [list ROT_B]]
set_property drive 8 [get_ports [list led0]]
set_property drive 8 [get_ports [list led1]]
set_property drive 8 [get_ports [list led2]]
set_property drive 8 [get_ports [list led3]]
set_property drive 8 [get_ports [list led4]]
set_property drive 8 [get_ports [list led5]]
set_property drive 8 [get_ports [list led6]]
set_property drive 8 [get_ports [list led7]]
set_property pulltype PULLUP [get_ports [list ROT_A]]
set_property pulltype PULLUP [get_ports [list ROT_B]]
save_constraints
save_constraints: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.699 ; gain = 0.000
refresh_design
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.ucf]
Finished Parsing UCF File [/users/btech/rajkush/Desktop/CS220Labs/LAB4_1/rotor/rotor.ucf]
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2790.699 ; gain = 4.000
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
save_constraints
save_constraints: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2790.699 ; gain = 0.000
