=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_0_s1
6.281
7.307
devider_1hz_inst/curr_state_0_s0
7.307
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_1_s1
6.289
7.091
devider_1hz_inst/curr_state_1_s0
7.091
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_2_s3
6.289
7.091
devider_1hz_inst/curr_state_2_s0
7.091
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_3_s1
6.285
7.346
devider_1hz_inst/curr_state_3_s0
7.346
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_4_s1
6.285
7.346
devider_1hz_inst/curr_state_4_s0
7.346
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_5_s1
5.864
6.977
devider_1hz_inst/curr_state_5_s0
6.977
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_2_s0
0.787
1.245
counter_3_bit_inst/currState_2_s4
2.716
3.777
devider_1hz_inst/next_state_0_s2
4.516
5.856
devider_1hz_inst/next_state_6_s1
6.281
6.906
devider_1hz_inst/curr_state_6_s0
6.906
=====
SETUP
9999996.000
5.000
10000001.000
devider_1hz_inst/curr_state_6_s0
0.787
1.245
counter_3_bit_inst/currState_2_s6
2.039
3.129
counter_3_bit_inst/currState_2_s7
3.870
5.172
counter_3_bit_inst/currState_0_s1
5.516
=====
SETUP
9999996.000
5.000
10000001.000
devider_1hz_inst/curr_state_6_s0
0.787
1.245
counter_3_bit_inst/currState_2_s6
2.039
3.129
counter_3_bit_inst/currState_2_s7
3.870
5.172
counter_3_bit_inst/currState_1_s1
5.516
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_0_s0
0.787
1.245
counter_3_bit_inst/currState_2_s6
1.957
3.129
counter_3_bit_inst/n30_s1
3.870
5.172
counter_3_bit_inst/n30_s0
5.176
6.215
counter_3_bit_inst/currState_1_s1
6.215
=====
SETUP
9999996.000
5.000
10000001.000
devider_1hz_inst/curr_state_6_s0
0.787
1.245
counter_3_bit_inst/currState_2_s6
2.039
3.129
counter_3_bit_inst/currState_2_s7
3.870
5.172
counter_3_bit_inst/currState_2_s1
5.516
=====
SETUP
9999995.000
6.000
10000001.000
devider_1hz_inst/curr_state_1_s0
0.787
1.245
counter_3_bit_inst/currState_2_s6
2.039
3.129
counter_3_bit_inst/n30_s1
3.870
5.172
counter_3_bit_inst/n29_s0
5.176
6.215
counter_3_bit_inst/currState_2_s1
6.215
=====
SETUP
9999997.000
4.000
10000001.000
devider_1hz_inst/curr_state_0_s0
0.787
1.245
devider_1hz_inst/next_state_4_s2
1.618
2.803
devider_1hz_inst/next_state_6_s2
3.228
4.254
devider_1hz_inst/next_state_7_s1
4.258
5.073
devider_1hz_inst/curr_state_7_s0
5.073
=====
SETUP
9999999.000
2.000
10000001.000
counter_3_bit_inst/currState_1_s1
0.787
1.245
counter_3_bit_inst/n9_s5
1.678
2.739
counter_3_bit_inst/currStatus_s4
2.739
=====
SETUP
9999999.000
2.000
10000001.000
counter_3_bit_inst/currState_0_s1
0.787
1.245
counter_3_bit_inst/n31_s1
1.253
2.327
counter_3_bit_inst/currState_0_s1
2.327
=====
HOLD
0.708
1.436
0.728
devider_1hz_inst/curr_state_7_s0
0.728
1.061
devider_1hz_inst/next_state_7_s1
1.064
1.436
devider_1hz_inst/curr_state_7_s0
1.436
=====
HOLD
0.708
1.436
0.728
devider_1hz_inst/curr_state_5_s0
0.728
1.061
devider_1hz_inst/next_state_5_s1
1.064
1.436
devider_1hz_inst/curr_state_5_s0
1.436
=====
HOLD
0.708
1.436
0.728
counter_3_bit_inst/currStatus_s4
0.728
1.061
counter_3_bit_inst/n9_s5
1.064
1.436
counter_3_bit_inst/currStatus_s4
1.436
=====
HOLD
0.709
1.437
0.728
devider_1hz_inst/curr_state_3_s0
0.728
1.061
devider_1hz_inst/next_state_3_s1
1.065
1.437
devider_1hz_inst/curr_state_3_s0
1.437
=====
HOLD
0.709
1.437
0.728
devider_1hz_inst/curr_state_4_s0
0.728
1.061
devider_1hz_inst/next_state_4_s1
1.065
1.437
devider_1hz_inst/curr_state_4_s0
1.437
=====
HOLD
0.710
1.438
0.728
counter_3_bit_inst/currState_2_s1
0.728
1.061
counter_3_bit_inst/n29_s0
1.066
1.438
counter_3_bit_inst/currState_2_s1
1.438
=====
HOLD
0.711
1.439
0.728
counter_3_bit_inst/currState_1_s1
0.728
1.061
counter_3_bit_inst/n30_s0
1.067
1.439
counter_3_bit_inst/currState_1_s1
1.439
=====
HOLD
0.893
1.621
0.728
devider_1hz_inst/curr_state_0_s0
0.728
1.061
devider_1hz_inst/next_state_0_s1
1.065
1.621
devider_1hz_inst/curr_state_0_s0
1.621
=====
HOLD
0.957
1.685
0.728
devider_1hz_inst/curr_state_0_s0
0.728
1.061
devider_1hz_inst/next_state_1_s1
1.313
1.685
devider_1hz_inst/curr_state_1_s0
1.685
=====
HOLD
1.061
1.789
0.728
devider_1hz_inst/curr_state_2_s0
0.728
1.061
devider_1hz_inst/next_state_2_s3
1.065
1.789
devider_1hz_inst/curr_state_2_s0
1.789
=====
HOLD
1.061
1.789
0.728
devider_1hz_inst/curr_state_6_s0
0.728
1.061
devider_1hz_inst/next_state_6_s1
1.065
1.789
devider_1hz_inst/curr_state_6_s0
1.789
=====
HOLD
1.063
1.791
0.728
counter_3_bit_inst/currState_0_s1
0.728
1.061
counter_3_bit_inst/n31_s1
1.067
1.791
counter_3_bit_inst/currState_0_s1
1.791
=====
HOLD
1.745
2.488
0.743
devider_1hz_inst/curr_state_3_s0
0.728
1.061
counter_3_bit_inst/currState_2_s7
1.860
2.245
counter_3_bit_inst/currState_0_s1
2.488
=====
HOLD
1.745
2.488
0.743
devider_1hz_inst/curr_state_3_s0
0.728
1.061
counter_3_bit_inst/currState_2_s7
1.860
2.245
counter_3_bit_inst/currState_1_s1
2.488
=====
HOLD
1.745
2.488
0.743
devider_1hz_inst/curr_state_3_s0
0.728
1.061
counter_3_bit_inst/currState_2_s7
1.860
2.245
counter_3_bit_inst/currState_2_s1
2.488
