0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/bup48/Documents/VivadoProjects/RISCPROCESSOR-8/RISCPROCESSOR-8.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/bup48/Downloads/Control_Unit.v,1534210771,verilog,,C:/Users/bup48/Downloads/Datapath.v,,Control_Unit,,,,,,,,
C:/Users/bup48/Downloads/Datapath.v,1534212755,verilog,,C:/Users/bup48/Downloads/MUX.v,,Datapath,,,,,,,,
C:/Users/bup48/Downloads/MUX.v,1534206552,verilog,,C:/Users/bup48/Downloads/MUX3x1.v,,MUX2x1,,,,,,,,
C:/Users/bup48/Downloads/MUX3x1.v,1534206549,verilog,,C:/Users/bup48/Downloads/Memorypath.v,,MUX3x1,,,,,,,,
C:/Users/bup48/Downloads/Memorypath.v,1534206555,verilog,,C:/Users/bup48/Downloads/RF16x16.v,,Memorypath,,,,,,,,
C:/Users/bup48/Downloads/RF16x16.v,1534206543,verilog,,C:/Users/bup48/Downloads/alu.v,,RF16x16,,,,,,,,
C:/Users/bup48/Downloads/alu.v,1534206540,verilog,,C:/Users/bup48/Downloads/controller.v,,ALU,,,,,,,,
C:/Users/bup48/Downloads/controller.v,1534207740,verilog,,C:/Users/bup48/Downloads/data_memory.v,,Controller,,,,,,,,
C:/Users/bup48/Downloads/data_memory.v,1534206532,verilog,,C:/Users/bup48/Downloads/instruction_register.v,,data_memory,,,,,,,,
C:/Users/bup48/Downloads/instruction_register.v,1534211301,verilog,,C:/Users/bup48/Downloads/master.v,,instruction_register,,,,,,,,
C:/Users/bup48/Downloads/master.v,1534206525,verilog,,C:/Users/bup48/Downloads/program_counter.v,,master,,,,,,,,
C:/Users/bup48/Downloads/master_tb.v,1534206557,verilog,,,,master_tb,,,,,,,,
C:/Users/bup48/Downloads/program_counter.v,1534206546,verilog,,C:/Users/bup48/Downloads/master_tb.v,,program_counter,,,,,,,,
