A memory access model for highly-threaded many-core architectures 