# VPMOVQW/VPMOVSQW/VPMOVUSQW

Down Convert QWord to Word

VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed words using truncation.
VPMOVSQW converts signed 64-bit integers into packed signed words using signed saturation.
VPMOVUSQW convert unsigned quad-word values into unsigned word values using unsigned saturation.
The source operand is a ZMM/YMM/XMM register.
The destination operand is a XMM register or a 128/64/32-bit memory location.Down-converted word elements are written to the destination operand (the first operand) from the least-significant word.
Word elements of the destination operand are updated according to the writemask.
Bits (MAXVL-EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## Exceptions

- Other Exceptions
  > EVEX-encoded instruction, see Table2-53, "Type E6 Class Exception Conditions."
- SIMD Floating-Point Exceptions
  > None.

## Operation

```C
VPMOVQW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := TruncateQuadWordToWord (SRC[m+63:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/4] := 0;VPMOVQW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := TruncateQuadWordToWord (SRC[m+63:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVSQW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateSignedQuadWordToWord (SRC[m+63:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;VPMOVSQW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateSignedQuadWordToWord (SRC[m+63:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVUSQW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateUnsignedQuadWordToWord (SRC[m+63:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/4] := 0;VPMOVUSQW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1i := j * 16m := j * 64IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateUnsignedQuadWordToWord (SRC[m+63:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingIntel C/C++ Compiler Intrinsic EquivalentsVPMOVQW __m128i _mm512_cvtepi64_epi16( __m512i a);VPMOVQW __m128i _mm512_mask_cvtepi64_epi16(__m128i s, __mmask8 k, __m512i a);VPMOVQW __m128i _mm512_maskz_cvtepi64_epi16( __mmask8 k, __m512i a);VPMOVQW void _mm512_mask_cvtepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);VPMOVSQW __m128i _mm512_cvtsepi64_epi16( __m512i a);VPMOVSQW __m128i _mm512_mask_cvtsepi64_epi16(__m128i s, __mmask8 k, __m512i a);VPMOVSQW __m128i _mm512_maskz_cvtsepi64_epi16( __mmask8 k, __m512i a);VPMOVSQW void _mm512_mask_cvtsepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);VPMOVUSQW __m128i _mm512_cvtusepi64_epi16( __m512i a);VPMOVUSQW __m128i _mm512_mask_cvtusepi64_epi16(__m128i s, __mmask8 k, __m512i a);VPMOVUSQW __m128i _mm512_maskz_cvtusepi64_epi16( __mmask8 k, __m512i a);VPMOVUSQW void _mm512_mask_cvtusepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);VPMOVUSQD __m128i _mm256_cvtusepi64_epi32(__m256i a);VPMOVUSQD __m128i _mm256_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVUSQD __m128i _mm256_maskz_cvtusepi64_epi32( __mmask8 k, __m256i b);VPMOVUSQD void _mm256_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVUSQD __m128i _mm_cvtusepi64_epi32(__m128i a);VPMOVUSQD __m128i _mm_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVUSQD __m128i _mm_maskz_cvtusepi64_epi32( __mmask8 k, __m128i b);VPMOVUSQD void _mm_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m128i b);VPMOVSQD __m128i _mm256_cvtsepi64_epi32(__m256i a);VPMOVSQD __m128i _mm256_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVSQD __m128i _mm256_maskz_cvtsepi64_epi32( __mmask8 k, __m256i b);VPMOVSQD void _mm256_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVSQD __m128i _mm_cvtsepi64_epi32(__m128i a);VPMOVSQD __m128i _mm_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVSQD __m128i _mm_maskz_cvtsepi64_epi32( __mmask8 k, __m128i b);VPMOVSQD void _mm_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m128i b);VPMOVQD __m128i _mm256_cvtepi64_epi32(__m256i a);VPMOVQD __m128i _mm256_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m256i b);VPMOVQD __m128i _mm256_maskz_cvtepi64_epi32( __mmask8 k, __m256i b);VPMOVQD void _mm256_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m256i b);VPMOVQD __m128i _mm_cvtepi64_epi32(__m128i a);VPMOVQD __m128i _mm_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m128i b);VPMOVQD __m128i _mm_maskz_cvtepi64_epi32( __mmask8 k, __m128i b);VPMOVQD void _mm_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m128i b);
```
