module Memory_data_register(
	input clk,
	input rst,
	input [31:0] in,
	output[31:0] MDR_out
    );
	
	reg [31:0] MDR;
	
	always@(posedge clk or posedge rst)
		begin
		if (rst == 1)
			begin
				MDR <= 0;
			end
		else
			begin
				MDR <= in;
			end
		end
		
	assign MDR_out = MDR;

endmodule