

================================================================
== Vitis HLS Report for 'reset'
================================================================
* Date:           Wed Aug  6 20:17:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.407 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.408 us|  0.408 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label4  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label5  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label6  |       24|       24|         1|          -|          -|    24|        no|
        |- reset_label7  |       11|       11|         1|          -|          -|    11|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      88|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      67|    -|
|Register             |        -|     -|       20|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       20|     155|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln427_fu_518_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln436_fu_551_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln445_fu_584_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln451_fu_614_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln427_fu_512_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln436_fu_545_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln445_fu_578_p2  |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln451_fu_608_p2  |      icmp|   0|  0|  12|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  88|          30|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  31|          6|    1|          6|
    |i_2_fu_146  |   9|          2|    3|          6|
    |i_3_fu_150  |   9|          2|    5|         10|
    |i_4_fu_154  |   9|          2|    4|          8|
    |i_fu_142    |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  67|         14|   16|         36|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  5|   0|    5|          0|
    |i_2_fu_146  |  3|   0|    3|          0|
    |i_3_fu_150  |  5|   0|    5|          0|
    |i_4_fu_154  |  4|   0|    4|          0|
    |i_fu_142    |  3|   0|    3|          0|
    +------------+---+----+-----+-----------+
    |Total       | 20|   0|   20|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         reset|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         reset|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         reset|  return value|
|dec_detl               |  out|   15|      ap_vld|      dec_detl|       pointer|
|dec_detl_ap_vld        |  out|    1|      ap_vld|      dec_detl|       pointer|
|detl                   |  out|   15|      ap_vld|          detl|       pointer|
|detl_ap_vld            |  out|    1|      ap_vld|          detl|       pointer|
|dec_deth               |  out|   15|      ap_vld|      dec_deth|       pointer|
|dec_deth_ap_vld        |  out|    1|      ap_vld|      dec_deth|       pointer|
|deth                   |  out|   15|      ap_vld|          deth|       pointer|
|deth_ap_vld            |  out|    1|      ap_vld|          deth|       pointer|
|rlt2                   |  out|   31|      ap_vld|          rlt2|       pointer|
|rlt2_ap_vld            |  out|    1|      ap_vld|          rlt2|       pointer|
|rlt1                   |  out|   31|      ap_vld|          rlt1|       pointer|
|rlt1_ap_vld            |  out|    1|      ap_vld|          rlt1|       pointer|
|plt2                   |  out|   32|      ap_vld|          plt2|       pointer|
|plt2_ap_vld            |  out|    1|      ap_vld|          plt2|       pointer|
|plt1                   |  out|   32|      ap_vld|          plt1|       pointer|
|plt1_ap_vld            |  out|    1|      ap_vld|          plt1|       pointer|
|al2                    |  out|   15|      ap_vld|           al2|       pointer|
|al2_ap_vld             |  out|    1|      ap_vld|           al2|       pointer|
|al1                    |  out|   16|      ap_vld|           al1|       pointer|
|al1_ap_vld             |  out|    1|      ap_vld|           al1|       pointer|
|nbl                    |  out|   15|      ap_vld|           nbl|       pointer|
|nbl_ap_vld             |  out|    1|      ap_vld|           nbl|       pointer|
|rh2                    |  out|   31|      ap_vld|           rh2|       pointer|
|rh2_ap_vld             |  out|    1|      ap_vld|           rh2|       pointer|
|rh1                    |  out|   31|      ap_vld|           rh1|       pointer|
|rh1_ap_vld             |  out|    1|      ap_vld|           rh1|       pointer|
|ph2                    |  out|   32|      ap_vld|           ph2|       pointer|
|ph2_ap_vld             |  out|    1|      ap_vld|           ph2|       pointer|
|ph1                    |  out|   32|      ap_vld|           ph1|       pointer|
|ph1_ap_vld             |  out|    1|      ap_vld|           ph1|       pointer|
|ah2                    |  out|   15|      ap_vld|           ah2|       pointer|
|ah2_ap_vld             |  out|    1|      ap_vld|           ah2|       pointer|
|ah1                    |  out|   16|      ap_vld|           ah1|       pointer|
|ah1_ap_vld             |  out|    1|      ap_vld|           ah1|       pointer|
|nbh                    |  out|   15|      ap_vld|           nbh|       pointer|
|nbh_ap_vld             |  out|    1|      ap_vld|           nbh|       pointer|
|dec_rlt2               |  out|   31|      ap_vld|      dec_rlt2|       pointer|
|dec_rlt2_ap_vld        |  out|    1|      ap_vld|      dec_rlt2|       pointer|
|dec_rlt1               |  out|   31|      ap_vld|      dec_rlt1|       pointer|
|dec_rlt1_ap_vld        |  out|    1|      ap_vld|      dec_rlt1|       pointer|
|dec_plt2               |  out|   32|      ap_vld|      dec_plt2|       pointer|
|dec_plt2_ap_vld        |  out|    1|      ap_vld|      dec_plt2|       pointer|
|dec_plt1               |  out|   32|      ap_vld|      dec_plt1|       pointer|
|dec_plt1_ap_vld        |  out|    1|      ap_vld|      dec_plt1|       pointer|
|dec_al2                |  out|   15|      ap_vld|       dec_al2|       pointer|
|dec_al2_ap_vld         |  out|    1|      ap_vld|       dec_al2|       pointer|
|dec_al1                |  out|   16|      ap_vld|       dec_al1|       pointer|
|dec_al1_ap_vld         |  out|    1|      ap_vld|       dec_al1|       pointer|
|dec_nbl                |  out|   15|      ap_vld|       dec_nbl|       pointer|
|dec_nbl_ap_vld         |  out|    1|      ap_vld|       dec_nbl|       pointer|
|dec_rh2                |  out|   31|      ap_vld|       dec_rh2|       pointer|
|dec_rh2_ap_vld         |  out|    1|      ap_vld|       dec_rh2|       pointer|
|dec_rh1                |  out|   31|      ap_vld|       dec_rh1|       pointer|
|dec_rh1_ap_vld         |  out|    1|      ap_vld|       dec_rh1|       pointer|
|dec_ph2                |  out|   32|      ap_vld|       dec_ph2|       pointer|
|dec_ph2_ap_vld         |  out|    1|      ap_vld|       dec_ph2|       pointer|
|dec_ph1                |  out|   32|      ap_vld|       dec_ph1|       pointer|
|dec_ph1_ap_vld         |  out|    1|      ap_vld|       dec_ph1|       pointer|
|dec_ah2                |  out|   15|      ap_vld|       dec_ah2|       pointer|
|dec_ah2_ap_vld         |  out|    1|      ap_vld|       dec_ah2|       pointer|
|dec_ah1                |  out|   16|      ap_vld|       dec_ah1|       pointer|
|dec_ah1_ap_vld         |  out|    1|      ap_vld|       dec_ah1|       pointer|
|dec_nbh                |  out|   15|      ap_vld|       dec_nbh|       pointer|
|dec_nbh_ap_vld         |  out|    1|      ap_vld|       dec_nbh|       pointer|
|delay_dltx_address0    |  out|    3|   ap_memory|    delay_dltx|         array|
|delay_dltx_ce0         |  out|    1|   ap_memory|    delay_dltx|         array|
|delay_dltx_we0         |  out|    1|   ap_memory|    delay_dltx|         array|
|delay_dltx_d0          |  out|   16|   ap_memory|    delay_dltx|         array|
|delay_dhx_address0     |  out|    3|   ap_memory|     delay_dhx|         array|
|delay_dhx_ce0          |  out|    1|   ap_memory|     delay_dhx|         array|
|delay_dhx_we0          |  out|    1|   ap_memory|     delay_dhx|         array|
|delay_dhx_d0           |  out|   16|   ap_memory|     delay_dhx|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   16|   ap_memory|   dec_del_dhx|         array|
|delay_bpl_address0     |  out|    3|   ap_memory|     delay_bpl|         array|
|delay_bpl_ce0          |  out|    1|   ap_memory|     delay_bpl|         array|
|delay_bpl_we0          |  out|    1|   ap_memory|     delay_bpl|         array|
|delay_bpl_d0           |  out|   32|   ap_memory|     delay_bpl|         array|
|delay_bph_address0     |  out|    3|   ap_memory|     delay_bph|         array|
|delay_bph_ce0          |  out|    1|   ap_memory|     delay_bph|         array|
|delay_bph_we0          |  out|    1|   ap_memory|     delay_bph|         array|
|delay_bph_d0           |  out|   32|   ap_memory|     delay_bph|         array|
|dec_del_bpl_address0   |  out|    3|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_ce0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_we0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_d0         |  out|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_bph_address0   |  out|    3|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_ce0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_we0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_d0         |  out|   32|   ap_memory|   dec_del_bph|         array|
|tqmf_address0          |  out|    5|   ap_memory|          tqmf|         array|
|tqmf_ce0               |  out|    1|   ap_memory|          tqmf|         array|
|tqmf_we0               |  out|    1|   ap_memory|          tqmf|         array|
|tqmf_d0                |  out|   32|   ap_memory|          tqmf|         array|
|accumc_address0        |  out|    4|   ap_memory|        accumc|         array|
|accumc_ce0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_we0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_d0              |  out|   32|   ap_memory|        accumc|         array|
|accumd_address0        |  out|    4|   ap_memory|        accumd|         array|
|accumd_ce0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_we0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_d0              |  out|   32|   ap_memory|        accumd|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

