#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a6d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20a6f10 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x209f330 .functor NOT 1, L_0x20d8850, C4<0>, C4<0>, C4<0>;
L_0x20d85e0 .functor XOR 1, L_0x20d84a0, L_0x20d8540, C4<0>, C4<0>;
L_0x20d8740 .functor XOR 1, L_0x20d85e0, L_0x20d86a0, C4<0>, C4<0>;
v0x20d5750_0 .net *"_ivl_10", 0 0, L_0x20d86a0;  1 drivers
v0x20d5850_0 .net *"_ivl_12", 0 0, L_0x20d8740;  1 drivers
v0x20d5930_0 .net *"_ivl_2", 0 0, L_0x20d8400;  1 drivers
v0x20d59f0_0 .net *"_ivl_4", 0 0, L_0x20d84a0;  1 drivers
v0x20d5ad0_0 .net *"_ivl_6", 0 0, L_0x20d8540;  1 drivers
v0x20d5c00_0 .net *"_ivl_8", 0 0, L_0x20d85e0;  1 drivers
v0x20d5ce0_0 .net "a", 0 0, v0x20d39e0_0;  1 drivers
v0x20d5d80_0 .net "b", 0 0, v0x20d3a80_0;  1 drivers
v0x20d5e20_0 .net "c", 0 0, v0x20d3b20_0;  1 drivers
v0x20d5ec0_0 .var "clk", 0 0;
v0x20d5f60_0 .net "d", 0 0, v0x20d3c90_0;  1 drivers
v0x20d6000_0 .net "out_dut", 0 0, L_0x20d82f0;  1 drivers
v0x20d60a0_0 .net "out_ref", 0 0, L_0x20d7070;  1 drivers
v0x20d6140_0 .var/2u "stats1", 159 0;
v0x20d61e0_0 .var/2u "strobe", 0 0;
v0x20d6280_0 .net "tb_match", 0 0, L_0x20d8850;  1 drivers
v0x20d6340_0 .net "tb_mismatch", 0 0, L_0x209f330;  1 drivers
v0x20d6510_0 .net "wavedrom_enable", 0 0, v0x20d3d80_0;  1 drivers
v0x20d65b0_0 .net "wavedrom_title", 511 0, v0x20d3e20_0;  1 drivers
L_0x20d8400 .concat [ 1 0 0 0], L_0x20d7070;
L_0x20d84a0 .concat [ 1 0 0 0], L_0x20d7070;
L_0x20d8540 .concat [ 1 0 0 0], L_0x20d82f0;
L_0x20d86a0 .concat [ 1 0 0 0], L_0x20d7070;
L_0x20d8850 .cmp/eeq 1, L_0x20d8400, L_0x20d8740;
S_0x20a70a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x20a6f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20a7820 .functor NOT 1, v0x20d3b20_0, C4<0>, C4<0>, C4<0>;
L_0x209fbf0 .functor NOT 1, v0x20d3a80_0, C4<0>, C4<0>, C4<0>;
L_0x20d67c0 .functor AND 1, L_0x20a7820, L_0x209fbf0, C4<1>, C4<1>;
L_0x20d6860 .functor NOT 1, v0x20d3c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d6990 .functor NOT 1, v0x20d39e0_0, C4<0>, C4<0>, C4<0>;
L_0x20d6a90 .functor AND 1, L_0x20d6860, L_0x20d6990, C4<1>, C4<1>;
L_0x20d6b70 .functor OR 1, L_0x20d67c0, L_0x20d6a90, C4<0>, C4<0>;
L_0x20d6c30 .functor AND 1, v0x20d39e0_0, v0x20d3b20_0, C4<1>, C4<1>;
L_0x20d6cf0 .functor AND 1, L_0x20d6c30, v0x20d3c90_0, C4<1>, C4<1>;
L_0x20d6db0 .functor OR 1, L_0x20d6b70, L_0x20d6cf0, C4<0>, C4<0>;
L_0x20d6f20 .functor AND 1, v0x20d3a80_0, v0x20d3b20_0, C4<1>, C4<1>;
L_0x20d6f90 .functor AND 1, L_0x20d6f20, v0x20d3c90_0, C4<1>, C4<1>;
L_0x20d7070 .functor OR 1, L_0x20d6db0, L_0x20d6f90, C4<0>, C4<0>;
v0x209f5a0_0 .net *"_ivl_0", 0 0, L_0x20a7820;  1 drivers
v0x209f640_0 .net *"_ivl_10", 0 0, L_0x20d6a90;  1 drivers
v0x20d21d0_0 .net *"_ivl_12", 0 0, L_0x20d6b70;  1 drivers
v0x20d2290_0 .net *"_ivl_14", 0 0, L_0x20d6c30;  1 drivers
v0x20d2370_0 .net *"_ivl_16", 0 0, L_0x20d6cf0;  1 drivers
v0x20d24a0_0 .net *"_ivl_18", 0 0, L_0x20d6db0;  1 drivers
v0x20d2580_0 .net *"_ivl_2", 0 0, L_0x209fbf0;  1 drivers
v0x20d2660_0 .net *"_ivl_20", 0 0, L_0x20d6f20;  1 drivers
v0x20d2740_0 .net *"_ivl_22", 0 0, L_0x20d6f90;  1 drivers
v0x20d2820_0 .net *"_ivl_4", 0 0, L_0x20d67c0;  1 drivers
v0x20d2900_0 .net *"_ivl_6", 0 0, L_0x20d6860;  1 drivers
v0x20d29e0_0 .net *"_ivl_8", 0 0, L_0x20d6990;  1 drivers
v0x20d2ac0_0 .net "a", 0 0, v0x20d39e0_0;  alias, 1 drivers
v0x20d2b80_0 .net "b", 0 0, v0x20d3a80_0;  alias, 1 drivers
v0x20d2c40_0 .net "c", 0 0, v0x20d3b20_0;  alias, 1 drivers
v0x20d2d00_0 .net "d", 0 0, v0x20d3c90_0;  alias, 1 drivers
v0x20d2dc0_0 .net "out", 0 0, L_0x20d7070;  alias, 1 drivers
S_0x20d2f20 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x20a6f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20d39e0_0 .var "a", 0 0;
v0x20d3a80_0 .var "b", 0 0;
v0x20d3b20_0 .var "c", 0 0;
v0x20d3bf0_0 .net "clk", 0 0, v0x20d5ec0_0;  1 drivers
v0x20d3c90_0 .var "d", 0 0;
v0x20d3d80_0 .var "wavedrom_enable", 0 0;
v0x20d3e20_0 .var "wavedrom_title", 511 0;
S_0x20d31c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20d2f20;
 .timescale -12 -12;
v0x20d3420_0 .var/2s "count", 31 0;
E_0x20a1c40/0 .event negedge, v0x20d3bf0_0;
E_0x20a1c40/1 .event posedge, v0x20d3bf0_0;
E_0x20a1c40 .event/or E_0x20a1c40/0, E_0x20a1c40/1;
E_0x20a1e90 .event negedge, v0x20d3bf0_0;
E_0x208c9f0 .event posedge, v0x20d3bf0_0;
S_0x20d3520 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20d2f20;
 .timescale -12 -12;
v0x20d3720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20d3800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20d2f20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20d3f80 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x20a6f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20d7310 .functor AND 1, L_0x20d71d0, L_0x20d7270, C4<1>, C4<1>;
L_0x20d7420 .functor AND 1, L_0x20d7310, v0x20d3b20_0, C4<1>, C4<1>;
L_0x20d7580 .functor AND 1, v0x20d39e0_0, L_0x20d74e0, C4<1>, C4<1>;
L_0x20d7640 .functor AND 1, L_0x20d7580, v0x20d3c90_0, C4<1>, C4<1>;
L_0x20d7730 .functor OR 1, L_0x20d7420, L_0x20d7640, C4<0>, C4<0>;
L_0x20d7840 .functor AND 1, v0x20d39e0_0, v0x20d3a80_0, C4<1>, C4<1>;
L_0x20d7b10 .functor AND 1, L_0x20d7840, v0x20d3b20_0, C4<1>, C4<1>;
L_0x20d7ce0 .functor OR 1, L_0x20d7730, L_0x20d7b10, C4<0>, C4<0>;
L_0x20d7f10 .functor AND 1, L_0x20d7e40, v0x20d3a80_0, C4<1>, C4<1>;
L_0x20d8180 .functor AND 1, L_0x20d7f10, L_0x20d7fd0, C4<1>, C4<1>;
L_0x20d82f0 .functor OR 1, L_0x20d7ce0, L_0x20d8180, C4<0>, C4<0>;
v0x20d4270_0 .net *"_ivl_1", 0 0, L_0x20d71d0;  1 drivers
v0x20d4330_0 .net *"_ivl_10", 0 0, L_0x20d7580;  1 drivers
v0x20d4410_0 .net *"_ivl_12", 0 0, L_0x20d7640;  1 drivers
v0x20d4500_0 .net *"_ivl_14", 0 0, L_0x20d7730;  1 drivers
v0x20d45e0_0 .net *"_ivl_16", 0 0, L_0x20d7840;  1 drivers
v0x20d4710_0 .net *"_ivl_18", 0 0, L_0x20d7b10;  1 drivers
v0x20d47f0_0 .net *"_ivl_20", 0 0, L_0x20d7ce0;  1 drivers
v0x20d48d0_0 .net *"_ivl_23", 0 0, L_0x20d7e40;  1 drivers
v0x20d4990_0 .net *"_ivl_24", 0 0, L_0x20d7f10;  1 drivers
v0x20d4a70_0 .net *"_ivl_27", 0 0, L_0x20d7fd0;  1 drivers
v0x20d4b30_0 .net *"_ivl_28", 0 0, L_0x20d8180;  1 drivers
v0x20d4c10_0 .net *"_ivl_3", 0 0, L_0x20d7270;  1 drivers
v0x20d4cd0_0 .net *"_ivl_4", 0 0, L_0x20d7310;  1 drivers
v0x20d4db0_0 .net *"_ivl_6", 0 0, L_0x20d7420;  1 drivers
v0x20d4e90_0 .net *"_ivl_9", 0 0, L_0x20d74e0;  1 drivers
v0x20d4f50_0 .net "a", 0 0, v0x20d39e0_0;  alias, 1 drivers
v0x20d4ff0_0 .net "b", 0 0, v0x20d3a80_0;  alias, 1 drivers
v0x20d51f0_0 .net "c", 0 0, v0x20d3b20_0;  alias, 1 drivers
v0x20d52e0_0 .net "d", 0 0, v0x20d3c90_0;  alias, 1 drivers
v0x20d53d0_0 .net "out", 0 0, L_0x20d82f0;  alias, 1 drivers
L_0x20d71d0 .reduce/nor v0x20d39e0_0;
L_0x20d7270 .reduce/nor v0x20d3a80_0;
L_0x20d74e0 .reduce/nor v0x20d3a80_0;
L_0x20d7e40 .reduce/nor v0x20d39e0_0;
L_0x20d7fd0 .reduce/nor v0x20d3c90_0;
S_0x20d5530 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x20a6f10;
 .timescale -12 -12;
E_0x20a19e0 .event anyedge, v0x20d61e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d61e0_0;
    %nor/r;
    %assign/vec4 v0x20d61e0_0, 0;
    %wait E_0x20a19e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20d2f20;
T_3 ;
    %fork t_1, S_0x20d31c0;
    %jmp t_0;
    .scope S_0x20d31c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20d3420_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d3c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3a80_0, 0;
    %assign/vec4 v0x20d39e0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208c9f0;
    %load/vec4 v0x20d3420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20d3420_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d3c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3a80_0, 0;
    %assign/vec4 v0x20d39e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x20a1e90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20d3800;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20a1c40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20d39e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d3b20_0, 0;
    %assign/vec4 v0x20d3c90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20d2f20;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x20a6f10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d61e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20a6f10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d5ec0_0;
    %inv;
    %store/vec4 v0x20d5ec0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20a6f10;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d3bf0_0, v0x20d6340_0, v0x20d5ce0_0, v0x20d5d80_0, v0x20d5e20_0, v0x20d5f60_0, v0x20d60a0_0, v0x20d6000_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20a6f10;
T_7 ;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20a6f10;
T_8 ;
    %wait E_0x20a1c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d6140_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d6140_0, 4, 32;
    %load/vec4 v0x20d6280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d6140_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d6140_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d6140_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20d60a0_0;
    %load/vec4 v0x20d60a0_0;
    %load/vec4 v0x20d6000_0;
    %xor;
    %load/vec4 v0x20d60a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d6140_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20d6140_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d6140_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter5/response1/top_module.sv";
