
---------- Begin Simulation Statistics ----------
final_tick                                33213600612                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186101                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804796                       # Number of bytes of host memory used
host_op_rate                                   186101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.53                       # Real time elapsed on the host
host_tick_rate                              115112433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    53695979                       # Number of instructions simulated
sim_ops                                      53695979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033214                       # Number of seconds simulated
sim_ticks                                 33213600612                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.990111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4135295                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4135704                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            488555                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4799553                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14497                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14646                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              149                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5304658                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            488529                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4184393                       # Number of branches committed
system.cpu.commit.bw_lim_events                101383                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6993882                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             53695979                       # Number of instructions committed
system.cpu.commit.committedOps               53695979                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     65225770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.823233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.426697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37373206     57.30%     57.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17922526     27.48%     84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4655334      7.14%     91.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       936022      1.44%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       653586      1.00%     94.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1294934      1.99%     96.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2266812      3.48%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        21967      0.03%     99.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       101383      0.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     65225770                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    6291456                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18732                       # Number of function calls committed.
system.cpu.commit.int_insts                  51295814                       # Number of committed integer instructions.
system.cpu.commit.loads                      17126836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26571599     49.49%     49.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     49.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     49.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1048576      1.95%     51.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt        1048576      1.95%     53.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        524288      0.98%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         524288      0.98%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     55.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15029684     27.99%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5803240     10.81%     94.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2097152      3.91%     98.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1048576      1.95%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53695979                       # Class of committed instruction
system.cpu.commit.refs                       23978652                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    53695979                       # Number of Instructions Simulated
system.cpu.committedOps                      53695979                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.234629                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.234629                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              44657745                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    31                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4083924                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               63094344                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5205673                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  10967753                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 489312                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    49                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               4969656                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     5304658                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7507364                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      58126639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                100513                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       64040503                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  978676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.080016                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7674162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4149792                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.965999                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           66290139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.966064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.515906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37275200     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13085010     19.74%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7083219     10.69%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4221615      6.37%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2105914      3.18%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   997539      1.50%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   336793      0.51%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   786691      1.19%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   398158      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             66290139                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   5242934                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5243140                       # number of floating regfile writes
system.cpu.idleCycles                            4474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               504505                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4425548                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.874225                       # Inst execution rate
system.cpu.iew.exec_refs                     26708524                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7143396                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                16286594                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20477857                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            214650                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              7912033                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            60687994                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              19565128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            717072                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              57956409                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1703786                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                418851                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 489312                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2252471                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         51154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          7796402                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        72299                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3351021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1060217                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            845                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       225403                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         279102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  44472812                       # num instructions consuming a value
system.cpu.iew.wb_count                      57301664                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.962111                       # average fanout of values written-back
system.cpu.iew.wb_producers                  42787792                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.864349                       # insts written-back per cycle
system.cpu.iew.wb_sent                       57391969                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 62721513                       # number of integer regfile reads
system.cpu.int_regfile_writes                40590917                       # number of integer regfile writes
system.cpu.ipc                               0.809960                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.809960                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28236199     48.12%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     48.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1048585      1.79%     49.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             1048648      1.79%     51.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             524308      0.89%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              524324      0.89%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17819524     30.37%     83.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6325962     10.78%     94.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2097350      3.57%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1048580      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               58673481                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6291801                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            12583596                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6291697                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6292736                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      113081                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001927                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     453      0.40%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    2      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     4      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 111788     98.86%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   834      0.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               52494760                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          171181542                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     51009967                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          61388105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   60687991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  58673481                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6992014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14956                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4434013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66290139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.885101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.056442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            30644259     46.23%     46.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21636438     32.64%     78.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6312923      9.52%     88.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6604181      9.96%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              885464      1.34%     99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              186535      0.28%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18503      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1583      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 253      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66290139                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.885041                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          11504513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5052865                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20477857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7912033                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12583367                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3145728                       # number of misc regfile writes
system.cpu.numCycles                         66294613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                28367110                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              42669137                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               13629295                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6587576                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 153598                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              73958672                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               62397353                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            49100251                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14034386                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2427028                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 489312                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16811508                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6431114                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           5243524                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         68715148                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            247                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  27207814                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    125814248                       # The number of ROB reads
system.cpu.rob.rob_writes                   122445328                       # The number of ROB writes
system.cpu.timesIdled                              38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        237647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           31                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       286994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             31                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102423                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             65546                       # Transaction distribution
system.membus.trans_dist::ReadExResp            65546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       372870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15209344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15209344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            135223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  135223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              135223                       # Request fanout histogram
system.membus.reqLayer0.occupancy           780862680                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          717382882                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             78450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       245389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       430952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                431020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18365312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18367488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          102455                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6555072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           246481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 246449     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     32      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             246481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          287035926                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         216419976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             51102                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1001                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8802                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8803                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                8802                       # number of overall hits
system.l2.overall_hits::total                    8803                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             135190                       # number of demand (read+write) misses
system.l2.demand_misses::total                 135223                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                33                       # number of overall misses
system.l2.overall_misses::.cpu.data            135190                       # number of overall misses
system.l2.overall_misses::total                135223                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst      3098184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11736797742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11739895926                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      3098184                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11736797742                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11739895926                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst               34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144026                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144026                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93884.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86817.055566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86818.780281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93884.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86817.055566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86818.780281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              102423                       # number of writebacks
system.l2.writebacks::total                    102423                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst            33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        135190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            135223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       135190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           135223                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst      2758999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10348366391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10351125390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      2758999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10348366391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10351125390                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.938879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83606.030303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76546.833279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76548.556015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83606.030303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76546.833279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76548.556015                       # average overall mshr miss latency
system.l2.replacements                         102455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142966                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    30                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           65546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65546                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6090802791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6090802791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92924.095917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92924.095917                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        65546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5417631452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5417631452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82653.883563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82653.883563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst      3098184                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3098184                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93884.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93884.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      2758999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2758999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83606.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83606.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5645994951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5645994951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81069.366363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81069.366363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4930734939                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4930734939                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.888135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70799.134728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70799.134728                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32447.257659                       # Cycle average of tags in use
system.l2.tags.total_refs                      286994                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    135223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.122376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77077                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        10.038570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32437.219089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32758                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2431175                       # Number of tag accesses
system.l2.tags.data_accesses                  2431175                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8652160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8654272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6555072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6555072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          135190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       102423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             63588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260500513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             260564101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        63588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197361077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197361077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197361077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            63588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260500513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457925179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    135190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014274082806                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5923                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5923                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              367411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135223                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102423                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135223                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2162884365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  676115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4698315615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15994.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34744.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   122451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   92262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135223                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.091882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   469.496950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.154760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1017      4.44%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5945     25.96%     30.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          886      3.87%     34.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          740      3.23%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          711      3.10%     40.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          622      2.72%     43.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          888      3.88%     47.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          920      4.02%     51.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11170     48.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.827283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.283921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.044204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         5922     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.287017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.259466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2116     35.73%     35.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.46%     36.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3746     63.24%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.54%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5923                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8654272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6553024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8654272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6555072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       260.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       197.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    260.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33213580071                       # Total gap between requests
system.mem_ctrls.avgGap                     139760.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8652160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6553024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 63588.408395473358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260500513.060122519732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 197299415.879421591759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           33                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       135190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       102423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1389341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4696926274                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 583379915596                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42101.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34743.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5695790.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             80817660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             42955605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           482549760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          267264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2621439600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3970039740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9410831520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16875897885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.102030                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24350486742                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1108900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7754213870                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             82695480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             43946100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482942460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          267217020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2621439600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4027466100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9362472480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16888179240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.471799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24227658084                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1108900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7877042528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       501                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      7507303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7507303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7507303                       # number of overall hits
system.cpu.icache.overall_hits::total         7507303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      5269518                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5269518                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      5269518                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5269518                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7507364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7507364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7507364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7507364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86385.540984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86385.540984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86385.540984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86385.540984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3161811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3161811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3161811                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3161811                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92994.441176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92994.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92994.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92994.441176                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7507303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7507303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      5269518                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5269518                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7507364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7507364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86385.540984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86385.540984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3161811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3161811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92994.441176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92994.441176                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            28.499779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7507337                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          220804.029412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87675                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    28.499779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.111327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.111327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15014762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15014762                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17986810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17986810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17986810                       # number of overall hits
system.cpu.dcache.overall_hits::total        17986810                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       633727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         633727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       633727                       # number of overall misses
system.cpu.dcache.overall_misses::total        633727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47122271378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47122271378                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47122271378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47122271378                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     18620537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18620537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     18620537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18620537                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74357.367412                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74357.367412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74357.367412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74357.367412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2903545                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             65533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.306609                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       142966                       # number of writebacks
system.cpu.dcache.writebacks::total            142966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       489735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       489735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       489735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       489735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143992                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12065267370                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12065267370                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12065267370                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12065267370                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007733                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007733                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007733                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83791.234027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83791.234027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83791.234027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83791.234027                       # average overall mshr miss latency
system.cpu.dcache.replacements                 142968                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11659366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11659366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       109355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        109355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7081275783                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7081275783                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11768721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11768721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64754.933775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64754.933775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30938                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5856319761                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5856319761                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74681.762386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74681.762386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6327444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6327444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       524372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       524372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40040995595                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40040995595                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6851816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6851816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76359.904028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76359.904028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       458797                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       458797                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6208947609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6208947609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94684.675700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94684.675700                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.684626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18130802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.915343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            276051                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.684626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37385066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37385066                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33213600612                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  33213600612                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
