Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 15:04:02 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.354        0.000                      0                  160        0.148        0.000                      0                  160        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.354        0.000                      0                  160        0.148        0.000                      0                  160        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[0]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDPE (Setup_fdpe_C_CE)      -0.205    15.404    reader/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[1]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.404    reader/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[2]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDPE (Setup_fdpe_C_CE)      -0.205    15.404    reader/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[3]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.404    reader/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[4]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDPE (Setup_fdpe_C_CE)      -0.205    15.404    reader/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[5]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.404    reader/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.064ns (24.299%)  route 3.315ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.788    10.050    reader/rx_vld0
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600    15.353    reader/CLK
    SLICE_X4Y88          FDCE                                         r  reader/rx_data_reg[7]/C
                         clock pessimism              0.291    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.404    reader/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.064ns (26.001%)  route 3.028ns (73.999%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 15.354 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.917     9.138    reader/next_state3__8
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124     9.262 r  reader/rx_vld_i_1/O
                         net (fo=9, routed)           0.502     9.764    reader/rx_vld0
    SLICE_X2Y87          FDPE                                         r  reader/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.601    15.354    reader/CLK
    SLICE_X2Y87          FDPE                                         r  reader/rx_data_reg[6]/C
                         clock pessimism              0.274    15.628    
                         clock uncertainty           -0.035    15.593    
    SLICE_X2Y87          FDPE (Setup_fdpe_C_CE)      -0.169    15.424    reader/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.064ns (26.434%)  route 2.961ns (73.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.764     8.985    reader/next_state3__8
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.109 r  reader/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     9.697    reader/rx_cnt[3]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  reader/rx_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.355    reader/CLK
    SLICE_X3Y88          FDCE                                         r  reader/rx_cnt_reg[0]/C
                         clock pessimism              0.274    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X3Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.389    reader/rx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 reader/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.064ns (26.434%)  route 2.961ns (73.566%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    reader/CLK
    SLICE_X7Y91          FDCE                                         r  reader/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.456     6.127 r  reader/div_cnt_reg[6]/Q
                         net (fo=8, routed)           1.343     7.470    reader/div_cnt[6]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.152     7.622 f  reader/curr_state_i_4__0/O
                         net (fo=1, routed)           0.267     7.889    reader/curr_state_i_4__0_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.332     8.221 r  reader/curr_state_i_2__0/O
                         net (fo=11, routed)          0.764     8.985    reader/next_state3__8
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.109 r  reader/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     9.697    reader/rx_cnt[3]_i_1_n_0
    SLICE_X3Y88          FDCE                                         r  reader/rx_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.355    reader/CLK
    SLICE_X3Y88          FDCE                                         r  reader/rx_cnt_reg[1]/C
                         clock pessimism              0.274    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X3Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.389    reader/rx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writer/tx_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.736    clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.877 r  tx_data_reg[5]/Q
                         net (fo=1, routed)           0.118     1.996    writer/tx_reg_reg[7]_0[5]
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.265    writer/CLK
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[5]/C
                         clock pessimism             -0.489     1.776    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.071     1.847    writer/tx_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reader/rx_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    reader/CLK
    SLICE_X3Y91          FDCE                                         r  reader/rx_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.879 f  reader/rx_vld_reg/Q
                         net (fo=2, routed)           0.098     1.978    writer/rx_vld
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.045     2.023 r  writer/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.023    writer_n_2
    SLICE_X2Y91          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.266    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.751    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.120     1.871    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 reader/rx_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    reader/CLK
    SLICE_X3Y91          FDCE                                         r  reader/rx_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  reader/rx_vld_reg/Q
                         net (fo=2, routed)           0.102     1.982    reader/rx_vld
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.045     2.027 r  reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.027    reader_n_1
    SLICE_X2Y91          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.266    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.515     1.751    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.872    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reader/rx_data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.811%)  route 0.131ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.736    reader/CLK
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.877 r  reader/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.131     2.008    rx_data[2]
    SLICE_X2Y89          FDRE                                         r  input_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.265    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[2]/C
                         clock pessimism             -0.489     1.776    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.075     1.851    input_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writer/tx_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.486%)  route 0.109ns (43.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.736    clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.877 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.109     1.986    writer/tx_reg_reg[7]_0[2]
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.265    writer/CLK
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[2]/C
                         clock pessimism             -0.489     1.776    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.047     1.823    writer/tx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reader/rx_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.737    reader/CLK
    SLICE_X1Y88          FDRE                                         r  reader/rx_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.878 r  reader/rx_reg_reg[6]/Q
                         net (fo=1, routed)           0.099     1.978    reader/rx_reg_reg[6]__0
    SLICE_X2Y87          FDPE                                         r  reader/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.263    reader/CLK
    SLICE_X2Y87          FDPE                                         r  reader/rx_data_reg[6]/C
                         clock pessimism             -0.512     1.751    
    SLICE_X2Y87          FDPE (Hold_fdpe_C_D)         0.059     1.810    reader/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 input_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.212%)  route 0.113ns (40.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.902 r  input_data_reg[0]/Q
                         net (fo=1, routed)           0.113     2.015    led_OBUF[0]
    SLICE_X5Y89          FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.262    clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.489     1.773    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.070     1.843    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 input_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.000%)  route 0.119ns (42.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.737    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.901 r  input_data_reg[4]/Q
                         net (fo=1, routed)           0.119     2.020    led_OBUF[4]
    SLICE_X4Y89          FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.262    clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism             -0.489     1.773    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070     1.843    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reader/rx_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader/rx_data_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.736    reader/CLK
    SLICE_X6Y88          FDRE                                         r  reader/rx_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.900 r  reader/rx_reg_reg[4]/Q
                         net (fo=1, routed)           0.107     2.007    reader/rx_reg_reg[4]__0
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.262    reader/CLK
    SLICE_X4Y88          FDPE                                         r  reader/rx_data_reg[4]/C
                         clock pessimism             -0.510     1.752    
    SLICE_X4Y88          FDPE (Hold_fdpe_C_D)         0.075     1.827    reader/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writer/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.736    clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.877 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.173     2.050    writer/tx_reg_reg[7]_0[4]
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.265    writer/CLK
    SLICE_X3Y89          FDCE                                         r  writer/tx_reg_reg[4]/C
                         clock pessimism             -0.489     1.776    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.075     1.851    writer/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     input_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     input_data_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     input_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     input_data_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     input_data_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     input_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     input_data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     input_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     input_data_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.187ns (68.860%)  route 1.893ns (31.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.893     8.043    input_data_reg[2]_lopt_replica_1
    L14                  OBUF (Prop_obuf_I_O)         3.709    11.752 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.752    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 4.191ns (69.357%)  route 1.852ns (30.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.852     8.001    input_data_reg[3]_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         3.713    11.714 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.714    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 4.187ns (69.469%)  route 1.840ns (30.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.840     7.990    input_data_reg[4]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         3.709    11.699 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.699    led[4]
    L18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.945ns  (logic 4.052ns (68.155%)  route 1.893ns (31.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.189 r  input_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.893     8.083    input_data_reg[0]_lopt_replica_1
    K17                  OBUF (Prop_obuf_I_O)         3.534    11.617 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.617    led[0]
    K17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 4.062ns (68.605%)  route 1.859ns (31.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     6.189 r  input_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.859     8.048    input_data_reg[1]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.544    11.592 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.592    led[1]
    K18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writer/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 3.977ns (67.321%)  route 1.930ns (32.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    writer/CLK
    SLICE_X1Y89          FDPE                                         r  writer/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.456     6.127 r  writer/tx_reg/Q
                         net (fo=1, routed)           1.930     8.058    tx_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.579 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.579    tx
    M16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.215ns (71.351%)  route 1.692ns (28.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.692     7.842    input_data_reg[7]_lopt_replica_1
    R13                  OBUF (Prop_obuf_I_O)         3.737    11.579 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.579    led[7]
    R13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.222ns (71.698%)  route 1.667ns (28.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.667     7.816    input_data_reg[6]_lopt_replica_1
    R12                  OBUF (Prop_obuf_I_O)         3.744    11.561 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.561    led[6]
    R12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.193ns (71.388%)  route 1.680ns (28.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.671    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     6.149 r  input_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.680     7.830    input_data_reg[5]_lopt_replica_1
    M18                  OBUF (Prop_obuf_I_O)         3.715    11.544 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.544    led[5]
    M18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.442ns (81.411%)  route 0.329ns (18.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.886 r  input_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.329     2.216    input_data_reg[5]_lopt_replica_1
    M18                  OBUF (Prop_obuf_I_O)         1.294     3.510 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.510    led[5]
    M18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 writer/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.363ns (75.659%)  route 0.438ns (24.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.737    writer/CLK
    SLICE_X1Y89          FDPE                                         r  writer/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.878 r  writer/tx_reg/Q
                         net (fo=1, routed)           0.438     2.317    tx_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.539 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.539    tx
    M16                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.470ns (81.586%)  route 0.332ns (18.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.737    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.885 r  input_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.217    input_data_reg[6]_lopt_replica_1
    R12                  OBUF (Prop_obuf_I_O)         1.322     3.539 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.539    led[6]
    R12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.464ns (80.517%)  route 0.354ns (19.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.737    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  input_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.885 r  input_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.354     2.240    input_data_reg[7]_lopt_replica_1
    R13                  OBUF (Prop_obuf_I_O)         1.316     3.556 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.556    led[7]
    R13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.409ns (77.422%)  route 0.411ns (22.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.902 r  input_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.313    input_data_reg[1]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         1.245     3.558 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.558    led[1]
    K18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.399ns (76.352%)  route 0.433ns (23.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.902 r  input_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.433     2.336    input_data_reg[0]_lopt_replica_1
    K17                  OBUF (Prop_obuf_I_O)         1.235     3.570 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.570    led[0]
    K17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.439ns (78.089%)  route 0.404ns (21.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.886 r  input_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.290    input_data_reg[3]_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.291     3.581 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.581    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.439ns (78.067%)  route 0.404ns (21.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.886 r  input_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.291    input_data_reg[4]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         1.291     3.582 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.582    led[4]
    L18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.440ns (76.615%)  route 0.439ns (23.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.738    clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  input_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.886 r  input_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.439     2.326    input_data_reg[2]_lopt_replica_1
    L14                  OBUF (Prop_obuf_I_O)         1.292     3.617 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.617    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.591ns (36.478%)  route 2.771ns (63.522%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=18, routed)          2.771     4.239    reader/rx_IBUF
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.124     4.363 r  reader/div_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.363    reader/p_0_in[7]
    SLICE_X7Y93          FDCE                                         r  reader/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X7Y93          FDCE                                         r  reader/div_cnt_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.591ns (38.098%)  route 2.586ns (61.902%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=18, routed)          2.586     4.053    reader/rx_IBUF
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.124     4.177 r  reader/div_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.177    reader/p_0_in[5]
    SLICE_X6Y93          FDCE                                         r  reader/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X6Y93          FDCE                                         r  reader/div_cnt_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.591ns (39.605%)  route 2.427ns (60.395%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=18, routed)          2.427     3.894    reader/rx_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     4.018 r  reader/div_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.018    reader/p_0_in[0]
    SLICE_X6Y91          FDCE                                         r  reader/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602     5.355    reader/CLK
    SLICE_X6Y91          FDCE                                         r  reader/div_cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/div_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.510ns (37.676%)  route 2.498ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.498     4.008    reader/AR[0]
    SLICE_X6Y93          FDCE                                         f  reader/div_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X6Y93          FDCE                                         r  reader/div_cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/div_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.510ns (37.676%)  route 2.498ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.498     4.008    reader/AR[0]
    SLICE_X7Y93          FDCE                                         f  reader/div_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X7Y93          FDCE                                         r  reader/div_cnt_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/div_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.510ns (37.676%)  route 2.498ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.498     4.008    reader/AR[0]
    SLICE_X6Y93          FDCE                                         f  reader/div_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X6Y93          FDCE                                         r  reader/div_cnt_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/div_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.510ns (37.676%)  route 2.498ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.498     4.008    reader/AR[0]
    SLICE_X6Y93          FDCE                                         f  reader/div_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X6Y93          FDCE                                         r  reader/div_cnt_reg[5]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/div_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.510ns (37.676%)  route 2.498ns (62.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.498     4.008    reader/AR[0]
    SLICE_X7Y93          FDCE                                         f  reader/div_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603     5.356    reader/CLK
    SLICE_X7Y93          FDCE                                         r  reader/div_cnt_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/div_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.999ns  (logic 1.591ns (39.793%)  route 2.408ns (60.207%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rx_IBUF_inst/O
                         net (fo=18, routed)          2.408     3.875    reader/rx_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.124     3.999 r  reader/div_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.999    reader/p_0_in[9]
    SLICE_X6Y91          FDCE                                         r  reader/div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602     5.355    reader/CLK
    SLICE_X6Y91          FDCE                                         r  reader/div_cnt_reg[9]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reader/curr_state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.510ns (39.098%)  route 2.352ns (60.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          2.352     3.862    reader/AR[0]
    SLICE_X6Y92          FDCE                                         f  reader/curr_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602     5.355    reader/CLK
    SLICE_X6Y92          FDCE                                         r  reader/curr_state_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.235ns (33.527%)  route 0.467ns (66.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.467     0.702    reader/rx_IBUF
    SLICE_X4Y85          FDRE                                         r  reader/rx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.259    reader/CLK
    SLICE_X4Y85          FDRE                                         r  reader/rx_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.235ns (31.721%)  route 0.507ns (68.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.507     0.742    reader/rx_IBUF
    SLICE_X1Y88          FDRE                                         r  reader/rx_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.265    reader/CLK
    SLICE_X1Y88          FDRE                                         r  reader/rx_reg_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.235ns (30.304%)  route 0.541ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.777    reader/rx_IBUF
    SLICE_X4Y86          FDRE                                         r  reader/rx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.259    reader/CLK
    SLICE_X4Y86          FDRE                                         r  reader/rx_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.235ns (28.253%)  route 0.598ns (71.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.598     0.833    reader/rx_IBUF
    SLICE_X7Y87          FDRE                                         r  reader/rx_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.260    reader/CLK
    SLICE_X7Y87          FDRE                                         r  reader/rx_reg_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.235ns (28.203%)  route 0.599ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.599     0.835    reader/rx_IBUF
    SLICE_X5Y87          FDRE                                         r  reader/rx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.260    reader/CLK
    SLICE_X5Y87          FDRE                                         r  reader/rx_reg_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.235ns (28.006%)  route 0.605ns (71.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.605     0.841    reader/rx_IBUF
    SLICE_X4Y87          FDRE                                         r  reader/rx_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.260    reader/CLK
    SLICE_X4Y87          FDRE                                         r  reader/rx_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.235ns (26.896%)  route 0.640ns (73.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.640     0.875    reader/rx_IBUF
    SLICE_X5Y88          FDRE                                         r  reader/rx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.262    reader/CLK
    SLICE_X5Y88          FDRE                                         r  reader/rx_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            reader/rx_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.235ns (26.215%)  route 0.663ns (73.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=18, routed)          0.663     0.898    reader/rx_IBUF
    SLICE_X6Y88          FDRE                                         r  reader/rx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.262    reader/CLK
    SLICE_X6Y88          FDRE                                         r  reader/rx_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            writer/curr_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.277ns (27.428%)  route 0.734ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          0.734     1.012    writer/AR[0]
    SLICE_X1Y90          FDCE                                         f  writer/curr_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.266    writer/CLK
    SLICE_X1Y90          FDCE                                         r  writer/curr_state_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            writer/tx_rd_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.277ns (27.428%)  route 0.734ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_IBUF[7]_inst/O
                         net (fo=54, routed)          0.734     1.012    writer/AR[0]
    SLICE_X1Y90          FDCE                                         f  writer/tx_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.266    writer/CLK
    SLICE_X1Y90          FDCE                                         r  writer/tx_rd_reg/C





