$date
	Sun Oct 23 04:12:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#981393
b10100 !
1"
#981394
b10100 &
b10100 %
1$
#981395
0"
#981398
b1010 &
b1010 %
#981402
b101 &
b101 %
#981406
b10000 &
b10000 %
#981410
b1000 &
b1000 %
#981414
b100 &
b100 %
#981418
b10 &
b10 %
#981422
b1 &
1#
b1 %
#981426
b0 &
b0 %
0#
0$
#1970023
b1100 !
1"
#1970026
b1100 &
b1100 %
1$
#1970027
0"
#1970030
b110 &
b110 %
#1970034
b11 &
b11 %
#1970038
b1010 &
b1010 %
#1970042
b101 &
b101 %
#1970046
b10000 &
b10000 %
#1970050
b1000 &
b1000 %
#1970054
b100 &
b100 %
#1970058
b10 &
b10 %
#1970062
b1 &
1#
b1 %
#1970066
b0 &
b0 %
0#
0$
#2936839
b1110 !
1"
#2936842
b1110 &
b1110 %
1$
#2936843
0"
#2936846
b111 &
b111 %
#2936850
b10110 &
b10110 %
#2936854
b1011 &
b1011 %
#2936858
b100010 &
b100010 %
#2936862
b10001 &
b10001 %
#2936866
b110100 &
b110100 %
#2936870
b11010 &
b11010 %
#2936874
b1101 &
b1101 %
#2936878
b101000 &
b101000 %
#2936882
b10100 &
b10100 %
#2936886
b1010 &
b1010 %
#2936890
b101 &
b101 %
#2936894
b10000 &
b10000 %
#2936898
b1000 &
b1000 %
#2936902
b100 &
b100 %
#2936906
b10 &
b10 %
#2936910
b1 &
1#
b1 %
#2936914
b0 &
b0 %
0#
0$
#4500012
