# uvm-tb-sipo-reg
UVM testbench bring-up for a simple SIPO register and hence master UVM style verification for any digital design verification needs
