INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:25:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 buffer21/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            buffer32/dataReg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.236ns (23.317%)  route 4.065ns (76.683%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2286, unset)         0.508     0.508    buffer21/control/clk
    SLICE_X12Y85         FDRE                                         r  buffer21/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer21/control/fullReg_reg/Q
                         net (fo=76, routed)          0.401     1.163    buffer21/control/fullReg_reg_0
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.043     1.206 r  buffer21/control/Memory[3][0]_i_36/O
                         net (fo=1, routed)           0.543     1.749    cmpi2/buffer21_outs[9]
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.043     1.792 r  cmpi2/Memory[3][0]_i_20/O
                         net (fo=1, routed)           0.000     1.792    cmpi2/Memory[3][0]_i_20_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.979 r  cmpi2/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.979    cmpi2/Memory_reg[3][0]_i_8_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.028 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.028    cmpi2/Memory_reg[3][0]_i_4_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.135 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=8, routed)           0.339     2.474    buffer96/fifo/result[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.123     2.597 f  buffer96/fifo/i___5_i_10/O
                         net (fo=5, routed)           0.306     2.903    buffer99/fifo/i___3_i_4
    SLICE_X9Y90          LUT6 (Prop_lut6_I2_O)        0.043     2.946 r  buffer99/fifo/i___3_i_8/O
                         net (fo=1, routed)           0.212     3.158    fork28/control/generateBlocks[2].regblock/blockStopArray_4[0]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.043     3.201 r  fork28/control/generateBlocks[2].regblock/i___3_i_4/O
                         net (fo=3, routed)           0.455     3.656    fork28/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.043     3.699 f  fork28/control/generateBlocks[2].regblock/i___5_i_1/O
                         net (fo=5, routed)           0.100     3.799    fork27/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.043     3.842 f  fork27/control/generateBlocks[0].regblock/join_inputs//i___5/O
                         net (fo=4, routed)           0.226     4.069    fork16/control/generateBlocks[3].regblock/buffer91_outs_ready
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.043     4.112 r  fork16/control/generateBlocks[3].regblock/transmitValue_i_2__20/O
                         net (fo=3, routed)           0.165     4.277    fork16/control/generateBlocks[2].regblock/transmitValue_i_16
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.043     4.320 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_23/O
                         net (fo=1, routed)           0.362     4.683    fork16/control/generateBlocks[0].regblock/transmitValue_i_5__0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.043     4.726 f  fork16/control/generateBlocks[0].regblock/transmitValue_i_16/O
                         net (fo=1, routed)           0.168     4.894    fork15/control/generateBlocks[13].regblock/transmitValue_reg_4
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.043     4.937 r  fork15/control/generateBlocks[13].regblock/transmitValue_i_5__0/O
                         net (fo=2, routed)           0.163     5.100    buffer46/control/transmitValue_reg_31
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.043     5.143 f  buffer46/control/fullReg_i_2__21/O
                         net (fo=24, routed)          0.267     5.410    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.043     5.453 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.356     5.809    buffer32/E[0]
    SLICE_X9Y99          FDRE                                         r  buffer32/dataReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=2286, unset)         0.483     5.953    buffer32/clk
    SLICE_X9Y99          FDRE                                         r  buffer32/dataReg_reg[28]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
    SLICE_X9Y99          FDRE (Setup_fdre_C_CE)      -0.194     5.723    buffer32/dataReg_reg[28]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                 -0.086    




