#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Nov 30 16:06:36 2017
# Process ID: 4516
# Current directory: Y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.runs/pll_synth_1
# Command line: vivado.exe -log pll.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll.tcl
# Log file: Y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.runs/pll_synth_1/pll.vds
# Journal file: Y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.runs/pll_synth_1\vivado.jou
#-----------------------------------------------------------
source pll.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 342.129 ; gain = 131.301
INFO: [Synth 8-638] synthesizing module 'pll' [y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.srcs/sources_1/ip/pll/pll.v:73]
INFO: [Synth 8-638] synthesizing module 'pll_clk_wiz' [y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.srcs/sources_1/ip/pll/pll_clk_wiz.v:71]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'pll_clk_wiz' (4#1) [y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.srcs/sources_1/ip/pll/pll_clk_wiz.v:71]
INFO: [Synth 8-256] done synthesizing module 'pll' (5#1) [y:/FPGA/FPGA-Learn-By-Examples/vga_test/vga_test.srcs/sources_1/ip/pll/pll.v:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 379.645 ; gain = 168.816
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 379.645 ; gain = 168.816
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 602.332 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 602.332 ; gain = 391.504
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 602.332 ; gain = 391.504
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 602.332 ; gain = 391.504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 602.332 ; gain = 391.504
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 602.332 ; gain = 391.504
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 618.754 ; gain = 407.926
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 618.754 ; gain = 407.926
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 628.441 ; gain = 417.613
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1009.090 ; gain = 746.703
