$date
	Mon Sep 20 18:22:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_not_and_or_gates_tb $end
$var wire 1 ! rl $end
$var wire 1 " r $end
$var wire 1 # m $end
$var wire 1 $ i $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module Instance0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ i $end
$var wire 1 # m $end
$var wire 1 " r $end
$var wire 1 ! rl $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
1#
0"
0!
$end
#1
0#
1"
0'
1&
#2
1#
0&
1%
#3
1$
0#
1!
1'
1&
