{"position": "Performance Architect", "company": "Intel Corporation", "profiles": ["Skills Computer Architecture Microprocessors SystemVerilog Verilog Functional Verification Skills  Computer Architecture Microprocessors SystemVerilog Verilog Functional Verification Computer Architecture Microprocessors SystemVerilog Verilog Functional Verification Computer Architecture Microprocessors SystemVerilog Verilog Functional Verification ", "Experience Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Systems Engineer Freescale Semiconductor September 2008  \u2013  December 2012  (4 years 4 months) Architected the high end of the Kinetis line of Microcontrollers. This includes identifying all the IP and serving as the interface between the requests of the Marketing team and the multiple worldwide design teams. Worked closely with Marketing in identifying market needs and translating those into feature definitions. Worked with lead customers to optimize their solutions on the platform and help secure the design win. \nAnalyzed and optimized the performance of the Kinetis ARM platform, based on a Cortex M4 core \nDefined the Security Architecture of the Kinetis product line. \nDefined the Multimedia component of the Industrial Multi Market Group. \nParticipated in the definition of IP roadmaps for serial communications, memory interfaces, security and multimedia peripherals. Video Systems Architect Freescale Semiconductors October 2006  \u2013  September 2008  (2 years) Defined and maintained the video HW accelerator roadmap and feature set.  \nManaged the Video HW Accelerator vendor selection and technical interface with the design team.  \nProduced video requirement documents based on marketing inputs.  \nDefined the video related use cases and assured their viability through the use of system level simulation.  \nSupported the sales and marketing teams in video related customer issues.  \nGathered market and customer requirements. Systems Engineer Freescale Semiconductors February 2005  \u2013  October 2006  (1 year 9 months) Designed the LCD controller used in the 52xx family of telematics processors. Built a prototype on a FPGA board. \nPerformed the technical selection and integration of the 3D graphics acceleration solution for the MPC512x family. \nCreated models and performed simulations to optimize the bus architecture in LCD and 3D graphics use cases. Systems Engineer Motorola SPS March 2003  \u2013  February 2005  (2 years) Implemented a CD/DVD servo control system in a Coldfire/FPGA based system. This included control of the motors, optics and data path. \nPerformed SystemC simulations to establish the memory bandwidth requirements of a MPEG4 codec on an AMBA based system.  \nContributed to the product definition of a multi-codec video accelerator for the consumer market, including competitor surveys, video requirements and IP evaluations from several vendors. Applications Engineer MOTOROLA SPS May 2002  \u2013  March 2003  (11 months) Created Windows, Linux and Symbian demos to showcase the video capabilities of the first on board camera (Flacon) system running with a MX21 development board. Systems Engineer Motorola SPS July 2001  \u2013  May 2002  (11 months) Developed the validation plan for several major blocks of an ARM9 based digital video camera processor.  \nCreated drivers and validation test code to implement validation plan.  \nParticipated in a pilot program with the design team in Motorola Labs to perform full verification of the drivers and major functionality before silicon using seamless CVE from Synopsys. Firmware Engineer VCO January 2000  \u2013  July 2001  (1 year 7 months) Developed and debugged FW for embedded video communication devices on a Onyx based DSP platform.  \nPrepared the marketing collateral and trained FAEs. Intern Intelsat June 1998  \u2013  August 1998  (3 months) Wrote conversion routines to translate telemetry data from Intelsat series V-VII satellites to the new system designed for series VIII. Project developed entirely on C++ on a HP-UX environment. Assistant Professor SIMON BOLIVAR UNIVERSITY April 1996  \u2013  July 1997  (1 year 4 months) Caracas, Venezuela Taught analog and digital communications courses and labs. Technical Support Engineer SONY CORPORATION April 1995  \u2013  April 1996  (1 year 1 month) Coordinated technical support to authorized service centers. Prepared and presented technical seminars for authorized service centers. Implemented customer service tracking system using Lotus Notes. Supervised operation of the national parts center. Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Systems Engineer Freescale Semiconductor September 2008  \u2013  December 2012  (4 years 4 months) Architected the high end of the Kinetis line of Microcontrollers. This includes identifying all the IP and serving as the interface between the requests of the Marketing team and the multiple worldwide design teams. Worked closely with Marketing in identifying market needs and translating those into feature definitions. Worked with lead customers to optimize their solutions on the platform and help secure the design win. \nAnalyzed and optimized the performance of the Kinetis ARM platform, based on a Cortex M4 core \nDefined the Security Architecture of the Kinetis product line. \nDefined the Multimedia component of the Industrial Multi Market Group. \nParticipated in the definition of IP roadmaps for serial communications, memory interfaces, security and multimedia peripherals. Systems Engineer Freescale Semiconductor September 2008  \u2013  December 2012  (4 years 4 months) Architected the high end of the Kinetis line of Microcontrollers. This includes identifying all the IP and serving as the interface between the requests of the Marketing team and the multiple worldwide design teams. Worked closely with Marketing in identifying market needs and translating those into feature definitions. Worked with lead customers to optimize their solutions on the platform and help secure the design win. \nAnalyzed and optimized the performance of the Kinetis ARM platform, based on a Cortex M4 core \nDefined the Security Architecture of the Kinetis product line. \nDefined the Multimedia component of the Industrial Multi Market Group. \nParticipated in the definition of IP roadmaps for serial communications, memory interfaces, security and multimedia peripherals. Video Systems Architect Freescale Semiconductors October 2006  \u2013  September 2008  (2 years) Defined and maintained the video HW accelerator roadmap and feature set.  \nManaged the Video HW Accelerator vendor selection and technical interface with the design team.  \nProduced video requirement documents based on marketing inputs.  \nDefined the video related use cases and assured their viability through the use of system level simulation.  \nSupported the sales and marketing teams in video related customer issues.  \nGathered market and customer requirements. Video Systems Architect Freescale Semiconductors October 2006  \u2013  September 2008  (2 years) Defined and maintained the video HW accelerator roadmap and feature set.  \nManaged the Video HW Accelerator vendor selection and technical interface with the design team.  \nProduced video requirement documents based on marketing inputs.  \nDefined the video related use cases and assured their viability through the use of system level simulation.  \nSupported the sales and marketing teams in video related customer issues.  \nGathered market and customer requirements. Systems Engineer Freescale Semiconductors February 2005  \u2013  October 2006  (1 year 9 months) Designed the LCD controller used in the 52xx family of telematics processors. Built a prototype on a FPGA board. \nPerformed the technical selection and integration of the 3D graphics acceleration solution for the MPC512x family. \nCreated models and performed simulations to optimize the bus architecture in LCD and 3D graphics use cases. Systems Engineer Freescale Semiconductors February 2005  \u2013  October 2006  (1 year 9 months) Designed the LCD controller used in the 52xx family of telematics processors. Built a prototype on a FPGA board. \nPerformed the technical selection and integration of the 3D graphics acceleration solution for the MPC512x family. \nCreated models and performed simulations to optimize the bus architecture in LCD and 3D graphics use cases. Systems Engineer Motorola SPS March 2003  \u2013  February 2005  (2 years) Implemented a CD/DVD servo control system in a Coldfire/FPGA based system. This included control of the motors, optics and data path. \nPerformed SystemC simulations to establish the memory bandwidth requirements of a MPEG4 codec on an AMBA based system.  \nContributed to the product definition of a multi-codec video accelerator for the consumer market, including competitor surveys, video requirements and IP evaluations from several vendors. Systems Engineer Motorola SPS March 2003  \u2013  February 2005  (2 years) Implemented a CD/DVD servo control system in a Coldfire/FPGA based system. This included control of the motors, optics and data path. \nPerformed SystemC simulations to establish the memory bandwidth requirements of a MPEG4 codec on an AMBA based system.  \nContributed to the product definition of a multi-codec video accelerator for the consumer market, including competitor surveys, video requirements and IP evaluations from several vendors. Applications Engineer MOTOROLA SPS May 2002  \u2013  March 2003  (11 months) Created Windows, Linux and Symbian demos to showcase the video capabilities of the first on board camera (Flacon) system running with a MX21 development board. Applications Engineer MOTOROLA SPS May 2002  \u2013  March 2003  (11 months) Created Windows, Linux and Symbian demos to showcase the video capabilities of the first on board camera (Flacon) system running with a MX21 development board. Systems Engineer Motorola SPS July 2001  \u2013  May 2002  (11 months) Developed the validation plan for several major blocks of an ARM9 based digital video camera processor.  \nCreated drivers and validation test code to implement validation plan.  \nParticipated in a pilot program with the design team in Motorola Labs to perform full verification of the drivers and major functionality before silicon using seamless CVE from Synopsys. Systems Engineer Motorola SPS July 2001  \u2013  May 2002  (11 months) Developed the validation plan for several major blocks of an ARM9 based digital video camera processor.  \nCreated drivers and validation test code to implement validation plan.  \nParticipated in a pilot program with the design team in Motorola Labs to perform full verification of the drivers and major functionality before silicon using seamless CVE from Synopsys. Firmware Engineer VCO January 2000  \u2013  July 2001  (1 year 7 months) Developed and debugged FW for embedded video communication devices on a Onyx based DSP platform.  \nPrepared the marketing collateral and trained FAEs. Firmware Engineer VCO January 2000  \u2013  July 2001  (1 year 7 months) Developed and debugged FW for embedded video communication devices on a Onyx based DSP platform.  \nPrepared the marketing collateral and trained FAEs. Intern Intelsat June 1998  \u2013  August 1998  (3 months) Wrote conversion routines to translate telemetry data from Intelsat series V-VII satellites to the new system designed for series VIII. Project developed entirely on C++ on a HP-UX environment. Intern Intelsat June 1998  \u2013  August 1998  (3 months) Wrote conversion routines to translate telemetry data from Intelsat series V-VII satellites to the new system designed for series VIII. Project developed entirely on C++ on a HP-UX environment. Assistant Professor SIMON BOLIVAR UNIVERSITY April 1996  \u2013  July 1997  (1 year 4 months) Caracas, Venezuela Taught analog and digital communications courses and labs. Assistant Professor SIMON BOLIVAR UNIVERSITY April 1996  \u2013  July 1997  (1 year 4 months) Caracas, Venezuela Taught analog and digital communications courses and labs. Technical Support Engineer SONY CORPORATION April 1995  \u2013  April 1996  (1 year 1 month) Coordinated technical support to authorized service centers. Prepared and presented technical seminars for authorized service centers. Implemented customer service tracking system using Lotus Notes. Supervised operation of the national parts center. Technical Support Engineer SONY CORPORATION April 1995  \u2013  April 1996  (1 year 1 month) Coordinated technical support to authorized service centers. Prepared and presented technical seminars for authorized service centers. Implemented customer service tracking system using Lotus Notes. Supervised operation of the national parts center. Skills Embedded Systems SoC ARM Processors IC Embedded Software ASIC Microcontrollers Digital Signal... Device Drivers Semiconductors Debugging FPGA Analog Verilog Firmware RTL design Mixed Signal VLSI Integrated Circuit... Hardware Architecture Testing Microprocessors Simulations RTOS Functional Verification Computer Architecture TCL EDA See 14+ \u00a0 \u00a0 See less Skills  Embedded Systems SoC ARM Processors IC Embedded Software ASIC Microcontrollers Digital Signal... Device Drivers Semiconductors Debugging FPGA Analog Verilog Firmware RTL design Mixed Signal VLSI Integrated Circuit... Hardware Architecture Testing Microprocessors Simulations RTOS Functional Verification Computer Architecture TCL EDA See 14+ \u00a0 \u00a0 See less Embedded Systems SoC ARM Processors IC Embedded Software ASIC Microcontrollers Digital Signal... Device Drivers Semiconductors Debugging FPGA Analog Verilog Firmware RTL design Mixed Signal VLSI Integrated Circuit... Hardware Architecture Testing Microprocessors Simulations RTOS Functional Verification Computer Architecture TCL EDA See 14+ \u00a0 \u00a0 See less Embedded Systems SoC ARM Processors IC Embedded Software ASIC Microcontrollers Digital Signal... Device Drivers Semiconductors Debugging FPGA Analog Verilog Firmware RTL design Mixed Signal VLSI Integrated Circuit... Hardware Architecture Testing Microprocessors Simulations RTOS Functional Verification Computer Architecture TCL EDA See 14+ \u00a0 \u00a0 See less Education Texas A&M University Master of Science,  Electrical Engineering 1997  \u2013 1999 Universidad Sim\u00f3n Bol\u00edvar Electronic Engineer,  Electrical and Electronics Engineering 1989  \u2013 1994 Graduated Cum Laude Texas A&M University Master of Science,  Electrical Engineering 1997  \u2013 1999 Texas A&M University Master of Science,  Electrical Engineering 1997  \u2013 1999 Texas A&M University Master of Science,  Electrical Engineering 1997  \u2013 1999 Universidad Sim\u00f3n Bol\u00edvar Electronic Engineer,  Electrical and Electronics Engineering 1989  \u2013 1994 Graduated Cum Laude Universidad Sim\u00f3n Bol\u00edvar Electronic Engineer,  Electrical and Electronics Engineering 1989  \u2013 1994 Graduated Cum Laude Universidad Sim\u00f3n Bol\u00edvar Electronic Engineer,  Electrical and Electronics Engineering 1989  \u2013 1994 Graduated Cum Laude ", "Experience Performance Architect Intel Corporation December 2005  \u2013 Present (9 years 9 months) Haifa, Israel Performance Architect Intel Corporation December 2005  \u2013 Present (9 years 9 months) Haifa, Israel Performance Architect Intel Corporation December 2005  \u2013 Present (9 years 9 months) Haifa, Israel Languages English Hebrew English Hebrew English Hebrew Skills Computer Architecture Microarchitecture High Performance... C C++ Perl X86 Machine Learning Performance Tuning Compilers Verilog Skills  Computer Architecture Microarchitecture High Performance... C C++ Perl X86 Machine Learning Performance Tuning Compilers Verilog Computer Architecture Microarchitecture High Performance... C C++ Perl X86 Machine Learning Performance Tuning Compilers Verilog Computer Architecture Microarchitecture High Performance... C C++ Perl X86 Machine Learning Performance Tuning Compilers Verilog Education Technion - Israel Institute of Technology Studying towards a Ph.D.,  Electrical Engineering 2015  \u2013 2018 Technion - Israel Institute of Technology Master's degree (during the course of studies towards Ph.D.),  Computer Engineering 2015 Technion - Israel Institute of Technology Bachelor of Science (B.Sc.),  Computer Engineering , Summa cum laude 2004  \u2013 2008 Technion - Israel Institute of Technology Studying towards a Ph.D.,  Electrical Engineering 2015  \u2013 2018 Technion - Israel Institute of Technology Studying towards a Ph.D.,  Electrical Engineering 2015  \u2013 2018 Technion - Israel Institute of Technology Studying towards a Ph.D.,  Electrical Engineering 2015  \u2013 2018 Technion - Israel Institute of Technology Master's degree (during the course of studies towards Ph.D.),  Computer Engineering 2015 Technion - Israel Institute of Technology Master's degree (during the course of studies towards Ph.D.),  Computer Engineering 2015 Technion - Israel Institute of Technology Master's degree (during the course of studies towards Ph.D.),  Computer Engineering 2015 Technion - Israel Institute of Technology Bachelor of Science (B.Sc.),  Computer Engineering , Summa cum laude 2004  \u2013 2008 Technion - Israel Institute of Technology Bachelor of Science (B.Sc.),  Computer Engineering , Summa cum laude 2004  \u2013 2008 Technion - Israel Institute of Technology Bachelor of Science (B.Sc.),  Computer Engineering , Summa cum laude 2004  \u2013 2008 Honors & Awards ", "Summary Highly motivated SoC architect with 15 years of demonstrated expertise in CPU architecture, performance, and simulation. Summary Highly motivated SoC architect with 15 years of demonstrated expertise in CPU architecture, performance, and simulation. Highly motivated SoC architect with 15 years of demonstrated expertise in CPU architecture, performance, and simulation. Highly motivated SoC architect with 15 years of demonstrated expertise in CPU architecture, performance, and simulation. Experience Lead CPU Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Portland, Oregon I own the Intel coherent fabric IP performance for all Xeon, Xeon Phi, and high-end desktop products. The coherent fabric includes on-die interconnect, shared caching agents, and home agent for Intel Quickpath (QPI) multi-node interconnect. \n \nMy team drives performance through all phases of design from path-finding to performance validation. My role is to drive architectural features, tune the system for performance, develop detailed models, and validate performance metrics in the RTL and on silicon. A significant part of my role is to mentor junior colleagues in performance, architecture, and C++ model development. CPU Performance Architect Intel Corporation December 2010  \u2013  December 2013  (3 years 1 month) Owned the performance of the Intel coherent fabric for Xeon server microprocessors on 14nm process node. Coherent fabric includes on-die interconnect, shared caches, and home agent for Intel Quickpath (CPI) multi-node interconnect. Job roles includes modeling the architecture, driving new features, tuning the design, and solving performance issues. CPU Achitecture Researcher Intel Corporation October 2009  \u2013  December 2010  (1 year 3 months) Hudson, MA Owned performance studies and detailed C++ model development for microserver research; project directly resulted in new product added to the Atom roadmap. Studied power/performance trade-offs for various approaches on microserver workloads. CPU Simulator Architect Intel Corporation November 2005  \u2013  October 2009  (4 years) Hudson, MA Owned and developed a fully detailed and modular x86 core performance model infrastructure used for power, performance, and reliability (PPR) research and development using Asim; developed a highly detailed core performance model for first generation Intel Core i3/i5/i7 products. Developed converged C++ libraries for key simulation kernels and infrastructure, and developed simulation tools and environments in support of numerous microprocessor projects. CPU Validation Engineer Intel Corporation February 2004  \u2013  November 2005  (1 year 10 months) Hudson, MA Owned validation of CPU system interrupts, sideband CPU interface, and on-die sideband communication channels, and clock frequency crossing logic for an Intel IA64 server CPU. Developed tests, checkers, stimulus, coverage and other validation collateral to exercise the RTL and find bugs. Also developed new tools and infrastructure for nightly builds, faster RTL simulation, and other auxiliary projects. Undergraduate and Graduate Researcher University of Illinois at Urbana-Champaign September 2000  \u2013  December 2003  (3 years 4 months) Urbana-Champaign, Illinois Area Studied hardware dynamic optimization techniques for improving CPU performance. Develop from-scratch Alpha and IA32e detailed performance models including functional models for executing traces and instruction set decoders for our custom micro-op architecture. Integrated Bochs x86 system emulator and other proprietary execution models using a modular software architecture for separating functional and timing simulation environments. Developed save/restore mechanism in Bochs used for our simulation checkpoints. Lead CPU Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Portland, Oregon I own the Intel coherent fabric IP performance for all Xeon, Xeon Phi, and high-end desktop products. The coherent fabric includes on-die interconnect, shared caching agents, and home agent for Intel Quickpath (QPI) multi-node interconnect. \n \nMy team drives performance through all phases of design from path-finding to performance validation. My role is to drive architectural features, tune the system for performance, develop detailed models, and validate performance metrics in the RTL and on silicon. A significant part of my role is to mentor junior colleagues in performance, architecture, and C++ model development. Lead CPU Performance Architect Intel Corporation January 2013  \u2013 Present (2 years 8 months) Portland, Oregon I own the Intel coherent fabric IP performance for all Xeon, Xeon Phi, and high-end desktop products. The coherent fabric includes on-die interconnect, shared caching agents, and home agent for Intel Quickpath (QPI) multi-node interconnect. \n \nMy team drives performance through all phases of design from path-finding to performance validation. My role is to drive architectural features, tune the system for performance, develop detailed models, and validate performance metrics in the RTL and on silicon. A significant part of my role is to mentor junior colleagues in performance, architecture, and C++ model development. CPU Performance Architect Intel Corporation December 2010  \u2013  December 2013  (3 years 1 month) Owned the performance of the Intel coherent fabric for Xeon server microprocessors on 14nm process node. Coherent fabric includes on-die interconnect, shared caches, and home agent for Intel Quickpath (CPI) multi-node interconnect. Job roles includes modeling the architecture, driving new features, tuning the design, and solving performance issues. CPU Performance Architect Intel Corporation December 2010  \u2013  December 2013  (3 years 1 month) Owned the performance of the Intel coherent fabric for Xeon server microprocessors on 14nm process node. Coherent fabric includes on-die interconnect, shared caches, and home agent for Intel Quickpath (CPI) multi-node interconnect. Job roles includes modeling the architecture, driving new features, tuning the design, and solving performance issues. CPU Achitecture Researcher Intel Corporation October 2009  \u2013  December 2010  (1 year 3 months) Hudson, MA Owned performance studies and detailed C++ model development for microserver research; project directly resulted in new product added to the Atom roadmap. Studied power/performance trade-offs for various approaches on microserver workloads. CPU Achitecture Researcher Intel Corporation October 2009  \u2013  December 2010  (1 year 3 months) Hudson, MA Owned performance studies and detailed C++ model development for microserver research; project directly resulted in new product added to the Atom roadmap. Studied power/performance trade-offs for various approaches on microserver workloads. CPU Simulator Architect Intel Corporation November 2005  \u2013  October 2009  (4 years) Hudson, MA Owned and developed a fully detailed and modular x86 core performance model infrastructure used for power, performance, and reliability (PPR) research and development using Asim; developed a highly detailed core performance model for first generation Intel Core i3/i5/i7 products. Developed converged C++ libraries for key simulation kernels and infrastructure, and developed simulation tools and environments in support of numerous microprocessor projects. CPU Simulator Architect Intel Corporation November 2005  \u2013  October 2009  (4 years) Hudson, MA Owned and developed a fully detailed and modular x86 core performance model infrastructure used for power, performance, and reliability (PPR) research and development using Asim; developed a highly detailed core performance model for first generation Intel Core i3/i5/i7 products. Developed converged C++ libraries for key simulation kernels and infrastructure, and developed simulation tools and environments in support of numerous microprocessor projects. CPU Validation Engineer Intel Corporation February 2004  \u2013  November 2005  (1 year 10 months) Hudson, MA Owned validation of CPU system interrupts, sideband CPU interface, and on-die sideband communication channels, and clock frequency crossing logic for an Intel IA64 server CPU. Developed tests, checkers, stimulus, coverage and other validation collateral to exercise the RTL and find bugs. Also developed new tools and infrastructure for nightly builds, faster RTL simulation, and other auxiliary projects. CPU Validation Engineer Intel Corporation February 2004  \u2013  November 2005  (1 year 10 months) Hudson, MA Owned validation of CPU system interrupts, sideband CPU interface, and on-die sideband communication channels, and clock frequency crossing logic for an Intel IA64 server CPU. Developed tests, checkers, stimulus, coverage and other validation collateral to exercise the RTL and find bugs. Also developed new tools and infrastructure for nightly builds, faster RTL simulation, and other auxiliary projects. Undergraduate and Graduate Researcher University of Illinois at Urbana-Champaign September 2000  \u2013  December 2003  (3 years 4 months) Urbana-Champaign, Illinois Area Studied hardware dynamic optimization techniques for improving CPU performance. Develop from-scratch Alpha and IA32e detailed performance models including functional models for executing traces and instruction set decoders for our custom micro-op architecture. Integrated Bochs x86 system emulator and other proprietary execution models using a modular software architecture for separating functional and timing simulation environments. Developed save/restore mechanism in Bochs used for our simulation checkpoints. Undergraduate and Graduate Researcher University of Illinois at Urbana-Champaign September 2000  \u2013  December 2003  (3 years 4 months) Urbana-Champaign, Illinois Area Studied hardware dynamic optimization techniques for improving CPU performance. Develop from-scratch Alpha and IA32e detailed performance models including functional models for executing traces and instruction set decoders for our custom micro-op architecture. Integrated Bochs x86 system emulator and other proprietary execution models using a modular software architecture for separating functional and timing simulation environments. Developed save/restore mechanism in Bochs used for our simulation checkpoints. Languages English English English Skills Microarchitecture Computer Architecture Debugging Microprocessors Processors Semiconductors C C  Hardware Architecture Perl RTL Design RTL design Simulations SoC Verilog Skills  Microarchitecture Computer Architecture Debugging Microprocessors Processors Semiconductors C C  Hardware Architecture Perl RTL Design RTL design Simulations SoC Verilog Microarchitecture Computer Architecture Debugging Microprocessors Processors Semiconductors C C  Hardware Architecture Perl RTL Design RTL design Simulations SoC Verilog Microarchitecture Computer Architecture Debugging Microprocessors Processors Semiconductors C C  Hardware Architecture Perl RTL Design RTL design Simulations SoC Verilog Education University of Illinois at Urbana-Champaign Master of Science (M.S.),  Computer Systems Architecture , 3.8/4.0 2001  \u2013 2003 Computer architecture research, operating systems, compilers, and software. Accepted into the University of Illinois PhD program for Systems Architecture. University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering , 3.9/4.0 1997  \u2013 2001 Focus on microprocessor architecture and software. University of Illinois at Urbana-Champaign Master of Science (M.S.),  Computer Systems Architecture , 3.8/4.0 2001  \u2013 2003 Computer architecture research, operating systems, compilers, and software. Accepted into the University of Illinois PhD program for Systems Architecture. University of Illinois at Urbana-Champaign Master of Science (M.S.),  Computer Systems Architecture , 3.8/4.0 2001  \u2013 2003 Computer architecture research, operating systems, compilers, and software. Accepted into the University of Illinois PhD program for Systems Architecture. University of Illinois at Urbana-Champaign Master of Science (M.S.),  Computer Systems Architecture , 3.8/4.0 2001  \u2013 2003 Computer architecture research, operating systems, compilers, and software. Accepted into the University of Illinois PhD program for Systems Architecture. University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering , 3.9/4.0 1997  \u2013 2001 Focus on microprocessor architecture and software. University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering , 3.9/4.0 1997  \u2013 2001 Focus on microprocessor architecture and software. University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering , 3.9/4.0 1997  \u2013 2001 Focus on microprocessor architecture and software. ", "Summary System Modeling and Performance Architecture/Analysis for Intel Xeon Servers. \n \nSpecialties: \nSoftware Modeling, Performance characterization, Simulation/Benchmarking, Operating System, Computer Architecture, System Interconnects, PCIe, RAID and Storage systems \n \nSkills:  \nLanguage: C++ (Object-oriented programming), C , Perl, System Verilog \nOperating Systems: Linux, Xen, Win XP Embedded (XPe) \nApplication Software/Misc: MPI / Open MP, XML, JAXB, VCS / Verdi, Git, cvs Summary System Modeling and Performance Architecture/Analysis for Intel Xeon Servers. \n \nSpecialties: \nSoftware Modeling, Performance characterization, Simulation/Benchmarking, Operating System, Computer Architecture, System Interconnects, PCIe, RAID and Storage systems \n \nSkills:  \nLanguage: C++ (Object-oriented programming), C , Perl, System Verilog \nOperating Systems: Linux, Xen, Win XP Embedded (XPe) \nApplication Software/Misc: MPI / Open MP, XML, JAXB, VCS / Verdi, Git, cvs System Modeling and Performance Architecture/Analysis for Intel Xeon Servers. \n \nSpecialties: \nSoftware Modeling, Performance characterization, Simulation/Benchmarking, Operating System, Computer Architecture, System Interconnects, PCIe, RAID and Storage systems \n \nSkills:  \nLanguage: C++ (Object-oriented programming), C , Perl, System Verilog \nOperating Systems: Linux, Xen, Win XP Embedded (XPe) \nApplication Software/Misc: MPI / Open MP, XML, JAXB, VCS / Verdi, Git, cvs System Modeling and Performance Architecture/Analysis for Intel Xeon Servers. \n \nSpecialties: \nSoftware Modeling, Performance characterization, Simulation/Benchmarking, Operating System, Computer Architecture, System Interconnects, PCIe, RAID and Storage systems \n \nSkills:  \nLanguage: C++ (Object-oriented programming), C , Perl, System Verilog \nOperating Systems: Linux, Xen, Win XP Embedded (XPe) \nApplication Software/Misc: MPI / Open MP, XML, JAXB, VCS / Verdi, Git, cvs Experience Performance Architect Intel Corporation April 2011  \u2013 Present (4 years 5 months) Santa Clara, California System modeling & performance analysis of Intel Xeon Server products. Enabled early path-finding/exploration to influence design decisions, defining product performance, finding architectural bottlenecks and driving solutions. \nCollaborated across Architecture/Design/Validation and Marketing teams through life cycle of the project. \nStrong knowledge in Computer Architecture, server performance, cache coherency, inter-processor communications, PCIe, IO virtualization and Storage systems. \nGood experience in object oriented programming in C++, System Modeling, Operating Systems and Performance verification. Software Engineer Intel Corporation November 2008  \u2013  March 2011  (2 years 5 months) Hillsboro, Oregon Designed & developed C++ based software validation products for supporting verification of RTL design for next generation client/server products. Intern Intel Corporation May 2007  \u2013  May 2008  (1 year 1 month) Chandler, Arizona Embedded Communications Group (Aug\u201907 \u2013 May\u201908) \nInvolved determining device driver requirements, board bring-up, building embedded OS, deploying & testing on Intel target platforms. \n \nBenchmarking & Performance Analysis Group (May\u201907 \u2013 Aug\u201907) \nPerformance analysis of RAID controllers using Iometer benchmark tool. \nAnalysis of network performance and throughput for NFS & CIFS file systems. Intern Indian Space Research Organisation October 2005  \u2013  May 2006  (8 months) Bangalore, India Performance Architect Intel Corporation April 2011  \u2013 Present (4 years 5 months) Santa Clara, California System modeling & performance analysis of Intel Xeon Server products. Enabled early path-finding/exploration to influence design decisions, defining product performance, finding architectural bottlenecks and driving solutions. \nCollaborated across Architecture/Design/Validation and Marketing teams through life cycle of the project. \nStrong knowledge in Computer Architecture, server performance, cache coherency, inter-processor communications, PCIe, IO virtualization and Storage systems. \nGood experience in object oriented programming in C++, System Modeling, Operating Systems and Performance verification. Performance Architect Intel Corporation April 2011  \u2013 Present (4 years 5 months) Santa Clara, California System modeling & performance analysis of Intel Xeon Server products. Enabled early path-finding/exploration to influence design decisions, defining product performance, finding architectural bottlenecks and driving solutions. \nCollaborated across Architecture/Design/Validation and Marketing teams through life cycle of the project. \nStrong knowledge in Computer Architecture, server performance, cache coherency, inter-processor communications, PCIe, IO virtualization and Storage systems. \nGood experience in object oriented programming in C++, System Modeling, Operating Systems and Performance verification. Software Engineer Intel Corporation November 2008  \u2013  March 2011  (2 years 5 months) Hillsboro, Oregon Designed & developed C++ based software validation products for supporting verification of RTL design for next generation client/server products. Software Engineer Intel Corporation November 2008  \u2013  March 2011  (2 years 5 months) Hillsboro, Oregon Designed & developed C++ based software validation products for supporting verification of RTL design for next generation client/server products. Intern Intel Corporation May 2007  \u2013  May 2008  (1 year 1 month) Chandler, Arizona Embedded Communications Group (Aug\u201907 \u2013 May\u201908) \nInvolved determining device driver requirements, board bring-up, building embedded OS, deploying & testing on Intel target platforms. \n \nBenchmarking & Performance Analysis Group (May\u201907 \u2013 Aug\u201907) \nPerformance analysis of RAID controllers using Iometer benchmark tool. \nAnalysis of network performance and throughput for NFS & CIFS file systems. Intern Intel Corporation May 2007  \u2013  May 2008  (1 year 1 month) Chandler, Arizona Embedded Communications Group (Aug\u201907 \u2013 May\u201908) \nInvolved determining device driver requirements, board bring-up, building embedded OS, deploying & testing on Intel target platforms. \n \nBenchmarking & Performance Analysis Group (May\u201907 \u2013 Aug\u201907) \nPerformance analysis of RAID controllers using Iometer benchmark tool. \nAnalysis of network performance and throughput for NFS & CIFS file systems. Intern Indian Space Research Organisation October 2005  \u2013  May 2006  (8 months) Bangalore, India Intern Indian Space Research Organisation October 2005  \u2013  May 2006  (8 months) Bangalore, India Skills C C++ Linux Operating Systems MPI Benchmarking Verilog Computer Architecture RTL verification Performance Modelling High Performance... Software Development Software Design Java PCIe Virtualization Server Architecture Storage Architecture See 3+ \u00a0 \u00a0 See less Skills  C C++ Linux Operating Systems MPI Benchmarking Verilog Computer Architecture RTL verification Performance Modelling High Performance... Software Development Software Design Java PCIe Virtualization Server Architecture Storage Architecture See 3+ \u00a0 \u00a0 See less C C++ Linux Operating Systems MPI Benchmarking Verilog Computer Architecture RTL verification Performance Modelling High Performance... Software Development Software Design Java PCIe Virtualization Server Architecture Storage Architecture See 3+ \u00a0 \u00a0 See less C C++ Linux Operating Systems MPI Benchmarking Verilog Computer Architecture RTL verification Performance Modelling High Performance... Software Development Software Design Java PCIe Virtualization Server Architecture Storage Architecture See 3+ \u00a0 \u00a0 See less Education Arizona State University MS,  Computer Science Engineering 2006  \u2013 2008 Research Experience \nHigh Performance Computing, ASU (Jan'08 - Oct'08) \nAdvisor: Dr.Dan Stanzione \n \nWorked on scheduling of jobs in cluster and multi-cluster systems. The topic of my master's research was `Profile Guided Approach to scheduling in Cluster & Multi-cluster systems'. In this research we examined how the system performance can be improved if the resource requirements of a given job in a cluster system can be predicted based on the past behavior of the user's submitted jobs. \n \nConference Paper: A. Sridhar and D. Stanzione, \u201cA Profile Guided Approach to Scheduling in Clusters & MultiCluster Systems\u201d at 10th LCI International Conference on High-Performance Clustered Computing, 2009. Visvesvaraya Technological University BE,  Telecommunication Engineering 2002  \u2013 2006 Arizona State University MS,  Computer Science Engineering 2006  \u2013 2008 Research Experience \nHigh Performance Computing, ASU (Jan'08 - Oct'08) \nAdvisor: Dr.Dan Stanzione \n \nWorked on scheduling of jobs in cluster and multi-cluster systems. The topic of my master's research was `Profile Guided Approach to scheduling in Cluster & Multi-cluster systems'. In this research we examined how the system performance can be improved if the resource requirements of a given job in a cluster system can be predicted based on the past behavior of the user's submitted jobs. \n \nConference Paper: A. Sridhar and D. Stanzione, \u201cA Profile Guided Approach to Scheduling in Clusters & MultiCluster Systems\u201d at 10th LCI International Conference on High-Performance Clustered Computing, 2009. Arizona State University MS,  Computer Science Engineering 2006  \u2013 2008 Research Experience \nHigh Performance Computing, ASU (Jan'08 - Oct'08) \nAdvisor: Dr.Dan Stanzione \n \nWorked on scheduling of jobs in cluster and multi-cluster systems. The topic of my master's research was `Profile Guided Approach to scheduling in Cluster & Multi-cluster systems'. In this research we examined how the system performance can be improved if the resource requirements of a given job in a cluster system can be predicted based on the past behavior of the user's submitted jobs. \n \nConference Paper: A. Sridhar and D. Stanzione, \u201cA Profile Guided Approach to Scheduling in Clusters & MultiCluster Systems\u201d at 10th LCI International Conference on High-Performance Clustered Computing, 2009. Arizona State University MS,  Computer Science Engineering 2006  \u2013 2008 Research Experience \nHigh Performance Computing, ASU (Jan'08 - Oct'08) \nAdvisor: Dr.Dan Stanzione \n \nWorked on scheduling of jobs in cluster and multi-cluster systems. The topic of my master's research was `Profile Guided Approach to scheduling in Cluster & Multi-cluster systems'. In this research we examined how the system performance can be improved if the resource requirements of a given job in a cluster system can be predicted based on the past behavior of the user's submitted jobs. \n \nConference Paper: A. Sridhar and D. Stanzione, \u201cA Profile Guided Approach to Scheduling in Clusters & MultiCluster Systems\u201d at 10th LCI International Conference on High-Performance Clustered Computing, 2009. Visvesvaraya Technological University BE,  Telecommunication Engineering 2002  \u2013 2006 Visvesvaraya Technological University BE,  Telecommunication Engineering 2002  \u2013 2006 Visvesvaraya Technological University BE,  Telecommunication Engineering 2002  \u2013 2006 ", "Skills High End... Microprocessors... SoC Performance... Microprocessors... RTL design Embedded Systems ASIC Computer Architecture Debugging FPGA Integrated Circuit... Logic Design Microprocessors PCIe Processors SoC Verilog VHDL Circuit Design See 4+ \u00a0 \u00a0 See less Skills  High End... Microprocessors... SoC Performance... Microprocessors... RTL design Embedded Systems ASIC Computer Architecture Debugging FPGA Integrated Circuit... Logic Design Microprocessors PCIe Processors SoC Verilog VHDL Circuit Design See 4+ \u00a0 \u00a0 See less High End... Microprocessors... SoC Performance... Microprocessors... RTL design Embedded Systems ASIC Computer Architecture Debugging FPGA Integrated Circuit... Logic Design Microprocessors PCIe Processors SoC Verilog VHDL Circuit Design See 4+ \u00a0 \u00a0 See less High End... Microprocessors... SoC Performance... Microprocessors... RTL design Embedded Systems ASIC Computer Architecture Debugging FPGA Integrated Circuit... Logic Design Microprocessors PCIe Processors SoC Verilog VHDL Circuit Design See 4+ \u00a0 \u00a0 See less ", "Summary Have experience in computer architecture and NoC design. Worked on performance evaluation of Intel Atom SoC's fabrics and some IP blocks.  \n \nI am interested in working on performance evaluation of micro-architectural innovations. Understanding and evaluating system level tradeoffs in power and performance. Summary Have experience in computer architecture and NoC design. Worked on performance evaluation of Intel Atom SoC's fabrics and some IP blocks.  \n \nI am interested in working on performance evaluation of micro-architectural innovations. Understanding and evaluating system level tradeoffs in power and performance. Have experience in computer architecture and NoC design. Worked on performance evaluation of Intel Atom SoC's fabrics and some IP blocks.  \n \nI am interested in working on performance evaluation of micro-architectural innovations. Understanding and evaluating system level tradeoffs in power and performance. Have experience in computer architecture and NoC design. Worked on performance evaluation of Intel Atom SoC's fabrics and some IP blocks.  \n \nI am interested in working on performance evaluation of micro-architectural innovations. Understanding and evaluating system level tradeoffs in power and performance. Experience Performance Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Austin, Texas Area Responsible for performance analysis and modelling of \"uncore\" in Intel Atom SoCs. \n \nProposed micro-architectural improvements for efficiency and performance in the uncore arbiter. \n \nWrote C++ simulator models for various parts of the SoC. This includes coherency tracker and memory arbiter blocks of the \u201cuncore\u201d. \n \nResponsible for performance evaluation of NoCs in Intel Atom based SoCs. \n \nWrote and debugged CPU-memory data path performance through assembly level micros. Emulation Graduate Intern Intel June 2011  \u2013  January 2012  (8 months) Responsible for providing weekly model builds for Xeon Phi after clearing the design through Veloce compilation and running and debugging pre-silicon tests on emulation model. \no Responsible for writing C based and system verilog based monitors for special models used by validation teams. \no Responsible for maintenance and upgrade of the complex ICE platform using Xeon CPU board, PCIe card and speedbridge the PCIe interface to emulator. \no Facilitated failure debug of design bugs by using visibility and debug features such as memory dump, Modelsim/Debussy waveform debug, memdump compare, Velocegui debug. \no Enabled Post Silicon Val in Pre-silicon time-frame, thereby reducing TTM, increasing SV coverage, enabling OS and firmware development. \no Enabled integration of PCIe bus-functional model from Cadence into existing RTL emulation model using System Verilog constructs. Research Intern Intelligent Systems Research Center, (Univ of Ulster), Londonderry, UK July 2010  \u2013  August 2010  (2 months) o Modified the interconnection network of the NoC fabric using serial encoding techniques in an effort to reduce power consumption of the router design. \no Tested the design as an FPGA implementation using a logic analyser. Teaching Assistant IIIT Hyderabad January 2009  \u2013  May 2010  (1 year 5 months) For course on Digital Logic and Processors (Monsoon 08) \nFor course on Embedded Hardware Design (Monsoon 09) \nFor course on Computer Systems Organization (Spring 10) Hardware Design Intern KritiKal Solutions June 2009  \u2013  July 2009  (2 months) o Implemented the HDL code for a SONET/SDH framer deframer IP Core. \no Prepared netlists for distribution and performed comprehensive tests on the final design using a logic analyser. Performance Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Austin, Texas Area Responsible for performance analysis and modelling of \"uncore\" in Intel Atom SoCs. \n \nProposed micro-architectural improvements for efficiency and performance in the uncore arbiter. \n \nWrote C++ simulator models for various parts of the SoC. This includes coherency tracker and memory arbiter blocks of the \u201cuncore\u201d. \n \nResponsible for performance evaluation of NoCs in Intel Atom based SoCs. \n \nWrote and debugged CPU-memory data path performance through assembly level micros. Performance Architect Intel Corporation August 2012  \u2013 Present (3 years 1 month) Austin, Texas Area Responsible for performance analysis and modelling of \"uncore\" in Intel Atom SoCs. \n \nProposed micro-architectural improvements for efficiency and performance in the uncore arbiter. \n \nWrote C++ simulator models for various parts of the SoC. This includes coherency tracker and memory arbiter blocks of the \u201cuncore\u201d. \n \nResponsible for performance evaluation of NoCs in Intel Atom based SoCs. \n \nWrote and debugged CPU-memory data path performance through assembly level micros. Emulation Graduate Intern Intel June 2011  \u2013  January 2012  (8 months) Responsible for providing weekly model builds for Xeon Phi after clearing the design through Veloce compilation and running and debugging pre-silicon tests on emulation model. \no Responsible for writing C based and system verilog based monitors for special models used by validation teams. \no Responsible for maintenance and upgrade of the complex ICE platform using Xeon CPU board, PCIe card and speedbridge the PCIe interface to emulator. \no Facilitated failure debug of design bugs by using visibility and debug features such as memory dump, Modelsim/Debussy waveform debug, memdump compare, Velocegui debug. \no Enabled Post Silicon Val in Pre-silicon time-frame, thereby reducing TTM, increasing SV coverage, enabling OS and firmware development. \no Enabled integration of PCIe bus-functional model from Cadence into existing RTL emulation model using System Verilog constructs. Emulation Graduate Intern Intel June 2011  \u2013  January 2012  (8 months) Responsible for providing weekly model builds for Xeon Phi after clearing the design through Veloce compilation and running and debugging pre-silicon tests on emulation model. \no Responsible for writing C based and system verilog based monitors for special models used by validation teams. \no Responsible for maintenance and upgrade of the complex ICE platform using Xeon CPU board, PCIe card and speedbridge the PCIe interface to emulator. \no Facilitated failure debug of design bugs by using visibility and debug features such as memory dump, Modelsim/Debussy waveform debug, memdump compare, Velocegui debug. \no Enabled Post Silicon Val in Pre-silicon time-frame, thereby reducing TTM, increasing SV coverage, enabling OS and firmware development. \no Enabled integration of PCIe bus-functional model from Cadence into existing RTL emulation model using System Verilog constructs. Research Intern Intelligent Systems Research Center, (Univ of Ulster), Londonderry, UK July 2010  \u2013  August 2010  (2 months) o Modified the interconnection network of the NoC fabric using serial encoding techniques in an effort to reduce power consumption of the router design. \no Tested the design as an FPGA implementation using a logic analyser. Research Intern Intelligent Systems Research Center, (Univ of Ulster), Londonderry, UK July 2010  \u2013  August 2010  (2 months) o Modified the interconnection network of the NoC fabric using serial encoding techniques in an effort to reduce power consumption of the router design. \no Tested the design as an FPGA implementation using a logic analyser. Teaching Assistant IIIT Hyderabad January 2009  \u2013  May 2010  (1 year 5 months) For course on Digital Logic and Processors (Monsoon 08) \nFor course on Embedded Hardware Design (Monsoon 09) \nFor course on Computer Systems Organization (Spring 10) Teaching Assistant IIIT Hyderabad January 2009  \u2013  May 2010  (1 year 5 months) For course on Digital Logic and Processors (Monsoon 08) \nFor course on Embedded Hardware Design (Monsoon 09) \nFor course on Computer Systems Organization (Spring 10) Hardware Design Intern KritiKal Solutions June 2009  \u2013  July 2009  (2 months) o Implemented the HDL code for a SONET/SDH framer deframer IP Core. \no Prepared netlists for distribution and performed comprehensive tests on the final design using a logic analyser. Hardware Design Intern KritiKal Solutions June 2009  \u2013  July 2009  (2 months) o Implemented the HDL code for a SONET/SDH framer deframer IP Core. \no Prepared netlists for distribution and performed comprehensive tests on the final design using a logic analyser. Skills FPGA ASIC SystemVerilog Hardware Architecture Debugging C Processors Digital Electronics Emulation Verilog Computer Architecture VLSI VHDL Microarchitecture Skills  FPGA ASIC SystemVerilog Hardware Architecture Debugging C Processors Digital Electronics Emulation Verilog Computer Architecture VLSI VHDL Microarchitecture FPGA ASIC SystemVerilog Hardware Architecture Debugging C Processors Digital Electronics Emulation Verilog Computer Architecture VLSI VHDL Microarchitecture FPGA ASIC SystemVerilog Hardware Architecture Debugging C Processors Digital Electronics Emulation Verilog Computer Architecture VLSI VHDL Microarchitecture Education Texas A&M University Masters in Science,  Computer Engineering 2010  \u2013 2012 International Institute of Information Technology BTech,  ECE 2006  \u2013 2010 Activities and Societies:\u00a0 Student Parliament ,  Marketing (Felicity '09) ,  Outreach (iRC) Texas A&M University Masters in Science,  Computer Engineering 2010  \u2013 2012 Texas A&M University Masters in Science,  Computer Engineering 2010  \u2013 2012 Texas A&M University Masters in Science,  Computer Engineering 2010  \u2013 2012 International Institute of Information Technology BTech,  ECE 2006  \u2013 2010 Activities and Societies:\u00a0 Student Parliament ,  Marketing (Felicity '09) ,  Outreach (iRC) International Institute of Information Technology BTech,  ECE 2006  \u2013 2010 Activities and Societies:\u00a0 Student Parliament ,  Marketing (Felicity '09) ,  Outreach (iRC) International Institute of Information Technology BTech,  ECE 2006  \u2013 2010 Activities and Societies:\u00a0 Student Parliament ,  Marketing (Felicity '09) ,  Outreach (iRC) ", "Summary Three years experience in the area of VLSI design.Worked in the areas of CTS, Physical design, STA and DFT. \nTwo years experience in analog circuit design and layout. Two years experience in variability and SSTA. \nSix months in CAD tool development and flow development. \nTeaching assistant for Computer architecture and analog design. Taught verilog and digital design at an undergraduate level. \nSpecialties: Clock Planning,Clock gating and Clock Tree synthesis, ATPG, PBIST, SSTA, Layouts Summary Three years experience in the area of VLSI design.Worked in the areas of CTS, Physical design, STA and DFT. \nTwo years experience in analog circuit design and layout. Two years experience in variability and SSTA. \nSix months in CAD tool development and flow development. \nTeaching assistant for Computer architecture and analog design. Taught verilog and digital design at an undergraduate level. \nSpecialties: Clock Planning,Clock gating and Clock Tree synthesis, ATPG, PBIST, SSTA, Layouts Three years experience in the area of VLSI design.Worked in the areas of CTS, Physical design, STA and DFT. \nTwo years experience in analog circuit design and layout. Two years experience in variability and SSTA. \nSix months in CAD tool development and flow development. \nTeaching assistant for Computer architecture and analog design. Taught verilog and digital design at an undergraduate level. \nSpecialties: Clock Planning,Clock gating and Clock Tree synthesis, ATPG, PBIST, SSTA, Layouts Three years experience in the area of VLSI design.Worked in the areas of CTS, Physical design, STA and DFT. \nTwo years experience in analog circuit design and layout. Two years experience in variability and SSTA. \nSix months in CAD tool development and flow development. \nTeaching assistant for Computer architecture and analog design. Taught verilog and digital design at an undergraduate level. \nSpecialties: Clock Planning,Clock gating and Clock Tree synthesis, ATPG, PBIST, SSTA, Layouts Experience GPU Performance Architect Intel Corporation August 2015  \u2013 Present (1 month) Folsom, CA Teaching Assistant University of Minnesota January 2013  \u2013  May 2013  (5 months) Teach EE3115 Analog Circuit Design Teaching Assistant University of Minnesota September 2012  \u2013  January 2013  (5 months) Greater Minneapolis-St. Paul Area Teach EE2301 Digital Design Lab Research Assistant University of Minnesota May 2010  \u2013  September 2012  (2 years 5 months) ASIC DFT Engineer Texas Instruments February 2009  \u2013  July 2009  (6 months) * Implementation of ATPG and Memory bist on a 65nm High performance ASIC \n \n* Development of flow and methodology for memory and logic testing VLSI CAD engineer Texas Instruments June 2006  \u2013  January 2009  (2 years 8 months) * Development of Algorithms for Clock Tree Synthesis \n* Flow / Methodology for low power CTS and clock gating \n* Owner of Azuro CTS flow in TI \n* Development of a modular DFT integration flow. Project Trainee Texas Instruments January 2006  \u2013  May 2006  (5 months) Project: Digital Audio Broadcast Investigation: \nMATLAB simulation of a DAB transceiver. DAB uses a cyclic prefix OFDM system.Role involved development of MATLAB modules to simulate various blocks. generation of BER Curves GPU Performance Architect Intel Corporation August 2015  \u2013 Present (1 month) Folsom, CA GPU Performance Architect Intel Corporation August 2015  \u2013 Present (1 month) Folsom, CA Teaching Assistant University of Minnesota January 2013  \u2013  May 2013  (5 months) Teach EE3115 Analog Circuit Design Teaching Assistant University of Minnesota January 2013  \u2013  May 2013  (5 months) Teach EE3115 Analog Circuit Design Teaching Assistant University of Minnesota September 2012  \u2013  January 2013  (5 months) Greater Minneapolis-St. Paul Area Teach EE2301 Digital Design Lab Teaching Assistant University of Minnesota September 2012  \u2013  January 2013  (5 months) Greater Minneapolis-St. Paul Area Teach EE2301 Digital Design Lab Research Assistant University of Minnesota May 2010  \u2013  September 2012  (2 years 5 months) Research Assistant University of Minnesota May 2010  \u2013  September 2012  (2 years 5 months) ASIC DFT Engineer Texas Instruments February 2009  \u2013  July 2009  (6 months) * Implementation of ATPG and Memory bist on a 65nm High performance ASIC \n \n* Development of flow and methodology for memory and logic testing ASIC DFT Engineer Texas Instruments February 2009  \u2013  July 2009  (6 months) * Implementation of ATPG and Memory bist on a 65nm High performance ASIC \n \n* Development of flow and methodology for memory and logic testing VLSI CAD engineer Texas Instruments June 2006  \u2013  January 2009  (2 years 8 months) * Development of Algorithms for Clock Tree Synthesis \n* Flow / Methodology for low power CTS and clock gating \n* Owner of Azuro CTS flow in TI \n* Development of a modular DFT integration flow. VLSI CAD engineer Texas Instruments June 2006  \u2013  January 2009  (2 years 8 months) * Development of Algorithms for Clock Tree Synthesis \n* Flow / Methodology for low power CTS and clock gating \n* Owner of Azuro CTS flow in TI \n* Development of a modular DFT integration flow. Project Trainee Texas Instruments January 2006  \u2013  May 2006  (5 months) Project: Digital Audio Broadcast Investigation: \nMATLAB simulation of a DAB transceiver. DAB uses a cyclic prefix OFDM system.Role involved development of MATLAB modules to simulate various blocks. generation of BER Curves Project Trainee Texas Instruments January 2006  \u2013  May 2006  (5 months) Project: Digital Audio Broadcast Investigation: \nMATLAB simulation of a DAB transceiver. DAB uses a cyclic prefix OFDM system.Role involved development of MATLAB modules to simulate various blocks. generation of BER Curves Skills VLSI Analog Circuit Design Physical Design C++ Perl Cadence Virtuoso Synopsys Primetime ATPG Place & Route Clock Tree Synthesis Communication Skills TCL EDA Static Timing Analysis Algorithms Matlab VLSI CAD Cadence Spectre Tcl-Tk Verilog See 5+ \u00a0 \u00a0 See less Skills  VLSI Analog Circuit Design Physical Design C++ Perl Cadence Virtuoso Synopsys Primetime ATPG Place & Route Clock Tree Synthesis Communication Skills TCL EDA Static Timing Analysis Algorithms Matlab VLSI CAD Cadence Spectre Tcl-Tk Verilog See 5+ \u00a0 \u00a0 See less VLSI Analog Circuit Design Physical Design C++ Perl Cadence Virtuoso Synopsys Primetime ATPG Place & Route Clock Tree Synthesis Communication Skills TCL EDA Static Timing Analysis Algorithms Matlab VLSI CAD Cadence Spectre Tcl-Tk Verilog See 5+ \u00a0 \u00a0 See less VLSI Analog Circuit Design Physical Design C++ Perl Cadence Virtuoso Synopsys Primetime ATPG Place & Route Clock Tree Synthesis Communication Skills TCL EDA Static Timing Analysis Algorithms Matlab VLSI CAD Cadence Spectre Tcl-Tk Verilog See 5+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities MS,  Computer Engineering 2009  \u2013 2015 R. V. College of Engineering, Bangalore Bachelors in Engineering,  Electronics and Communications 2002  \u2013 2006 Pragati Little Public School 1999  \u2013 2000 St. Patrick's High School 1993  \u2013 1999 University of Minnesota-Twin Cities MS,  Computer Engineering 2009  \u2013 2015 University of Minnesota-Twin Cities MS,  Computer Engineering 2009  \u2013 2015 University of Minnesota-Twin Cities MS,  Computer Engineering 2009  \u2013 2015 R. V. College of Engineering, Bangalore Bachelors in Engineering,  Electronics and Communications 2002  \u2013 2006 R. V. College of Engineering, Bangalore Bachelors in Engineering,  Electronics and Communications 2002  \u2013 2006 R. V. College of Engineering, Bangalore Bachelors in Engineering,  Electronics and Communications 2002  \u2013 2006 Pragati Little Public School 1999  \u2013 2000 Pragati Little Public School 1999  \u2013 2000 Pragati Little Public School 1999  \u2013 2000 St. Patrick's High School 1993  \u2013 1999 St. Patrick's High School 1993  \u2013 1999 St. Patrick's High School 1993  \u2013 1999 ", "Summary I enjoy problem solving. My areas of interest are Computer Architecture, Data Analytics, Software Engineering. \n \nI graduated from Georgia Institute of Technology with a Master's in Electrical & Computer Engneering. I did my Bachelors in EE from BITS Pilani University at the Goa Campus.  \n \nPrior to my MS, I have worked at Texas Instruments as Field Applications Engineer in the bay area and in India. Summary I enjoy problem solving. My areas of interest are Computer Architecture, Data Analytics, Software Engineering. \n \nI graduated from Georgia Institute of Technology with a Master's in Electrical & Computer Engneering. I did my Bachelors in EE from BITS Pilani University at the Goa Campus.  \n \nPrior to my MS, I have worked at Texas Instruments as Field Applications Engineer in the bay area and in India. I enjoy problem solving. My areas of interest are Computer Architecture, Data Analytics, Software Engineering. \n \nI graduated from Georgia Institute of Technology with a Master's in Electrical & Computer Engneering. I did my Bachelors in EE from BITS Pilani University at the Goa Campus.  \n \nPrior to my MS, I have worked at Texas Instruments as Field Applications Engineer in the bay area and in India. I enjoy problem solving. My areas of interest are Computer Architecture, Data Analytics, Software Engineering. \n \nI graduated from Georgia Institute of Technology with a Master's in Electrical & Computer Engneering. I did my Bachelors in EE from BITS Pilani University at the Goa Campus.  \n \nPrior to my MS, I have worked at Texas Instruments as Field Applications Engineer in the bay area and in India. Experience Performance Architect Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Performance Analysis of multi-core sever processors. Intern, Converged Core Development Organization Intel Corporation August 2014  \u2013  November 2014  (4 months) Hillsboro, Oregon Software Intern, Routing Silicon Engineering Group Cisco May 2014  \u2013  July 2014  (3 months) San Jose, California Worked on the design of a pin placement tool for NPU (Network Processing Unit) used in Cisco high-end routers like NCS 6000. The tool was designed using Perl script. Field Applications Engineer Texas Instruments September 2010  \u2013  June 2013  (2 years 10 months) India Provided technical support for TI space and defense products used in satellites and launch vehicles. Worked on Graychip products which are re-configurable \u2018Digital Down/Up Converters\u2019 used in base-stations. Used Matlab scripting to configure techniques like Digital Pre-Distortion, Crest Factor Reduction and Envelope tracking to optimize distortion and power. Graphics Software Engineer, Intel Visual & Parallel Computing Group Intel Corporation January 2010  \u2013  June 2010  (6 months) Bangalore,India Developed Windbg extensions in C/C++ to control PWM backlight brightness on Intel Menlow Platform (Win 7 OS). This extension was used for testing the functionality of Ambient Light Sensing mechanism. Also, developed extensions to read/write to Intel GMBus (Graphics Management Bus). The read extension was used to read EDID E2PROM (Extended Display Identification Data) and the results were compared with data dumped directly by MonInfo utility (Monitor Asset Management). Performance Architect Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Performance Analysis of multi-core sever processors. Performance Architect Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Performance Analysis of multi-core sever processors. Intern, Converged Core Development Organization Intel Corporation August 2014  \u2013  November 2014  (4 months) Hillsboro, Oregon Intern, Converged Core Development Organization Intel Corporation August 2014  \u2013  November 2014  (4 months) Hillsboro, Oregon Software Intern, Routing Silicon Engineering Group Cisco May 2014  \u2013  July 2014  (3 months) San Jose, California Worked on the design of a pin placement tool for NPU (Network Processing Unit) used in Cisco high-end routers like NCS 6000. The tool was designed using Perl script. Software Intern, Routing Silicon Engineering Group Cisco May 2014  \u2013  July 2014  (3 months) San Jose, California Worked on the design of a pin placement tool for NPU (Network Processing Unit) used in Cisco high-end routers like NCS 6000. The tool was designed using Perl script. Field Applications Engineer Texas Instruments September 2010  \u2013  June 2013  (2 years 10 months) India Provided technical support for TI space and defense products used in satellites and launch vehicles. Worked on Graychip products which are re-configurable \u2018Digital Down/Up Converters\u2019 used in base-stations. Used Matlab scripting to configure techniques like Digital Pre-Distortion, Crest Factor Reduction and Envelope tracking to optimize distortion and power. Field Applications Engineer Texas Instruments September 2010  \u2013  June 2013  (2 years 10 months) India Provided technical support for TI space and defense products used in satellites and launch vehicles. Worked on Graychip products which are re-configurable \u2018Digital Down/Up Converters\u2019 used in base-stations. Used Matlab scripting to configure techniques like Digital Pre-Distortion, Crest Factor Reduction and Envelope tracking to optimize distortion and power. Graphics Software Engineer, Intel Visual & Parallel Computing Group Intel Corporation January 2010  \u2013  June 2010  (6 months) Bangalore,India Developed Windbg extensions in C/C++ to control PWM backlight brightness on Intel Menlow Platform (Win 7 OS). This extension was used for testing the functionality of Ambient Light Sensing mechanism. Also, developed extensions to read/write to Intel GMBus (Graphics Management Bus). The read extension was used to read EDID E2PROM (Extended Display Identification Data) and the results were compared with data dumped directly by MonInfo utility (Monitor Asset Management). Graphics Software Engineer, Intel Visual & Parallel Computing Group Intel Corporation January 2010  \u2013  June 2010  (6 months) Bangalore,India Developed Windbg extensions in C/C++ to control PWM backlight brightness on Intel Menlow Platform (Win 7 OS). This extension was used for testing the functionality of Ambient Light Sensing mechanism. Also, developed extensions to read/write to Intel GMBus (Graphics Management Bus). The read extension was used to read EDID E2PROM (Extended Display Identification Data) and the results were compared with data dumped directly by MonInfo utility (Monitor Asset Management). Languages English Full professional proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency German Elementary proficiency English Full professional proficiency Marathi Native or bilingual proficiency Hindi Native or bilingual proficiency German Elementary proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Distributed Systems Computer Architecture C++ C Java Python Perl Operating Systems Computer Networks Microcontrollers Virtualization Machine Learning GPU Graph Algorithms Financial Modeling Portfolio Management Microprocessors See 2+ \u00a0 \u00a0 See less Skills  Distributed Systems Computer Architecture C++ C Java Python Perl Operating Systems Computer Networks Microcontrollers Virtualization Machine Learning GPU Graph Algorithms Financial Modeling Portfolio Management Microprocessors See 2+ \u00a0 \u00a0 See less Distributed Systems Computer Architecture C++ C Java Python Perl Operating Systems Computer Networks Microcontrollers Virtualization Machine Learning GPU Graph Algorithms Financial Modeling Portfolio Management Microprocessors See 2+ \u00a0 \u00a0 See less Distributed Systems Computer Architecture C++ C Java Python Perl Operating Systems Computer Networks Microcontrollers Virtualization Machine Learning GPU Graph Algorithms Financial Modeling Portfolio Management Microprocessors See 2+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Master of Science (M.S.),  Electrical and Computer Engineering , 4.00/4.00 2013  \u2013 2015 Advanced Computer Architecture \nParallel & Distributed Computer Architecture \nData & Visual Analytics \nComputer Networks \nAdvanced VLSI System Design \nMachine Learning for Trading \nMobile Apps & Services Birla Institute of Technology and Science B.E. (Hons.),  Electronics and Electrical Engineering , 9.9/10.0 2006  \u2013 2010 Computer Programming \nGraph Theory & Networks \nMicroprocessor Programming & Interfacing \nEmbedded System Design \nDigital Electronics & Computer Organization Fergusson College 2004  \u2013 2006 Georgia Institute of Technology Master of Science (M.S.),  Electrical and Computer Engineering , 4.00/4.00 2013  \u2013 2015 Advanced Computer Architecture \nParallel & Distributed Computer Architecture \nData & Visual Analytics \nComputer Networks \nAdvanced VLSI System Design \nMachine Learning for Trading \nMobile Apps & Services Georgia Institute of Technology Master of Science (M.S.),  Electrical and Computer Engineering , 4.00/4.00 2013  \u2013 2015 Advanced Computer Architecture \nParallel & Distributed Computer Architecture \nData & Visual Analytics \nComputer Networks \nAdvanced VLSI System Design \nMachine Learning for Trading \nMobile Apps & Services Georgia Institute of Technology Master of Science (M.S.),  Electrical and Computer Engineering , 4.00/4.00 2013  \u2013 2015 Advanced Computer Architecture \nParallel & Distributed Computer Architecture \nData & Visual Analytics \nComputer Networks \nAdvanced VLSI System Design \nMachine Learning for Trading \nMobile Apps & Services Birla Institute of Technology and Science B.E. (Hons.),  Electronics and Electrical Engineering , 9.9/10.0 2006  \u2013 2010 Computer Programming \nGraph Theory & Networks \nMicroprocessor Programming & Interfacing \nEmbedded System Design \nDigital Electronics & Computer Organization Birla Institute of Technology and Science B.E. (Hons.),  Electronics and Electrical Engineering , 9.9/10.0 2006  \u2013 2010 Computer Programming \nGraph Theory & Networks \nMicroprocessor Programming & Interfacing \nEmbedded System Design \nDigital Electronics & Computer Organization Birla Institute of Technology and Science B.E. (Hons.),  Electronics and Electrical Engineering , 9.9/10.0 2006  \u2013 2010 Computer Programming \nGraph Theory & Networks \nMicroprocessor Programming & Interfacing \nEmbedded System Design \nDigital Electronics & Computer Organization Fergusson College 2004  \u2013 2006 Fergusson College 2004  \u2013 2006 Fergusson College 2004  \u2013 2006 Honors & Awards Bronze Medalist BITS - Pilani June 2010 Awarded Bronze Medal for securing Third rank among all departments of the 2010 batch Merit Scholarship BITS - Pilani June 2010 Awarded full tuition waiver for being consistently ranked among the top 10 students in a class of 600 students of the 2010 batch  National Talent Search Scholar National Council of Educational Research & Training June 2006 National Talent Search Examination (NTSE) is a national-level scholarship program in India to identify and recognize students with extremely high intellect and academic talent. Close to 150,000 students appear in this scholarship exam every year. There is an annual cash reward to scholars from grade 10 onward till the duration of their education in India.  Bronze Medalist BITS - Pilani June 2010 Awarded Bronze Medal for securing Third rank among all departments of the 2010 batch Bronze Medalist BITS - Pilani June 2010 Awarded Bronze Medal for securing Third rank among all departments of the 2010 batch Bronze Medalist BITS - Pilani June 2010 Awarded Bronze Medal for securing Third rank among all departments of the 2010 batch Merit Scholarship BITS - Pilani June 2010 Awarded full tuition waiver for being consistently ranked among the top 10 students in a class of 600 students of the 2010 batch  Merit Scholarship BITS - Pilani June 2010 Awarded full tuition waiver for being consistently ranked among the top 10 students in a class of 600 students of the 2010 batch  Merit Scholarship BITS - Pilani June 2010 Awarded full tuition waiver for being consistently ranked among the top 10 students in a class of 600 students of the 2010 batch  National Talent Search Scholar National Council of Educational Research & Training June 2006 National Talent Search Examination (NTSE) is a national-level scholarship program in India to identify and recognize students with extremely high intellect and academic talent. Close to 150,000 students appear in this scholarship exam every year. There is an annual cash reward to scholars from grade 10 onward till the duration of their education in India.  National Talent Search Scholar National Council of Educational Research & Training June 2006 National Talent Search Examination (NTSE) is a national-level scholarship program in India to identify and recognize students with extremely high intellect and academic talent. Close to 150,000 students appear in this scholarship exam every year. There is an annual cash reward to scholars from grade 10 onward till the duration of their education in India.  National Talent Search Scholar National Council of Educational Research & Training June 2006 National Talent Search Examination (NTSE) is a national-level scholarship program in India to identify and recognize students with extremely high intellect and academic talent. Close to 150,000 students appear in this scholarship exam every year. There is an annual cash reward to scholars from grade 10 onward till the duration of their education in India.  ", "Experience Performance Architect Intel Corporation May 2015  \u2013 Present (4 months) Hillsboro, OR Graduate Student Research Assistant High Performance Computing Lab, Penn State August 2013  \u2013 Present (2 years 1 month) \u2022\tWorked on the aspects of near data computing in many core chips by moving the compute close to the memory controllers and evaluating power and performance tradeoffs \n\u2022\tWorked on characterizing vectorization capabilities of Intel compilers for several Trinity and Coral benchmarks to determine the best vectorization mix for parallel run on Intel Xeon Phi architectures \n Graduate Teaching Assistant Penn State University June 2013  \u2013  May 2014  (1 year) State College, Pennsylvania Area Teaching Assistant for CMPSC 311 Systems Programming for Fall and Spring 2013. The course involved in understanding computer systems, especially low-level influences on high-level goals. This includes the machine-level representation of programs and data structures; the memory hierarchy and its impact on performance; access to stored information via file systems, and access to other computer systems via networks using several programming assignments on Linux with C programming. Senior Research Trainee Waran Research Foundation July 2010  \u2013  June 2013  (3 years) Chennai Area, India I was a part of \"WIMACS: Warft India MAny Core Simulator\", a ambitious project involved in development of an integrated design automation environment for supercomputing clusters would help effectively channelize human efforts, reduce design turnaround time and hence production costs. A simulation framework that encompasses the wide range of parameters related to the design of the different levels of the cluster is hence developed. SIMDAS also had an integrated Optimizer Engine that is used to prune the design space exploration of the various architectural components. The heterogeneous multi-core processor simulator developed is also shown to be scalable upto the Cluster Level and I was responsible for the simulation of Network on chip through OpenMP and MPI constructs across multiple heterogeneous cores which has been incorporated in the simulator. Undergraduate Research Assistant Anna University Chennai August 2009  \u2013  May 2013  (3 years 10 months) Chennai Area, India Performance Architect Intel Corporation May 2015  \u2013 Present (4 months) Hillsboro, OR Performance Architect Intel Corporation May 2015  \u2013 Present (4 months) Hillsboro, OR Graduate Student Research Assistant High Performance Computing Lab, Penn State August 2013  \u2013 Present (2 years 1 month) \u2022\tWorked on the aspects of near data computing in many core chips by moving the compute close to the memory controllers and evaluating power and performance tradeoffs \n\u2022\tWorked on characterizing vectorization capabilities of Intel compilers for several Trinity and Coral benchmarks to determine the best vectorization mix for parallel run on Intel Xeon Phi architectures \n Graduate Student Research Assistant High Performance Computing Lab, Penn State August 2013  \u2013 Present (2 years 1 month) \u2022\tWorked on the aspects of near data computing in many core chips by moving the compute close to the memory controllers and evaluating power and performance tradeoffs \n\u2022\tWorked on characterizing vectorization capabilities of Intel compilers for several Trinity and Coral benchmarks to determine the best vectorization mix for parallel run on Intel Xeon Phi architectures \n Graduate Teaching Assistant Penn State University June 2013  \u2013  May 2014  (1 year) State College, Pennsylvania Area Teaching Assistant for CMPSC 311 Systems Programming for Fall and Spring 2013. The course involved in understanding computer systems, especially low-level influences on high-level goals. This includes the machine-level representation of programs and data structures; the memory hierarchy and its impact on performance; access to stored information via file systems, and access to other computer systems via networks using several programming assignments on Linux with C programming. Graduate Teaching Assistant Penn State University June 2013  \u2013  May 2014  (1 year) State College, Pennsylvania Area Teaching Assistant for CMPSC 311 Systems Programming for Fall and Spring 2013. The course involved in understanding computer systems, especially low-level influences on high-level goals. This includes the machine-level representation of programs and data structures; the memory hierarchy and its impact on performance; access to stored information via file systems, and access to other computer systems via networks using several programming assignments on Linux with C programming. Senior Research Trainee Waran Research Foundation July 2010  \u2013  June 2013  (3 years) Chennai Area, India I was a part of \"WIMACS: Warft India MAny Core Simulator\", a ambitious project involved in development of an integrated design automation environment for supercomputing clusters would help effectively channelize human efforts, reduce design turnaround time and hence production costs. A simulation framework that encompasses the wide range of parameters related to the design of the different levels of the cluster is hence developed. SIMDAS also had an integrated Optimizer Engine that is used to prune the design space exploration of the various architectural components. The heterogeneous multi-core processor simulator developed is also shown to be scalable upto the Cluster Level and I was responsible for the simulation of Network on chip through OpenMP and MPI constructs across multiple heterogeneous cores which has been incorporated in the simulator. Senior Research Trainee Waran Research Foundation July 2010  \u2013  June 2013  (3 years) Chennai Area, India I was a part of \"WIMACS: Warft India MAny Core Simulator\", a ambitious project involved in development of an integrated design automation environment for supercomputing clusters would help effectively channelize human efforts, reduce design turnaround time and hence production costs. A simulation framework that encompasses the wide range of parameters related to the design of the different levels of the cluster is hence developed. SIMDAS also had an integrated Optimizer Engine that is used to prune the design space exploration of the various architectural components. The heterogeneous multi-core processor simulator developed is also shown to be scalable upto the Cluster Level and I was responsible for the simulation of Network on chip through OpenMP and MPI constructs across multiple heterogeneous cores which has been incorporated in the simulator. Undergraduate Research Assistant Anna University Chennai August 2009  \u2013  May 2013  (3 years 10 months) Chennai Area, India Undergraduate Research Assistant Anna University Chennai August 2009  \u2013  May 2013  (3 years 10 months) Chennai Area, India Languages English Full professional proficiency Tamil Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills High Performance... Compilers Parallel Programming CUDA Computer Architecture Computer Program C++ HTML PHP CSS JavaScript Load Balancing Parallel Algorithms Algorithms LaTeX Data Structures Matlab Programming C MPI Python Linux Simulations OpenMP Computer Science See 10+ \u00a0 \u00a0 See less Skills  High Performance... Compilers Parallel Programming CUDA Computer Architecture Computer Program C++ HTML PHP CSS JavaScript Load Balancing Parallel Algorithms Algorithms LaTeX Data Structures Matlab Programming C MPI Python Linux Simulations OpenMP Computer Science See 10+ \u00a0 \u00a0 See less High Performance... Compilers Parallel Programming CUDA Computer Architecture Computer Program C++ HTML PHP CSS JavaScript Load Balancing Parallel Algorithms Algorithms LaTeX Data Structures Matlab Programming C MPI Python Linux Simulations OpenMP Computer Science See 10+ \u00a0 \u00a0 See less High Performance... Compilers Parallel Programming CUDA Computer Architecture Computer Program C++ HTML PHP CSS JavaScript Load Balancing Parallel Algorithms Algorithms LaTeX Data Structures Matlab Programming C MPI Python Linux Simulations OpenMP Computer Science See 10+ \u00a0 \u00a0 See less Education Penn State University Doctor of Philosophy (Ph.D.),  Computer science and engineering , 3.6 2013  \u2013 2018 Madras Institute of Technology, Anna University, India Bachelor's degree,  Information Technology 2009  \u2013 2013 Activities and Societies:\u00a0 Youth Red Cross ,  NSS DAV Matric Higher Secondary School Higher Secondary,  Mathematics and Computer Science , 96% 2007  \u2013 2009 Secured 100% in Mathematics and 99% in Physics \nAmong the top 5 percentile (School level) Activities and Societies:\u00a0 National Sports Organisation (NSO)\nSchool Orchestra (Singing) SBOA Matric Higher Secondary School Matriculation,  Mathematics ,  Physics , Chemistry,  Computerscience , 90.36% 2005  \u2013 2007 Class Representative for the whole academic year Activities and Societies:\u00a0 Secured 100% in Mathematics Penn State University Doctor of Philosophy (Ph.D.),  Computer science and engineering , 3.6 2013  \u2013 2018 Penn State University Doctor of Philosophy (Ph.D.),  Computer science and engineering , 3.6 2013  \u2013 2018 Penn State University Doctor of Philosophy (Ph.D.),  Computer science and engineering , 3.6 2013  \u2013 2018 Madras Institute of Technology, Anna University, India Bachelor's degree,  Information Technology 2009  \u2013 2013 Activities and Societies:\u00a0 Youth Red Cross ,  NSS Madras Institute of Technology, Anna University, India Bachelor's degree,  Information Technology 2009  \u2013 2013 Activities and Societies:\u00a0 Youth Red Cross ,  NSS Madras Institute of Technology, Anna University, India Bachelor's degree,  Information Technology 2009  \u2013 2013 Activities and Societies:\u00a0 Youth Red Cross ,  NSS DAV Matric Higher Secondary School Higher Secondary,  Mathematics and Computer Science , 96% 2007  \u2013 2009 Secured 100% in Mathematics and 99% in Physics \nAmong the top 5 percentile (School level) Activities and Societies:\u00a0 National Sports Organisation (NSO)\nSchool Orchestra (Singing) DAV Matric Higher Secondary School Higher Secondary,  Mathematics and Computer Science , 96% 2007  \u2013 2009 Secured 100% in Mathematics and 99% in Physics \nAmong the top 5 percentile (School level) Activities and Societies:\u00a0 National Sports Organisation (NSO)\nSchool Orchestra (Singing) DAV Matric Higher Secondary School Higher Secondary,  Mathematics and Computer Science , 96% 2007  \u2013 2009 Secured 100% in Mathematics and 99% in Physics \nAmong the top 5 percentile (School level) Activities and Societies:\u00a0 National Sports Organisation (NSO)\nSchool Orchestra (Singing) SBOA Matric Higher Secondary School Matriculation,  Mathematics ,  Physics , Chemistry,  Computerscience , 90.36% 2005  \u2013 2007 Class Representative for the whole academic year Activities and Societies:\u00a0 Secured 100% in Mathematics SBOA Matric Higher Secondary School Matriculation,  Mathematics ,  Physics , Chemistry,  Computerscience , 90.36% 2005  \u2013 2007 Class Representative for the whole academic year Activities and Societies:\u00a0 Secured 100% in Mathematics SBOA Matric Higher Secondary School Matriculation,  Mathematics ,  Physics , Chemistry,  Computerscience , 90.36% 2005  \u2013 2007 Class Representative for the whole academic year Activities and Societies:\u00a0 Secured 100% in Mathematics Honors & Awards Additional Honors & Awards Senior year project proposal was accepted for funding under IEEE student project \ngrant scheme IEEE Madras Section, India, December 2012. \n \nAwarded Travel Scholarship to attend and present at the International High Performance Computing Conference HiPC '12, Pune, India, December 2012. \n \nRecipient of Fellowship awarded by International Supercomputing Conference ISC'12, Germany \n \nEligible for Government of India Scholarship for the Complete 4 years of Under graduation for securing Top 1% across the state in State Board Examinations \n \nAwarded a Medal of Honor for securing 100% in Tamilnadu State Government Examination for Mathematics \n \nSecured First place in Research Idea Paper Presentation event ABACUS'12 a National Level Technical Symposium held at CEG Anna University Additional Honors & Awards Senior year project proposal was accepted for funding under IEEE student project \ngrant scheme IEEE Madras Section, India, December 2012. \n \nAwarded Travel Scholarship to attend and present at the International High Performance Computing Conference HiPC '12, Pune, India, December 2012. \n \nRecipient of Fellowship awarded by International Supercomputing Conference ISC'12, Germany \n \nEligible for Government of India Scholarship for the Complete 4 years of Under graduation for securing Top 1% across the state in State Board Examinations \n \nAwarded a Medal of Honor for securing 100% in Tamilnadu State Government Examination for Mathematics \n \nSecured First place in Research Idea Paper Presentation event ABACUS'12 a National Level Technical Symposium held at CEG Anna University Additional Honors & Awards Senior year project proposal was accepted for funding under IEEE student project \ngrant scheme IEEE Madras Section, India, December 2012. \n \nAwarded Travel Scholarship to attend and present at the International High Performance Computing Conference HiPC '12, Pune, India, December 2012. \n \nRecipient of Fellowship awarded by International Supercomputing Conference ISC'12, Germany \n \nEligible for Government of India Scholarship for the Complete 4 years of Under graduation for securing Top 1% across the state in State Board Examinations \n \nAwarded a Medal of Honor for securing 100% in Tamilnadu State Government Examination for Mathematics \n \nSecured First place in Research Idea Paper Presentation event ABACUS'12 a National Level Technical Symposium held at CEG Anna University Additional Honors & Awards Senior year project proposal was accepted for funding under IEEE student project \ngrant scheme IEEE Madras Section, India, December 2012. \n \nAwarded Travel Scholarship to attend and present at the International High Performance Computing Conference HiPC '12, Pune, India, December 2012. \n \nRecipient of Fellowship awarded by International Supercomputing Conference ISC'12, Germany \n \nEligible for Government of India Scholarship for the Complete 4 years of Under graduation for securing Top 1% across the state in State Board Examinations \n \nAwarded a Medal of Honor for securing 100% in Tamilnadu State Government Examination for Mathematics \n \nSecured First place in Research Idea Paper Presentation event ABACUS'12 a National Level Technical Symposium held at CEG Anna University ", "Skills Computer Architecture Embedded Systems Embedded Software Android Linux Kernel Perl System Architecture Software Engineering Algorithms Distributed Systems High Performance... Architecture System Design Performance Analysis Power Analysis Product Development Unified Memory Systems... Graphics Subsystems Cross-functional Team... Electronics ASIC Debugging SoC Architectures X86 ARM Optimization Operating Systems C C++ Kernel Linux Software Development Unix Programming Hardware Enterprise Software Scripting Integration Testing Real-Time Scheduling... RTOS Battery Storage Systems... IEEE Interoperability... Electric Storage... Device Drivers See 31+ \u00a0 \u00a0 See less Skills  Computer Architecture Embedded Systems Embedded Software Android Linux Kernel Perl System Architecture Software Engineering Algorithms Distributed Systems High Performance... Architecture System Design Performance Analysis Power Analysis Product Development Unified Memory Systems... Graphics Subsystems Cross-functional Team... Electronics ASIC Debugging SoC Architectures X86 ARM Optimization Operating Systems C C++ Kernel Linux Software Development Unix Programming Hardware Enterprise Software Scripting Integration Testing Real-Time Scheduling... RTOS Battery Storage Systems... IEEE Interoperability... Electric Storage... Device Drivers See 31+ \u00a0 \u00a0 See less Computer Architecture Embedded Systems Embedded Software Android Linux Kernel Perl System Architecture Software Engineering Algorithms Distributed Systems High Performance... Architecture System Design Performance Analysis Power Analysis Product Development Unified Memory Systems... Graphics Subsystems Cross-functional Team... Electronics ASIC Debugging SoC Architectures X86 ARM Optimization Operating Systems C C++ Kernel Linux Software Development Unix Programming Hardware Enterprise Software Scripting Integration Testing Real-Time Scheduling... RTOS Battery Storage Systems... IEEE Interoperability... Electric Storage... Device Drivers See 31+ \u00a0 \u00a0 See less Computer Architecture Embedded Systems Embedded Software Android Linux Kernel Perl System Architecture Software Engineering Algorithms Distributed Systems High Performance... Architecture System Design Performance Analysis Power Analysis Product Development Unified Memory Systems... Graphics Subsystems Cross-functional Team... Electronics ASIC Debugging SoC Architectures X86 ARM Optimization Operating Systems C C++ Kernel Linux Software Development Unix Programming Hardware Enterprise Software Scripting Integration Testing Real-Time Scheduling... RTOS Battery Storage Systems... IEEE Interoperability... Electric Storage... Device Drivers See 31+ \u00a0 \u00a0 See less Honors & Awards Sigma Xi The Scientific Research Society May 1984 IEEE Senior Member Institute of Electrical and Electronics Engineers Sigma Xi The Scientific Research Society May 1984 Sigma Xi The Scientific Research Society May 1984 Sigma Xi The Scientific Research Society May 1984 IEEE Senior Member Institute of Electrical and Electronics Engineers IEEE Senior Member Institute of Electrical and Electronics Engineers IEEE Senior Member Institute of Electrical and Electronics Engineers ", "Languages Kashmiri Kashmiri Kashmiri Skills SoC C++ Perl SystemC Computer Architecture Computer Graphics Haskell Game Programming Linear Algebra Stochastic Modeling Probability Theory Data Analysis Multivariate Statistics Workload... Interdisciplinary... GPU Architecture OpenCL DirectX Simulations GPU Semiconductors CUDA Algorithms Performance Analysis Microprocessors Debugging Programming Verilog RTL design RTL Design Software Engineering See 16+ \u00a0 \u00a0 See less Skills  SoC C++ Perl SystemC Computer Architecture Computer Graphics Haskell Game Programming Linear Algebra Stochastic Modeling Probability Theory Data Analysis Multivariate Statistics Workload... Interdisciplinary... GPU Architecture OpenCL DirectX Simulations GPU Semiconductors CUDA Algorithms Performance Analysis Microprocessors Debugging Programming Verilog RTL design RTL Design Software Engineering See 16+ \u00a0 \u00a0 See less SoC C++ Perl SystemC Computer Architecture Computer Graphics Haskell Game Programming Linear Algebra Stochastic Modeling Probability Theory Data Analysis Multivariate Statistics Workload... Interdisciplinary... GPU Architecture OpenCL DirectX Simulations GPU Semiconductors CUDA Algorithms Performance Analysis Microprocessors Debugging Programming Verilog RTL design RTL Design Software Engineering See 16+ \u00a0 \u00a0 See less SoC C++ Perl SystemC Computer Architecture Computer Graphics Haskell Game Programming Linear Algebra Stochastic Modeling Probability Theory Data Analysis Multivariate Statistics Workload... Interdisciplinary... GPU Architecture OpenCL DirectX Simulations GPU Semiconductors CUDA Algorithms Performance Analysis Microprocessors Debugging Programming Verilog RTL design RTL Design Software Engineering See 16+ \u00a0 \u00a0 See less ", "Summary Technical Skills: \n \n\u2022\tAreas of expertise: System performance modeling, Computer/processor architecture, Performance analysis and optimization, quantitative analysis and modeling, Mathematical and statistical model development, Queuing theory, Benchmarking, VLSI/ASIC Design Flow (CAD tools), Scripting (Perl, python), Circuit Design (Architecture). \n \n\u2022\tMicro architecture: Xeon, ARM \n \n\u2022\tProgramming languages: C, C++, x86 Assembly, MSAM, R \n \n\u2022\tScripting languages: Perl, Python \n \n\u2022\tHardware languages: Verilog, VHDL. \n \n\u2022EDA Tools: VLSI Cadence tools ( Icfb, Virtuoso, QRC, Encounter ,Assura and Encounter), Synopsys tools( Design Vision, Tetramax, ATPG, Primetime ,Mentor Graphics(Modelsim), HSPICE, Cosmoscope, Waveview, MATLAB, Xilinx ISE, AWR design environment, VSS simulator. \n \n\u2022Operating Systems: MS DOS, Linux, Unix, Windows, Solaris, Mac. \n \n\u2022Integrated Development Environment (IDE): Code Composer Studio (TI), Tornado (VxWorks, Wind River) \n \n\u2022Evaluation boards: MSP430, ARM Cortex-M3 \n \n\u2022Protocols:I2C, SPI \n \n\u2022Statistical computing: R tool. Summary Technical Skills: \n \n\u2022\tAreas of expertise: System performance modeling, Computer/processor architecture, Performance analysis and optimization, quantitative analysis and modeling, Mathematical and statistical model development, Queuing theory, Benchmarking, VLSI/ASIC Design Flow (CAD tools), Scripting (Perl, python), Circuit Design (Architecture). \n \n\u2022\tMicro architecture: Xeon, ARM \n \n\u2022\tProgramming languages: C, C++, x86 Assembly, MSAM, R \n \n\u2022\tScripting languages: Perl, Python \n \n\u2022\tHardware languages: Verilog, VHDL. \n \n\u2022EDA Tools: VLSI Cadence tools ( Icfb, Virtuoso, QRC, Encounter ,Assura and Encounter), Synopsys tools( Design Vision, Tetramax, ATPG, Primetime ,Mentor Graphics(Modelsim), HSPICE, Cosmoscope, Waveview, MATLAB, Xilinx ISE, AWR design environment, VSS simulator. \n \n\u2022Operating Systems: MS DOS, Linux, Unix, Windows, Solaris, Mac. \n \n\u2022Integrated Development Environment (IDE): Code Composer Studio (TI), Tornado (VxWorks, Wind River) \n \n\u2022Evaluation boards: MSP430, ARM Cortex-M3 \n \n\u2022Protocols:I2C, SPI \n \n\u2022Statistical computing: R tool. Technical Skills: \n \n\u2022\tAreas of expertise: System performance modeling, Computer/processor architecture, Performance analysis and optimization, quantitative analysis and modeling, Mathematical and statistical model development, Queuing theory, Benchmarking, VLSI/ASIC Design Flow (CAD tools), Scripting (Perl, python), Circuit Design (Architecture). \n \n\u2022\tMicro architecture: Xeon, ARM \n \n\u2022\tProgramming languages: C, C++, x86 Assembly, MSAM, R \n \n\u2022\tScripting languages: Perl, Python \n \n\u2022\tHardware languages: Verilog, VHDL. \n \n\u2022EDA Tools: VLSI Cadence tools ( Icfb, Virtuoso, QRC, Encounter ,Assura and Encounter), Synopsys tools( Design Vision, Tetramax, ATPG, Primetime ,Mentor Graphics(Modelsim), HSPICE, Cosmoscope, Waveview, MATLAB, Xilinx ISE, AWR design environment, VSS simulator. \n \n\u2022Operating Systems: MS DOS, Linux, Unix, Windows, Solaris, Mac. \n \n\u2022Integrated Development Environment (IDE): Code Composer Studio (TI), Tornado (VxWorks, Wind River) \n \n\u2022Evaluation boards: MSP430, ARM Cortex-M3 \n \n\u2022Protocols:I2C, SPI \n \n\u2022Statistical computing: R tool. Technical Skills: \n \n\u2022\tAreas of expertise: System performance modeling, Computer/processor architecture, Performance analysis and optimization, quantitative analysis and modeling, Mathematical and statistical model development, Queuing theory, Benchmarking, VLSI/ASIC Design Flow (CAD tools), Scripting (Perl, python), Circuit Design (Architecture). \n \n\u2022\tMicro architecture: Xeon, ARM \n \n\u2022\tProgramming languages: C, C++, x86 Assembly, MSAM, R \n \n\u2022\tScripting languages: Perl, Python \n \n\u2022\tHardware languages: Verilog, VHDL. \n \n\u2022EDA Tools: VLSI Cadence tools ( Icfb, Virtuoso, QRC, Encounter ,Assura and Encounter), Synopsys tools( Design Vision, Tetramax, ATPG, Primetime ,Mentor Graphics(Modelsim), HSPICE, Cosmoscope, Waveview, MATLAB, Xilinx ISE, AWR design environment, VSS simulator. \n \n\u2022Operating Systems: MS DOS, Linux, Unix, Windows, Solaris, Mac. \n \n\u2022Integrated Development Environment (IDE): Code Composer Studio (TI), Tornado (VxWorks, Wind River) \n \n\u2022Evaluation boards: MSP430, ARM Cortex-M3 \n \n\u2022Protocols:I2C, SPI \n \n\u2022Statistical computing: R tool. Experience Performance Architect Intel Corporation February 2014  \u2013 Present (1 year 7 months) San Francisco Bay Area System Performance modeling, Micro server &cloud workload performance characterization & modeling, Architecture analysis and simulations. \n \n\uf0a7\tResponsible for micro server/cloud workloads characterization analysis, optimization of performance by making design choices and understanding trade-offs in system performance, performance/watt studies. \n\uf0a7\tDeveloped analytical/statistical and simulation based models for the system level performance based on various mathematical models, scheduling and queuing theory and statistical approaches. \n Performance Analysis Intern Intel Corporation September 2012  \u2013  December 2013  (1 year 4 months) Santa Clara, California Job Description: Profiling, characterization of workloads and development of performance projection models for high performance computing.  \n\uf0a7\tResponsible for workload characterization, performance projections, hardware modeling and analysis of \narchitectural benefits of various CPU and GPU architectures.  \n\uf0a7\tDeveloped system level analytical performance projection models for various CPU intensive workloads using  \nvarious numerical methods and regression based studies. \n Engineering intern Electronics Corporation of India Limited (ECIL) May 2010  \u2013  July 2010  (3 months) Hyderabad, India Design of a 8-bit RISC Processor. \n \nVarious modules of a RISC processor i.e, ALU, memory,decoder, Instruction register etc were designed in behavioral verilog. Verification and implementation was done using ISE Simulator-Xilinx. Performance Architect Intel Corporation February 2014  \u2013 Present (1 year 7 months) San Francisco Bay Area System Performance modeling, Micro server &cloud workload performance characterization & modeling, Architecture analysis and simulations. \n \n\uf0a7\tResponsible for micro server/cloud workloads characterization analysis, optimization of performance by making design choices and understanding trade-offs in system performance, performance/watt studies. \n\uf0a7\tDeveloped analytical/statistical and simulation based models for the system level performance based on various mathematical models, scheduling and queuing theory and statistical approaches. \n Performance Architect Intel Corporation February 2014  \u2013 Present (1 year 7 months) San Francisco Bay Area System Performance modeling, Micro server &cloud workload performance characterization & modeling, Architecture analysis and simulations. \n \n\uf0a7\tResponsible for micro server/cloud workloads characterization analysis, optimization of performance by making design choices and understanding trade-offs in system performance, performance/watt studies. \n\uf0a7\tDeveloped analytical/statistical and simulation based models for the system level performance based on various mathematical models, scheduling and queuing theory and statistical approaches. \n Performance Analysis Intern Intel Corporation September 2012  \u2013  December 2013  (1 year 4 months) Santa Clara, California Job Description: Profiling, characterization of workloads and development of performance projection models for high performance computing.  \n\uf0a7\tResponsible for workload characterization, performance projections, hardware modeling and analysis of \narchitectural benefits of various CPU and GPU architectures.  \n\uf0a7\tDeveloped system level analytical performance projection models for various CPU intensive workloads using  \nvarious numerical methods and regression based studies. \n Performance Analysis Intern Intel Corporation September 2012  \u2013  December 2013  (1 year 4 months) Santa Clara, California Job Description: Profiling, characterization of workloads and development of performance projection models for high performance computing.  \n\uf0a7\tResponsible for workload characterization, performance projections, hardware modeling and analysis of \narchitectural benefits of various CPU and GPU architectures.  \n\uf0a7\tDeveloped system level analytical performance projection models for various CPU intensive workloads using  \nvarious numerical methods and regression based studies. \n Engineering intern Electronics Corporation of India Limited (ECIL) May 2010  \u2013  July 2010  (3 months) Hyderabad, India Design of a 8-bit RISC Processor. \n \nVarious modules of a RISC processor i.e, ALU, memory,decoder, Instruction register etc were designed in behavioral verilog. Verification and implementation was done using ISE Simulator-Xilinx. Engineering intern Electronics Corporation of India Limited (ECIL) May 2010  \u2013  July 2010  (3 months) Hyderabad, India Design of a 8-bit RISC Processor. \n \nVarious modules of a RISC processor i.e, ALU, memory,decoder, Instruction register etc were designed in behavioral verilog. Verification and implementation was done using ISE Simulator-Xilinx. Languages English Hindi Telugu English Hindi Telugu English Hindi Telugu Skills Computer Architecture Testing AWR Microwave Office VSS Digital Designs Synopsys tools Cadence Virtuoso Cadence Xilinx ISE Verilog VHDL VLSI VLSI CAD RF Planning ModelSim Digital Signal... Probability Theory Linear Systems Matlab Perl Script Unix Microsoft Office Intel 8085 x86 Assembly Cadence ICFB Primetime ASIC C Simulations PCB design Perl See 16+ \u00a0 \u00a0 See less Skills  Computer Architecture Testing AWR Microwave Office VSS Digital Designs Synopsys tools Cadence Virtuoso Cadence Xilinx ISE Verilog VHDL VLSI VLSI CAD RF Planning ModelSim Digital Signal... Probability Theory Linear Systems Matlab Perl Script Unix Microsoft Office Intel 8085 x86 Assembly Cadence ICFB Primetime ASIC C Simulations PCB design Perl See 16+ \u00a0 \u00a0 See less Computer Architecture Testing AWR Microwave Office VSS Digital Designs Synopsys tools Cadence Virtuoso Cadence Xilinx ISE Verilog VHDL VLSI VLSI CAD RF Planning ModelSim Digital Signal... Probability Theory Linear Systems Matlab Perl Script Unix Microsoft Office Intel 8085 x86 Assembly Cadence ICFB Primetime ASIC C Simulations PCB design Perl See 16+ \u00a0 \u00a0 See less Computer Architecture Testing AWR Microwave Office VSS Digital Designs Synopsys tools Cadence Virtuoso Cadence Xilinx ISE Verilog VHDL VLSI VLSI CAD RF Planning ModelSim Digital Signal... Probability Theory Linear Systems Matlab Perl Script Unix Microsoft Office Intel 8085 x86 Assembly Cadence ICFB Primetime ASIC C Simulations PCB design Perl See 16+ \u00a0 \u00a0 See less Education The University of Texas at Dallas Master of Science (MS),  Electrical and Electronics Engineering 2011  \u2013 2013 Osmania University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , 3.9/4.0 2007  \u2013 2011 University of Texas at Dallas(UT Dallas) Master of Science,  Electrical Engineering The University of Texas at Dallas Master of Science (MS),  Electrical and Electronics Engineering 2011  \u2013 2013 The University of Texas at Dallas Master of Science (MS),  Electrical and Electronics Engineering 2011  \u2013 2013 The University of Texas at Dallas Master of Science (MS),  Electrical and Electronics Engineering 2011  \u2013 2013 Osmania University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , 3.9/4.0 2007  \u2013 2011 Osmania University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , 3.9/4.0 2007  \u2013 2011 Osmania University Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering , 3.9/4.0 2007  \u2013 2011 University of Texas at Dallas(UT Dallas) Master of Science,  Electrical Engineering University of Texas at Dallas(UT Dallas) Master of Science,  Electrical Engineering University of Texas at Dallas(UT Dallas) Master of Science,  Electrical Engineering Honors & Awards ", "Summary System (HW/SW) power management expert at Texas instruments on different OMAP platforms: \n- power management analysis and system characterization \n- Deep knowledge of the linux kernel CPU idle/C-states and linux/android CPU frequency governors \n- System issues debug and analysis \n- Drive multimedia use case power optimization \n- Drive implementation of different power management features on the OMAP platform \n- customer support \n \nSW Design Engineer for embedded systems - ARM : \n- Development of new GSM/GPRS/EDGE features for the physical layer ( Design, document, develop, test, release...) \n- Enable and debug the system boot for the OMAP ( Ecosto) platform. \n- Develop the power management features for the layer1 ARM on the OMAP (Ecosto) project. ( develop, test, debug, optimize) Summary System (HW/SW) power management expert at Texas instruments on different OMAP platforms: \n- power management analysis and system characterization \n- Deep knowledge of the linux kernel CPU idle/C-states and linux/android CPU frequency governors \n- System issues debug and analysis \n- Drive multimedia use case power optimization \n- Drive implementation of different power management features on the OMAP platform \n- customer support \n \nSW Design Engineer for embedded systems - ARM : \n- Development of new GSM/GPRS/EDGE features for the physical layer ( Design, document, develop, test, release...) \n- Enable and debug the system boot for the OMAP ( Ecosto) platform. \n- Develop the power management features for the layer1 ARM on the OMAP (Ecosto) project. ( develop, test, debug, optimize) System (HW/SW) power management expert at Texas instruments on different OMAP platforms: \n- power management analysis and system characterization \n- Deep knowledge of the linux kernel CPU idle/C-states and linux/android CPU frequency governors \n- System issues debug and analysis \n- Drive multimedia use case power optimization \n- Drive implementation of different power management features on the OMAP platform \n- customer support \n \nSW Design Engineer for embedded systems - ARM : \n- Development of new GSM/GPRS/EDGE features for the physical layer ( Design, document, develop, test, release...) \n- Enable and debug the system boot for the OMAP ( Ecosto) platform. \n- Develop the power management features for the layer1 ARM on the OMAP (Ecosto) project. ( develop, test, debug, optimize) System (HW/SW) power management expert at Texas instruments on different OMAP platforms: \n- power management analysis and system characterization \n- Deep knowledge of the linux kernel CPU idle/C-states and linux/android CPU frequency governors \n- System issues debug and analysis \n- Drive multimedia use case power optimization \n- Drive implementation of different power management features on the OMAP platform \n- customer support \n \nSW Design Engineer for embedded systems - ARM : \n- Development of new GSM/GPRS/EDGE features for the physical layer ( Design, document, develop, test, release...) \n- Enable and debug the system boot for the OMAP ( Ecosto) platform. \n- Develop the power management features for the layer1 ARM on the OMAP (Ecosto) project. ( develop, test, debug, optimize) Experience Power and performance architect Intel Corporation March 2013  \u2013 Present (2 years 6 months) System Engineer - Member Technical Staff Texas Instruments March 2008  \u2013  April 2013  (5 years 2 months) France \u2022 Leading and contributing to different power and performance optimization studies and analysis: \n- kernel CPU idle analysis and optimization: put in place a methodology to choose the most optimal low power states (C-states) that should be used in the system for a given  \n \nidle time (power gain 30% for MP3 playback and 36% for OS idle for OMAP3630). This methodology is submitted as a patent, filing on going. \n- kernel CPU frequency (DVFS) policies analysis and optimization: I have led studies and analysis in order to fine tune the different kernel CPU freq policies ( hotplug, ondemand and interactive governors) (double the performance of the web-browsing sunspider benchmark use case and reduce the power consumption of different multimedia use cases). I have also proposed different solutions on top of the interactive governor (userspace based or kernel based solutions) in order to improve the trade-off power vs  \nperformance: 30% of power saving on Facebook application page read, 37% better FPS on web browsing scrolling page...) \n- Study the 1/2Proc power and thermal impact and provide guidelines for the scheduler and CPU frequency governors in order to achieve best power and thermal results. \n \n\u2022\tleading and contibuting to the power optimization of different multimedia use cases in order to reach the power targets, working closely with the different teams (SW dev, architecture, product test teams...) \n \n\u2022\tLeading task forces to implement power management features for the different modules. \n \n\u2022\tcustomer support (Motorola, Amazon...):to optimize the power/performance numbers of the different multimedia use cases as well as debug system issues on their platform. \n \n\u2022\tCollaborate with the linux open source community: Debug kernel issues and provide open source solutions \n \n\u2022\tMentoring engineers and train them on different power management features (CPU idle governor, CPU frequency governors, power management features for the different modules...) Software Design Engineer Texas Instruments July 2006  \u2013  February 2008  (1 year 8 months) \u2022\tSW Design engineer - Layer1- MCU- GSM GPRS EDGE (July 2006 - Februrary 2008) \n- Development of GSM/GPRS/EDGE new features for the layer1 (O-TCH and TCH WB):\t \n- Study the new features based on the 3GPP specifications. \n- Writing the design documents (HLD, LLD, API and tests documents) \n- Implementation of the new O-TCH and TCH-WB channels in the ARM9 physical layer( coding in C language). \n- Development of test scenarios for target and for the simulation environment. \n- Release and test the associated code. \n \n- Debug and enable the boot up of the layer1 for the Ecosto project- MCU part : \n- Phase \u00ab Pre-silicon \u00bb : Platform boot up on the emulation board Virtio as well as on FPGA Zebu ( integration of the drivers code with the layer1 and debug the boot up code) \n- Phase wakeup : Boot up Layer1 Ecosto code on target (Setting the debug environment and boot up the Ecosto code (L1 and product) ) \n \n- ARM L1 Power Management \u2013 ECOSTO project \u2013 MCU team : \n- Write the design document describing the MCU layer 1 power management functionality \n- Implementation of the layer1 power management code as defined in the design document. \n- Integration of the drivers power management code. \n- Test and debug of the Layer1 standalone(Layer1 and drivers) power management functionality \n- Analysis of the power measurements results given by the verification team. \n- Suggestion of new ideas in order to enhance the power measurements results and functionality Power and performance architect Intel Corporation March 2013  \u2013 Present (2 years 6 months) Power and performance architect Intel Corporation March 2013  \u2013 Present (2 years 6 months) System Engineer - Member Technical Staff Texas Instruments March 2008  \u2013  April 2013  (5 years 2 months) France \u2022 Leading and contributing to different power and performance optimization studies and analysis: \n- kernel CPU idle analysis and optimization: put in place a methodology to choose the most optimal low power states (C-states) that should be used in the system for a given  \n \nidle time (power gain 30% for MP3 playback and 36% for OS idle for OMAP3630). This methodology is submitted as a patent, filing on going. \n- kernel CPU frequency (DVFS) policies analysis and optimization: I have led studies and analysis in order to fine tune the different kernel CPU freq policies ( hotplug, ondemand and interactive governors) (double the performance of the web-browsing sunspider benchmark use case and reduce the power consumption of different multimedia use cases). I have also proposed different solutions on top of the interactive governor (userspace based or kernel based solutions) in order to improve the trade-off power vs  \nperformance: 30% of power saving on Facebook application page read, 37% better FPS on web browsing scrolling page...) \n- Study the 1/2Proc power and thermal impact and provide guidelines for the scheduler and CPU frequency governors in order to achieve best power and thermal results. \n \n\u2022\tleading and contibuting to the power optimization of different multimedia use cases in order to reach the power targets, working closely with the different teams (SW dev, architecture, product test teams...) \n \n\u2022\tLeading task forces to implement power management features for the different modules. \n \n\u2022\tcustomer support (Motorola, Amazon...):to optimize the power/performance numbers of the different multimedia use cases as well as debug system issues on their platform. \n \n\u2022\tCollaborate with the linux open source community: Debug kernel issues and provide open source solutions \n \n\u2022\tMentoring engineers and train them on different power management features (CPU idle governor, CPU frequency governors, power management features for the different modules...) System Engineer - Member Technical Staff Texas Instruments March 2008  \u2013  April 2013  (5 years 2 months) France \u2022 Leading and contributing to different power and performance optimization studies and analysis: \n- kernel CPU idle analysis and optimization: put in place a methodology to choose the most optimal low power states (C-states) that should be used in the system for a given  \n \nidle time (power gain 30% for MP3 playback and 36% for OS idle for OMAP3630). This methodology is submitted as a patent, filing on going. \n- kernel CPU frequency (DVFS) policies analysis and optimization: I have led studies and analysis in order to fine tune the different kernel CPU freq policies ( hotplug, ondemand and interactive governors) (double the performance of the web-browsing sunspider benchmark use case and reduce the power consumption of different multimedia use cases). I have also proposed different solutions on top of the interactive governor (userspace based or kernel based solutions) in order to improve the trade-off power vs  \nperformance: 30% of power saving on Facebook application page read, 37% better FPS on web browsing scrolling page...) \n- Study the 1/2Proc power and thermal impact and provide guidelines for the scheduler and CPU frequency governors in order to achieve best power and thermal results. \n \n\u2022\tleading and contibuting to the power optimization of different multimedia use cases in order to reach the power targets, working closely with the different teams (SW dev, architecture, product test teams...) \n \n\u2022\tLeading task forces to implement power management features for the different modules. \n \n\u2022\tcustomer support (Motorola, Amazon...):to optimize the power/performance numbers of the different multimedia use cases as well as debug system issues on their platform. \n \n\u2022\tCollaborate with the linux open source community: Debug kernel issues and provide open source solutions \n \n\u2022\tMentoring engineers and train them on different power management features (CPU idle governor, CPU frequency governors, power management features for the different modules...) Software Design Engineer Texas Instruments July 2006  \u2013  February 2008  (1 year 8 months) \u2022\tSW Design engineer - Layer1- MCU- GSM GPRS EDGE (July 2006 - Februrary 2008) \n- Development of GSM/GPRS/EDGE new features for the layer1 (O-TCH and TCH WB):\t \n- Study the new features based on the 3GPP specifications. \n- Writing the design documents (HLD, LLD, API and tests documents) \n- Implementation of the new O-TCH and TCH-WB channels in the ARM9 physical layer( coding in C language). \n- Development of test scenarios for target and for the simulation environment. \n- Release and test the associated code. \n \n- Debug and enable the boot up of the layer1 for the Ecosto project- MCU part : \n- Phase \u00ab Pre-silicon \u00bb : Platform boot up on the emulation board Virtio as well as on FPGA Zebu ( integration of the drivers code with the layer1 and debug the boot up code) \n- Phase wakeup : Boot up Layer1 Ecosto code on target (Setting the debug environment and boot up the Ecosto code (L1 and product) ) \n \n- ARM L1 Power Management \u2013 ECOSTO project \u2013 MCU team : \n- Write the design document describing the MCU layer 1 power management functionality \n- Implementation of the layer1 power management code as defined in the design document. \n- Integration of the drivers power management code. \n- Test and debug of the Layer1 standalone(Layer1 and drivers) power management functionality \n- Analysis of the power measurements results given by the verification team. \n- Suggestion of new ideas in order to enhance the power measurements results and functionality Software Design Engineer Texas Instruments July 2006  \u2013  February 2008  (1 year 8 months) \u2022\tSW Design engineer - Layer1- MCU- GSM GPRS EDGE (July 2006 - Februrary 2008) \n- Development of GSM/GPRS/EDGE new features for the layer1 (O-TCH and TCH WB):\t \n- Study the new features based on the 3GPP specifications. \n- Writing the design documents (HLD, LLD, API and tests documents) \n- Implementation of the new O-TCH and TCH-WB channels in the ARM9 physical layer( coding in C language). \n- Development of test scenarios for target and for the simulation environment. \n- Release and test the associated code. \n \n- Debug and enable the boot up of the layer1 for the Ecosto project- MCU part : \n- Phase \u00ab Pre-silicon \u00bb : Platform boot up on the emulation board Virtio as well as on FPGA Zebu ( integration of the drivers code with the layer1 and debug the boot up code) \n- Phase wakeup : Boot up Layer1 Ecosto code on target (Setting the debug environment and boot up the Ecosto code (L1 and product) ) \n \n- ARM L1 Power Management \u2013 ECOSTO project \u2013 MCU team : \n- Write the design document describing the MCU layer 1 power management functionality \n- Implementation of the layer1 power management code as defined in the design document. \n- Integration of the drivers power management code. \n- Test and debug of the Layer1 standalone(Layer1 and drivers) power management functionality \n- Analysis of the power measurements results given by the verification team. \n- Suggestion of new ideas in order to enhance the power measurements results and functionality Skills ARM Embedded Software Embedded Systems OMAP Debugging Power Management Android Linux Kernel Device Drivers RTOS Firmware SoC FPGA Processors Microcontrollers Skills  ARM Embedded Software Embedded Systems OMAP Debugging Power Management Android Linux Kernel Device Drivers RTOS Firmware SoC FPGA Processors Microcontrollers ARM Embedded Software Embedded Systems OMAP Debugging Power Management Android Linux Kernel Device Drivers RTOS Firmware SoC FPGA Processors Microcontrollers ARM Embedded Software Embedded Systems OMAP Debugging Power Management Android Linux Kernel Device Drivers RTOS Firmware SoC FPGA Processors Microcontrollers Education ENST & Polytech'Nice Master Degree,  Embedded systems 2005  \u2013 2006 ENST & Polytech'Nice Master Degree,  Embedded systems 2005  \u2013 2006 ENST & Polytech'Nice Master Degree,  Embedded systems 2005  \u2013 2006 ENST & Polytech'Nice Master Degree,  Embedded systems 2005  \u2013 2006 ", "Skills Device Drivers Skills  Device Drivers Device Drivers Device Drivers ", "Experience Memory performance architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area Memory performance architect working on Many-Integrated-Core / Xeon-Phi product family for high performance computing products SOC Performance Engineer Intel August 2010  \u2013  June 2012  (1 year 11 months) Portland, Oregon Area Performance and power optimization on tablets/smartphone products Graduate Research Assistant North Carolina State University August 2008  \u2013  July 2010  (2 years) Exploring parallel architectures for network processors Design Engineer ST Microelectronics June 2006  \u2013  July 2008  (2 years 2 months) New Delhi Area, India Design and verification of DOCSIS 3.0 Hardware IP for Set-top-box products Design Engineer - Contractor Broadcom June 2005  \u2013  May 2006  (1 year) Architecture Validation for Networking SOC's Design Engineer MindTree May 2005  \u2013  May 2006  (1 year 1 month) Architecture Validation for Networking SOC's Memory performance architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area Memory performance architect working on Many-Integrated-Core / Xeon-Phi product family for high performance computing products Memory performance architect Intel Corporation June 2012  \u2013 Present (3 years 3 months) Portland, Oregon Area Memory performance architect working on Many-Integrated-Core / Xeon-Phi product family for high performance computing products SOC Performance Engineer Intel August 2010  \u2013  June 2012  (1 year 11 months) Portland, Oregon Area Performance and power optimization on tablets/smartphone products SOC Performance Engineer Intel August 2010  \u2013  June 2012  (1 year 11 months) Portland, Oregon Area Performance and power optimization on tablets/smartphone products Graduate Research Assistant North Carolina State University August 2008  \u2013  July 2010  (2 years) Exploring parallel architectures for network processors Graduate Research Assistant North Carolina State University August 2008  \u2013  July 2010  (2 years) Exploring parallel architectures for network processors Design Engineer ST Microelectronics June 2006  \u2013  July 2008  (2 years 2 months) New Delhi Area, India Design and verification of DOCSIS 3.0 Hardware IP for Set-top-box products Design Engineer ST Microelectronics June 2006  \u2013  July 2008  (2 years 2 months) New Delhi Area, India Design and verification of DOCSIS 3.0 Hardware IP for Set-top-box products Design Engineer - Contractor Broadcom June 2005  \u2013  May 2006  (1 year) Architecture Validation for Networking SOC's Design Engineer - Contractor Broadcom June 2005  \u2013  May 2006  (1 year) Architecture Validation for Networking SOC's Design Engineer MindTree May 2005  \u2013  May 2006  (1 year 1 month) Architecture Validation for Networking SOC's Design Engineer MindTree May 2005  \u2013  May 2006  (1 year 1 month) Architecture Validation for Networking SOC's Skills VLSI ASIC Verilog SystemVerilog SoC ModelSim IC VHDL Static Timing Analysis RTL design TCL Integrated Circuit... Computer Architecture Algorithms C FPGA Cadence Virtuoso Functional Verification Microprocessors Debugging EDA See 6+ \u00a0 \u00a0 See less Skills  VLSI ASIC Verilog SystemVerilog SoC ModelSim IC VHDL Static Timing Analysis RTL design TCL Integrated Circuit... Computer Architecture Algorithms C FPGA Cadence Virtuoso Functional Verification Microprocessors Debugging EDA See 6+ \u00a0 \u00a0 See less VLSI ASIC Verilog SystemVerilog SoC ModelSim IC VHDL Static Timing Analysis RTL design TCL Integrated Circuit... Computer Architecture Algorithms C FPGA Cadence Virtuoso Functional Verification Microprocessors Debugging EDA See 6+ \u00a0 \u00a0 See less VLSI ASIC Verilog SystemVerilog SoC ModelSim IC VHDL Static Timing Analysis RTL design TCL Integrated Circuit... Computer Architecture Algorithms C FPGA Cadence Virtuoso Functional Verification Microprocessors Debugging EDA See 6+ \u00a0 \u00a0 See less Education North Carolina State University MS,  Computer Engineering 2008  \u2013 2010 DA-IICT Bachelor of Technology (B.Tech.),  Computer Engineering 2001  \u2013 2005 North Carolina State University MS,  Computer Engineering 2008  \u2013 2010 North Carolina State University MS,  Computer Engineering 2008  \u2013 2010 North Carolina State University MS,  Computer Engineering 2008  \u2013 2010 DA-IICT Bachelor of Technology (B.Tech.),  Computer Engineering 2001  \u2013 2005 DA-IICT Bachelor of Technology (B.Tech.),  Computer Engineering 2001  \u2013 2005 DA-IICT Bachelor of Technology (B.Tech.),  Computer Engineering 2001  \u2013 2005 ", "Languages English Marathi Hindi English Marathi Hindi English Marathi Hindi Skills C C++ Embedded C Computer Architecture OpenCL GPU GPU Programming Verilog VHDL RTOS uC/OS-II Linux Windows Python CUDA MPI OpenMP See 2+ \u00a0 \u00a0 See less Skills  C C++ Embedded C Computer Architecture OpenCL GPU GPU Programming Verilog VHDL RTOS uC/OS-II Linux Windows Python CUDA MPI OpenMP See 2+ \u00a0 \u00a0 See less C C++ Embedded C Computer Architecture OpenCL GPU GPU Programming Verilog VHDL RTOS uC/OS-II Linux Windows Python CUDA MPI OpenMP See 2+ \u00a0 \u00a0 See less C C++ Embedded C Computer Architecture OpenCL GPU GPU Programming Verilog VHDL RTOS uC/OS-II Linux Windows Python CUDA MPI OpenMP See 2+ \u00a0 \u00a0 See less Education Northeastern University Master of Science (MS),  Electrical and Computer Engineering 2012  \u2013 2014 University of Mumbai Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2008  \u2013 2012 Activities and Societies:\u00a0 Technical Head of IEEE student branch at Fr. Conceicao Rodrigues College of Engineering. Northeastern University Master of Science (MS),  Electrical and Computer Engineering 2012  \u2013 2014 Northeastern University Master of Science (MS),  Electrical and Computer Engineering 2012  \u2013 2014 Northeastern University Master of Science (MS),  Electrical and Computer Engineering 2012  \u2013 2014 University of Mumbai Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2008  \u2013 2012 Activities and Societies:\u00a0 Technical Head of IEEE student branch at Fr. Conceicao Rodrigues College of Engineering. University of Mumbai Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2008  \u2013 2012 Activities and Societies:\u00a0 Technical Head of IEEE student branch at Fr. Conceicao Rodrigues College of Engineering. University of Mumbai Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2008  \u2013 2012 Activities and Societies:\u00a0 Technical Head of IEEE student branch at Fr. Conceicao Rodrigues College of Engineering. ", "Summary Strong experience in design, development, integration and troubleshooting of various embedded real-time software in data communication and telecom systems. Knowledge of hardware components including various SoCs and microcontrollers. Software and hardware integration, systems bring-up and hardware diagnostics. Deep knowledge of Linux operating system including kernel internals. Perfect understanding of networking and network programming. Familiarity with wide range of communication protocols. Experience in object oriented development. Expert in working environment organization. Wide range of technology interests. Fast learning ability. Specialties:Various assemblers (x86, PowerPC, PIC, ARM, AVR, etc), C, C++, Java, SQL, HTML, XML, PHP, Shell scripting, PERL, Python, various embedded systems, UNIX (Linux, FreeBSD, SunOS, Solaris, IRIX), MS Windows (incl. CE and Mobile), MS DOS and clones, Ethernet, Token Ring, TCP/IP, Sockets, Routers, Concentrators, Switches and other network equipment. Summary Strong experience in design, development, integration and troubleshooting of various embedded real-time software in data communication and telecom systems. Knowledge of hardware components including various SoCs and microcontrollers. Software and hardware integration, systems bring-up and hardware diagnostics. Deep knowledge of Linux operating system including kernel internals. Perfect understanding of networking and network programming. Familiarity with wide range of communication protocols. Experience in object oriented development. Expert in working environment organization. Wide range of technology interests. Fast learning ability. Specialties:Various assemblers (x86, PowerPC, PIC, ARM, AVR, etc), C, C++, Java, SQL, HTML, XML, PHP, Shell scripting, PERL, Python, various embedded systems, UNIX (Linux, FreeBSD, SunOS, Solaris, IRIX), MS Windows (incl. CE and Mobile), MS DOS and clones, Ethernet, Token Ring, TCP/IP, Sockets, Routers, Concentrators, Switches and other network equipment. Strong experience in design, development, integration and troubleshooting of various embedded real-time software in data communication and telecom systems. Knowledge of hardware components including various SoCs and microcontrollers. Software and hardware integration, systems bring-up and hardware diagnostics. Deep knowledge of Linux operating system including kernel internals. Perfect understanding of networking and network programming. Familiarity with wide range of communication protocols. Experience in object oriented development. Expert in working environment organization. Wide range of technology interests. Fast learning ability. Specialties:Various assemblers (x86, PowerPC, PIC, ARM, AVR, etc), C, C++, Java, SQL, HTML, XML, PHP, Shell scripting, PERL, Python, various embedded systems, UNIX (Linux, FreeBSD, SunOS, Solaris, IRIX), MS Windows (incl. CE and Mobile), MS DOS and clones, Ethernet, Token Ring, TCP/IP, Sockets, Routers, Concentrators, Switches and other network equipment. Strong experience in design, development, integration and troubleshooting of various embedded real-time software in data communication and telecom systems. Knowledge of hardware components including various SoCs and microcontrollers. Software and hardware integration, systems bring-up and hardware diagnostics. Deep knowledge of Linux operating system including kernel internals. Perfect understanding of networking and network programming. Familiarity with wide range of communication protocols. Experience in object oriented development. Expert in working environment organization. Wide range of technology interests. Fast learning ability. Specialties:Various assemblers (x86, PowerPC, PIC, ARM, AVR, etc), C, C++, Java, SQL, HTML, XML, PHP, Shell scripting, PERL, Python, various embedded systems, UNIX (Linux, FreeBSD, SunOS, Solaris, IRIX), MS Windows (incl. CE and Mobile), MS DOS and clones, Ethernet, Token Ring, TCP/IP, Sockets, Routers, Concentrators, Switches and other network equipment. Experience Performance Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Senior Embedded Software Engineer Trego Ltd. June 2010  \u2013  June 2011  (1 year 1 month) Consulting, implementation and support for various projects. Senior Embedded Software \u0415ngineer Compass-EOS 2009  \u2013  June 2010  (1 year) System programmer. Embedded Linux system development (x86 ComEx). BSP creation. System infrastructure design and implementation. Senior Embedded Software \u0415ngineer Ethos Networks 2006  \u2013  2009  (3 years) System programmer. Embedded Linux system development (PowerPC E500). BSP and middleware development. Control and configuration system implementation. Senior Software \u0415ngineer Qlusters 2003  \u2013  2006  (3 years) System programmer. Linux kernel modules, drivers and extensions implementation. Distributed SSI system and multiplatform network traffic processing and monitoring system development. Senior Software \u0415ngineer Harmonic 2000  \u2013  2003  (3 years) System programmer. Distributed traffic processing system, configuration systems and drivers development (Windows and Linux). Various security systems implementation. RT Software \u0415ngineer SCR Engineers 1998  \u2013  2000  (2 years) RT/system/application programmer. Development of the User Friendly Interface libraries. Project management. Development of various R.T. (real time) systems. Development of various embedded systems (SAB80C166, PIC, etc). System administrator Missing Link 1997  \u2013  1998  (1 year) System administrator. Various systems integration and installation. WAN/LAN creation. Domain, users, policy and security maintainer. Software \u0415ngineer Pixel Multimedia 1995  \u2013  1997  (2 years) Multimedia programmer. Game development. Development of Java applets and applications. Development of various network plug-ins, CGI scripts, databases and Internet/Intranet applications. Performance Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Performance Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Senior Embedded Software Engineer Trego Ltd. June 2010  \u2013  June 2011  (1 year 1 month) Consulting, implementation and support for various projects. Senior Embedded Software Engineer Trego Ltd. June 2010  \u2013  June 2011  (1 year 1 month) Consulting, implementation and support for various projects. Senior Embedded Software \u0415ngineer Compass-EOS 2009  \u2013  June 2010  (1 year) System programmer. Embedded Linux system development (x86 ComEx). BSP creation. System infrastructure design and implementation. Senior Embedded Software \u0415ngineer Compass-EOS 2009  \u2013  June 2010  (1 year) System programmer. Embedded Linux system development (x86 ComEx). BSP creation. System infrastructure design and implementation. Senior Embedded Software \u0415ngineer Ethos Networks 2006  \u2013  2009  (3 years) System programmer. Embedded Linux system development (PowerPC E500). BSP and middleware development. Control and configuration system implementation. Senior Embedded Software \u0415ngineer Ethos Networks 2006  \u2013  2009  (3 years) System programmer. Embedded Linux system development (PowerPC E500). BSP and middleware development. Control and configuration system implementation. Senior Software \u0415ngineer Qlusters 2003  \u2013  2006  (3 years) System programmer. Linux kernel modules, drivers and extensions implementation. Distributed SSI system and multiplatform network traffic processing and monitoring system development. Senior Software \u0415ngineer Qlusters 2003  \u2013  2006  (3 years) System programmer. Linux kernel modules, drivers and extensions implementation. Distributed SSI system and multiplatform network traffic processing and monitoring system development. Senior Software \u0415ngineer Harmonic 2000  \u2013  2003  (3 years) System programmer. Distributed traffic processing system, configuration systems and drivers development (Windows and Linux). Various security systems implementation. Senior Software \u0415ngineer Harmonic 2000  \u2013  2003  (3 years) System programmer. Distributed traffic processing system, configuration systems and drivers development (Windows and Linux). Various security systems implementation. RT Software \u0415ngineer SCR Engineers 1998  \u2013  2000  (2 years) RT/system/application programmer. Development of the User Friendly Interface libraries. Project management. Development of various R.T. (real time) systems. Development of various embedded systems (SAB80C166, PIC, etc). RT Software \u0415ngineer SCR Engineers 1998  \u2013  2000  (2 years) RT/system/application programmer. Development of the User Friendly Interface libraries. Project management. Development of various R.T. (real time) systems. Development of various embedded systems (SAB80C166, PIC, etc). System administrator Missing Link 1997  \u2013  1998  (1 year) System administrator. Various systems integration and installation. WAN/LAN creation. Domain, users, policy and security maintainer. System administrator Missing Link 1997  \u2013  1998  (1 year) System administrator. Various systems integration and installation. WAN/LAN creation. Domain, users, policy and security maintainer. Software \u0415ngineer Pixel Multimedia 1995  \u2013  1997  (2 years) Multimedia programmer. Game development. Development of Java applets and applications. Development of various network plug-ins, CGI scripts, databases and Internet/Intranet applications. Software \u0415ngineer Pixel Multimedia 1995  \u2013  1997  (2 years) Multimedia programmer. Game development. Development of Java applets and applications. Development of various network plug-ins, CGI scripts, databases and Internet/Intranet applications. Languages Russian Native or bilingual proficiency English Full professional proficiency Hebrew Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Full professional proficiency Native or bilingual proficiency Full professional proficiency Full professional proficiency Skills Embedded Systems Linux TCP/IP C ARM Perl Shell Scripting C++ Python PowerPC Java Solaris Ethernet XML FreeBSD Debugging Embedded Software Device Drivers Linux Kernel Embedded Linux Distributed Systems Software Development Kernel SoC Verilog OOP Hardware Architecture VHDL Hardware Multithreading System Architecture Integration Communication Protocols RTOS X86 Processors Object Oriented Design Software Design Firmware Software Engineering ClearCase FPGA Unix Telecommunications Networking Operating Systems SQL Mobile Devices See 33+ \u00a0 \u00a0 See less Skills  Embedded Systems Linux TCP/IP C ARM Perl Shell Scripting C++ Python PowerPC Java Solaris Ethernet XML FreeBSD Debugging Embedded Software Device Drivers Linux Kernel Embedded Linux Distributed Systems Software Development Kernel SoC Verilog OOP Hardware Architecture VHDL Hardware Multithreading System Architecture Integration Communication Protocols RTOS X86 Processors Object Oriented Design Software Design Firmware Software Engineering ClearCase FPGA Unix Telecommunications Networking Operating Systems SQL Mobile Devices See 33+ \u00a0 \u00a0 See less Embedded Systems Linux TCP/IP C ARM Perl Shell Scripting C++ Python PowerPC Java Solaris Ethernet XML FreeBSD Debugging Embedded Software Device Drivers Linux Kernel Embedded Linux Distributed Systems Software Development Kernel SoC Verilog OOP Hardware Architecture VHDL Hardware Multithreading System Architecture Integration Communication Protocols RTOS X86 Processors Object Oriented Design Software Design Firmware Software Engineering ClearCase FPGA Unix Telecommunications Networking Operating Systems SQL Mobile Devices See 33+ \u00a0 \u00a0 See less Embedded Systems Linux TCP/IP C ARM Perl Shell Scripting C++ Python PowerPC Java Solaris Ethernet XML FreeBSD Debugging Embedded Software Device Drivers Linux Kernel Embedded Linux Distributed Systems Software Development Kernel SoC Verilog OOP Hardware Architecture VHDL Hardware Multithreading System Architecture Integration Communication Protocols RTOS X86 Processors Object Oriented Design Software Design Firmware Software Engineering ClearCase FPGA Unix Telecommunications Networking Operating Systems SQL Mobile Devices See 33+ \u00a0 \u00a0 See less ", "Experience Performance Architect Intel Corporation Performance Architect Intel Corporation Performance Architect Intel Corporation Skills ASIC Java ARM Debugging Microarchitecture x86 Assembly Digital Signal... Product Management Functional Verification C C++ Embedded Systems Real-Time Systems Computer Architecture Robotics Digital Video Processors Software Development Performance Analysis Microprocessor Design See 4+ \u00a0 \u00a0 See less Skills  ASIC Java ARM Debugging Microarchitecture x86 Assembly Digital Signal... Product Management Functional Verification C C++ Embedded Systems Real-Time Systems Computer Architecture Robotics Digital Video Processors Software Development Performance Analysis Microprocessor Design See 4+ \u00a0 \u00a0 See less ASIC Java ARM Debugging Microarchitecture x86 Assembly Digital Signal... Product Management Functional Verification C C++ Embedded Systems Real-Time Systems Computer Architecture Robotics Digital Video Processors Software Development Performance Analysis Microprocessor Design See 4+ \u00a0 \u00a0 See less ASIC Java ARM Debugging Microarchitecture x86 Assembly Digital Signal... Product Management Functional Verification C C++ Embedded Systems Real-Time Systems Computer Architecture Robotics Digital Video Processors Software Development Performance Analysis Microprocessor Design See 4+ \u00a0 \u00a0 See less ", "Experience Performance Architect Intel Corporation December 2013  \u2013 Present (1 year 9 months) Santa Clara, CA Performance modeling for Intel's server processors Research Assistant Department of Electrical and Computer Engineering, Louisiana State University August 2008  \u2013  November 2013  (5 years 4 months) Baton Rouge, Louisiana I am doing interesting research in a wide spectrum of topics in the computer architecture area. Within the past few years I have participated in many projects related to heterogeneous architecture exploration, GPU performance and power modeling, and soft-error/hard-error resilient processor design. I'm also familiar with using advanced statistical technique to facilitate the architectural study. Graduate Intern Technical Intel Corporation December 2011  \u2013  June 2012  (7 months) Hillsboro, OR Research Assistant Huazhong University of Science and Technology August 2006  \u2013  June 2008  (1 year 11 months) Wuhan, China Work on Video Surveillance System Development project. The hardware platform is based on a dual-core Davinci DSP chip from Texas Instruments. The video encoding algorithm is AVS. \nResponsible for target-specific algorithm optimization Performance Architect Intel Corporation December 2013  \u2013 Present (1 year 9 months) Santa Clara, CA Performance modeling for Intel's server processors Performance Architect Intel Corporation December 2013  \u2013 Present (1 year 9 months) Santa Clara, CA Performance modeling for Intel's server processors Research Assistant Department of Electrical and Computer Engineering, Louisiana State University August 2008  \u2013  November 2013  (5 years 4 months) Baton Rouge, Louisiana I am doing interesting research in a wide spectrum of topics in the computer architecture area. Within the past few years I have participated in many projects related to heterogeneous architecture exploration, GPU performance and power modeling, and soft-error/hard-error resilient processor design. I'm also familiar with using advanced statistical technique to facilitate the architectural study. Research Assistant Department of Electrical and Computer Engineering, Louisiana State University August 2008  \u2013  November 2013  (5 years 4 months) Baton Rouge, Louisiana I am doing interesting research in a wide spectrum of topics in the computer architecture area. Within the past few years I have participated in many projects related to heterogeneous architecture exploration, GPU performance and power modeling, and soft-error/hard-error resilient processor design. I'm also familiar with using advanced statistical technique to facilitate the architectural study. Graduate Intern Technical Intel Corporation December 2011  \u2013  June 2012  (7 months) Hillsboro, OR Graduate Intern Technical Intel Corporation December 2011  \u2013  June 2012  (7 months) Hillsboro, OR Research Assistant Huazhong University of Science and Technology August 2006  \u2013  June 2008  (1 year 11 months) Wuhan, China Work on Video Surveillance System Development project. The hardware platform is based on a dual-core Davinci DSP chip from Texas Instruments. The video encoding algorithm is AVS. \nResponsible for target-specific algorithm optimization Research Assistant Huazhong University of Science and Technology August 2006  \u2013  June 2008  (1 year 11 months) Wuhan, China Work on Video Surveillance System Development project. The hardware platform is based on a dual-core Davinci DSP chip from Texas Instruments. The video encoding algorithm is AVS. \nResponsible for target-specific algorithm optimization Skills High Performance... Computer Architecture Digital Signal... Algorithms C++ Ubuntu Simulations C GPU architecture OpenCL, CUDA Perl Script Linux Shell Script R statistical Language Parallel Computing Shell Scripting Machine Learning GPU Processors Perl See 4+ \u00a0 \u00a0 See less Skills  High Performance... Computer Architecture Digital Signal... Algorithms C++ Ubuntu Simulations C GPU architecture OpenCL, CUDA Perl Script Linux Shell Script R statistical Language Parallel Computing Shell Scripting Machine Learning GPU Processors Perl See 4+ \u00a0 \u00a0 See less High Performance... Computer Architecture Digital Signal... Algorithms C++ Ubuntu Simulations C GPU architecture OpenCL, CUDA Perl Script Linux Shell Script R statistical Language Parallel Computing Shell Scripting Machine Learning GPU Processors Perl See 4+ \u00a0 \u00a0 See less High Performance... Computer Architecture Digital Signal... Algorithms C++ Ubuntu Simulations C GPU architecture OpenCL, CUDA Perl Script Linux Shell Script R statistical Language Parallel Computing Shell Scripting Machine Learning GPU Processors Perl See 4+ \u00a0 \u00a0 See less Education Louisiana State University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2008  \u2013 2013 Huazhong University of Science and Technology Master,  Electrical Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 Research assistant in National Laboratory for Optoelectronics Huazhong University of Science and Technology Bachelor,  Electronic and Information Engineering 2002  \u2013 2006 Louisiana State University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2008  \u2013 2013 Louisiana State University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2008  \u2013 2013 Louisiana State University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2008  \u2013 2013 Huazhong University of Science and Technology Master,  Electrical Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 Research assistant in National Laboratory for Optoelectronics Huazhong University of Science and Technology Master,  Electrical Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 Research assistant in National Laboratory for Optoelectronics Huazhong University of Science and Technology Master,  Electrical Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 Research assistant in National Laboratory for Optoelectronics Huazhong University of Science and Technology Bachelor,  Electronic and Information Engineering 2002  \u2013 2006 Huazhong University of Science and Technology Bachelor,  Electronic and Information Engineering 2002  \u2013 2006 Huazhong University of Science and Technology Bachelor,  Electronic and Information Engineering 2002  \u2013 2006 Honors & Awards Additional Honors & Awards \u2022\tFlagship Scholarship, Louisiana State University 2008 \u2013 present  \n\u2022\tGraduate Assistantship, Huazhong University of Sci. & Tech. 2006 \u2013 2008  \n\u2022\tExcellent Academic Scholarship, Huazhong University of Sci. & Tech. 2003, 2004 Additional Honors & Awards \u2022\tFlagship Scholarship, Louisiana State University 2008 \u2013 present  \n\u2022\tGraduate Assistantship, Huazhong University of Sci. & Tech. 2006 \u2013 2008  \n\u2022\tExcellent Academic Scholarship, Huazhong University of Sci. & Tech. 2003, 2004 Additional Honors & Awards \u2022\tFlagship Scholarship, Louisiana State University 2008 \u2013 present  \n\u2022\tGraduate Assistantship, Huazhong University of Sci. & Tech. 2006 \u2013 2008  \n\u2022\tExcellent Academic Scholarship, Huazhong University of Sci. & Tech. 2003, 2004 Additional Honors & Awards \u2022\tFlagship Scholarship, Louisiana State University 2008 \u2013 present  \n\u2022\tGraduate Assistantship, Huazhong University of Sci. & Tech. 2006 \u2013 2008  \n\u2022\tExcellent Academic Scholarship, Huazhong University of Sci. & Tech. 2003, 2004 ", "Summary I am broadly interested in computer and network-on-chip architecture with emphasis on healthy runtime operation. My current research spans computer verification, reliability and power-awareness. Summary I am broadly interested in computer and network-on-chip architecture with emphasis on healthy runtime operation. My current research spans computer verification, reliability and power-awareness. I am broadly interested in computer and network-on-chip architecture with emphasis on healthy runtime operation. My current research spans computer verification, reliability and power-awareness. I am broadly interested in computer and network-on-chip architecture with emphasis on healthy runtime operation. My current research spans computer verification, reliability and power-awareness. Experience Performance Architect Intel Corporation January 2015  \u2013 Present (8 months) San Francisco Bay Area Early path-finding and performance analysis of multi-socket server processors. Research Fellow University of Michigan September 2014  \u2013 Present (1 year) Ann Arbor I am leading the research effort in Network-on-Chip and heterogeneous computer design in Prof. Valeria Bertacco\u2019s group PhD Candidate University of Michigan 2009  \u2013 Present (6 years) \uf0b7 Designed schemes to safeguard NoCs against incorrect execution and excess power dissipation at runtime \n\uf0b7 Investigated verification techniques to overcome design flaws in multi-core architectures \n\uf0b7 Developed effective ways to diagnose and overcome reliability threats in on-chip interconnects Graduate Intern Intel Labs May 2012  \u2013  August 2012  (4 months) \uf0b7 Worked on Design Space Exploration (DSE) of upcoming unified on-chip communication architecture \n\uf0b7 Integration of the DSE tool with the performance model enabled rapid functional/performance debugging Research Intern Technical University of Munich May 2008  \u2013  July 2008  (3 months) \uf0b7 Developed a fast and accurate parametric variation tolerant simulation tool for on-chip RC interconnects Performance Architect Intel Corporation January 2015  \u2013 Present (8 months) San Francisco Bay Area Early path-finding and performance analysis of multi-socket server processors. Performance Architect Intel Corporation January 2015  \u2013 Present (8 months) San Francisco Bay Area Early path-finding and performance analysis of multi-socket server processors. Research Fellow University of Michigan September 2014  \u2013 Present (1 year) Ann Arbor I am leading the research effort in Network-on-Chip and heterogeneous computer design in Prof. Valeria Bertacco\u2019s group Research Fellow University of Michigan September 2014  \u2013 Present (1 year) Ann Arbor I am leading the research effort in Network-on-Chip and heterogeneous computer design in Prof. Valeria Bertacco\u2019s group PhD Candidate University of Michigan 2009  \u2013 Present (6 years) \uf0b7 Designed schemes to safeguard NoCs against incorrect execution and excess power dissipation at runtime \n\uf0b7 Investigated verification techniques to overcome design flaws in multi-core architectures \n\uf0b7 Developed effective ways to diagnose and overcome reliability threats in on-chip interconnects PhD Candidate University of Michigan 2009  \u2013 Present (6 years) \uf0b7 Designed schemes to safeguard NoCs against incorrect execution and excess power dissipation at runtime \n\uf0b7 Investigated verification techniques to overcome design flaws in multi-core architectures \n\uf0b7 Developed effective ways to diagnose and overcome reliability threats in on-chip interconnects Graduate Intern Intel Labs May 2012  \u2013  August 2012  (4 months) \uf0b7 Worked on Design Space Exploration (DSE) of upcoming unified on-chip communication architecture \n\uf0b7 Integration of the DSE tool with the performance model enabled rapid functional/performance debugging Graduate Intern Intel Labs May 2012  \u2013  August 2012  (4 months) \uf0b7 Worked on Design Space Exploration (DSE) of upcoming unified on-chip communication architecture \n\uf0b7 Integration of the DSE tool with the performance model enabled rapid functional/performance debugging Research Intern Technical University of Munich May 2008  \u2013  July 2008  (3 months) \uf0b7 Developed a fast and accurate parametric variation tolerant simulation tool for on-chip RC interconnects Research Intern Technical University of Munich May 2008  \u2013  July 2008  (3 months) \uf0b7 Developed a fast and accurate parametric variation tolerant simulation tool for on-chip RC interconnects Languages English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills LaTeX Simulations Algorithms Python Research C++ C Java Shell Scripting MIPS Assembly Verilog SystemC TLM2.0 Digital Circuit Design Digital Circuit... FPGA See 1+ \u00a0 \u00a0 See less Skills  LaTeX Simulations Algorithms Python Research C++ C Java Shell Scripting MIPS Assembly Verilog SystemC TLM2.0 Digital Circuit Design Digital Circuit... FPGA See 1+ \u00a0 \u00a0 See less LaTeX Simulations Algorithms Python Research C++ C Java Shell Scripting MIPS Assembly Verilog SystemC TLM2.0 Digital Circuit Design Digital Circuit... FPGA See 1+ \u00a0 \u00a0 See less LaTeX Simulations Algorithms Python Research C++ C Java Shell Scripting MIPS Assembly Verilog SystemC TLM2.0 Digital Circuit Design Digital Circuit... FPGA See 1+ \u00a0 \u00a0 See less Education University of Michigan Doctor of Philosophy (PhD),  Computer Science and Engineering , 3.91/4 2009  \u2013 2014 Administrator of ACAL reading group for the academic year 2012-2013. Activities and Societies:\u00a0 Advanced Computer Architecture Lab (ACAL) Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Electrical Engineering , 9.19/10 2008  \u2013 2009 Specialization in Microelectronics and VLSI Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical Engineering , 9.19/10 2004  \u2013 2008 Activities and Societies:\u00a0 Microprocessor Design Laboratory University of Michigan Doctor of Philosophy (PhD),  Computer Science and Engineering , 3.91/4 2009  \u2013 2014 Administrator of ACAL reading group for the academic year 2012-2013. Activities and Societies:\u00a0 Advanced Computer Architecture Lab (ACAL) University of Michigan Doctor of Philosophy (PhD),  Computer Science and Engineering , 3.91/4 2009  \u2013 2014 Administrator of ACAL reading group for the academic year 2012-2013. Activities and Societies:\u00a0 Advanced Computer Architecture Lab (ACAL) University of Michigan Doctor of Philosophy (PhD),  Computer Science and Engineering , 3.91/4 2009  \u2013 2014 Administrator of ACAL reading group for the academic year 2012-2013. Activities and Societies:\u00a0 Advanced Computer Architecture Lab (ACAL) Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Electrical Engineering , 9.19/10 2008  \u2013 2009 Specialization in Microelectronics and VLSI Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Electrical Engineering , 9.19/10 2008  \u2013 2009 Specialization in Microelectronics and VLSI Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Electrical Engineering , 9.19/10 2008  \u2013 2009 Specialization in Microelectronics and VLSI Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical Engineering , 9.19/10 2004  \u2013 2008 Activities and Societies:\u00a0 Microprocessor Design Laboratory Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical Engineering , 9.19/10 2004  \u2013 2008 Activities and Societies:\u00a0 Microprocessor Design Laboratory Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical Engineering , 9.19/10 2004  \u2013 2008 Activities and Societies:\u00a0 Microprocessor Design Laboratory Honors & Awards EECS Department Graduate Fellowship University of Michigan September 2009 Awarded to promising incoming graduate students to support the first year of PhD. Institute Silver Medal Indian Institute of Technology Kharagpur June 2009 Awarded to the student with the highest GPA in Electrical Engineering at the time of graduation. NGM Cash Award Indian Institute of Technology Kharagpur June 2008 Awarded to the student with the best bachelor thesis in Electrical Engineering. GSM Endowment Scholarship Indian Institute of Technology Kharagpur June 2007 Awarded to the student with the highest GPA in the institute at the end of 6 semesters. EECS Department Graduate Fellowship University of Michigan September 2009 Awarded to promising incoming graduate students to support the first year of PhD. EECS Department Graduate Fellowship University of Michigan September 2009 Awarded to promising incoming graduate students to support the first year of PhD. EECS Department Graduate Fellowship University of Michigan September 2009 Awarded to promising incoming graduate students to support the first year of PhD. Institute Silver Medal Indian Institute of Technology Kharagpur June 2009 Awarded to the student with the highest GPA in Electrical Engineering at the time of graduation. Institute Silver Medal Indian Institute of Technology Kharagpur June 2009 Awarded to the student with the highest GPA in Electrical Engineering at the time of graduation. Institute Silver Medal Indian Institute of Technology Kharagpur June 2009 Awarded to the student with the highest GPA in Electrical Engineering at the time of graduation. NGM Cash Award Indian Institute of Technology Kharagpur June 2008 Awarded to the student with the best bachelor thesis in Electrical Engineering. NGM Cash Award Indian Institute of Technology Kharagpur June 2008 Awarded to the student with the best bachelor thesis in Electrical Engineering. NGM Cash Award Indian Institute of Technology Kharagpur June 2008 Awarded to the student with the best bachelor thesis in Electrical Engineering. GSM Endowment Scholarship Indian Institute of Technology Kharagpur June 2007 Awarded to the student with the highest GPA in the institute at the end of 6 semesters. GSM Endowment Scholarship Indian Institute of Technology Kharagpur June 2007 Awarded to the student with the highest GPA in the institute at the end of 6 semesters. GSM Endowment Scholarship Indian Institute of Technology Kharagpur June 2007 Awarded to the student with the highest GPA in the institute at the end of 6 semesters. ", "Experience Platform Performance Architect Intel Corporation February 2015  \u2013 Present (7 months) Portland, Oregon Area Graduate Research Assistant Duke University September 2010  \u2013  December 2014  (4 years 4 months) Graduate Technical Intern Intel Corporation June 2014  \u2013  November 2014  (6 months) Portland, Oregon Area Graduate Research Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Bengaluru Area, India Graduate Technical Intern Intel Corporation June 2012  \u2013  August 2012  (3 months) Santa Clara, California Graduate Technical Intern Intel Corporation June 2011  \u2013  November 2011  (6 months) Santa Clara, California I was responsible for fault coverage analysis on a number of circuit blocks, identifying and root-causing coverage holes, implementing DFT changes and measuring and reporting coverage improvement and documenting the changes for design implementation. Software Design Engineer Microsoft June 2008  \u2013  July 2010  (2 years 2 months) I was a part of team in Microsoft India Development Center responsible for end to end design and development of enterprise solution product Microsoft Biztalk Server. BizTalk Server enables developers in creating solutions for integrating heterogeneous systems across and inside organizations. With a nice UI experience developers can write business logic graphically without having to bother himself about what is happening in the background. I own design and implementation of BizTalk setup which includes installing and some intial configuration steps. I was also responsible for ensuring a hassle free upgrade of BizTalk across its multiple releases. I was involved in shipping Microsoft BizTalk Adapter Pack v2.0 and Microsoft BizTalk Server 2006 R2 SP1 and worked towards a release of Microsoft BizTalk Server 2010. Software Engineer (Intern) Ittiam Systems May 2006  \u2013  June 2006  (2 months) Platform Performance Architect Intel Corporation February 2015  \u2013 Present (7 months) Portland, Oregon Area Platform Performance Architect Intel Corporation February 2015  \u2013 Present (7 months) Portland, Oregon Area Graduate Research Assistant Duke University September 2010  \u2013  December 2014  (4 years 4 months) Graduate Research Assistant Duke University September 2010  \u2013  December 2014  (4 years 4 months) Graduate Technical Intern Intel Corporation June 2014  \u2013  November 2014  (6 months) Portland, Oregon Area Graduate Technical Intern Intel Corporation June 2014  \u2013  November 2014  (6 months) Portland, Oregon Area Graduate Research Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Bengaluru Area, India Graduate Research Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Bengaluru Area, India Graduate Technical Intern Intel Corporation June 2012  \u2013  August 2012  (3 months) Santa Clara, California Graduate Technical Intern Intel Corporation June 2012  \u2013  August 2012  (3 months) Santa Clara, California Graduate Technical Intern Intel Corporation June 2011  \u2013  November 2011  (6 months) Santa Clara, California I was responsible for fault coverage analysis on a number of circuit blocks, identifying and root-causing coverage holes, implementing DFT changes and measuring and reporting coverage improvement and documenting the changes for design implementation. Graduate Technical Intern Intel Corporation June 2011  \u2013  November 2011  (6 months) Santa Clara, California I was responsible for fault coverage analysis on a number of circuit blocks, identifying and root-causing coverage holes, implementing DFT changes and measuring and reporting coverage improvement and documenting the changes for design implementation. Software Design Engineer Microsoft June 2008  \u2013  July 2010  (2 years 2 months) I was a part of team in Microsoft India Development Center responsible for end to end design and development of enterprise solution product Microsoft Biztalk Server. BizTalk Server enables developers in creating solutions for integrating heterogeneous systems across and inside organizations. With a nice UI experience developers can write business logic graphically without having to bother himself about what is happening in the background. I own design and implementation of BizTalk setup which includes installing and some intial configuration steps. I was also responsible for ensuring a hassle free upgrade of BizTalk across its multiple releases. I was involved in shipping Microsoft BizTalk Adapter Pack v2.0 and Microsoft BizTalk Server 2006 R2 SP1 and worked towards a release of Microsoft BizTalk Server 2010. Software Design Engineer Microsoft June 2008  \u2013  July 2010  (2 years 2 months) I was a part of team in Microsoft India Development Center responsible for end to end design and development of enterprise solution product Microsoft Biztalk Server. BizTalk Server enables developers in creating solutions for integrating heterogeneous systems across and inside organizations. With a nice UI experience developers can write business logic graphically without having to bother himself about what is happening in the background. I own design and implementation of BizTalk setup which includes installing and some intial configuration steps. I was also responsible for ensuring a hassle free upgrade of BizTalk across its multiple releases. I was involved in shipping Microsoft BizTalk Adapter Pack v2.0 and Microsoft BizTalk Server 2006 R2 SP1 and worked towards a release of Microsoft BizTalk Server 2010. Software Engineer (Intern) Ittiam Systems May 2006  \u2013  June 2006  (2 months) Software Engineer (Intern) Ittiam Systems May 2006  \u2013  June 2006  (2 months) Skills Programming Problem Solving Critical Thinking Skills  Programming Problem Solving Critical Thinking Programming Problem Solving Critical Thinking Programming Problem Solving Critical Thinking Education Duke University PhD,  Electrical and Computer Engineering 2010  \u2013 2014 Indian Institute of Technology, Kharagpur B.Tech & M.Tech,  Computer Science ,  Computer Engineering 2003  \u2013 2008 Activities and Societies:\u00a0 Hindi Technology Dramatics Society (HTDS)\nDramatics Team ,  Choreography Team Duke University PhD,  Electrical and Computer Engineering 2010  \u2013 2014 Duke University PhD,  Electrical and Computer Engineering 2010  \u2013 2014 Duke University PhD,  Electrical and Computer Engineering 2010  \u2013 2014 Indian Institute of Technology, Kharagpur B.Tech & M.Tech,  Computer Science ,  Computer Engineering 2003  \u2013 2008 Activities and Societies:\u00a0 Hindi Technology Dramatics Society (HTDS)\nDramatics Team ,  Choreography Team Indian Institute of Technology, Kharagpur B.Tech & M.Tech,  Computer Science ,  Computer Engineering 2003  \u2013 2008 Activities and Societies:\u00a0 Hindi Technology Dramatics Society (HTDS)\nDramatics Team ,  Choreography Team Indian Institute of Technology, Kharagpur B.Tech & M.Tech,  Computer Science ,  Computer Engineering 2003  \u2013 2008 Activities and Societies:\u00a0 Hindi Technology Dramatics Society (HTDS)\nDramatics Team ,  Choreography Team "]}