<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Modules" />
<meta name="abstract" content="V2LVS supports modules and macro modules. Both are mapped directly into SPICE subcircuits having no exceptions. If a particular module name is declared more than once, the first declaration is used and subsequent declarations are ignored after a warning is issued." />
<meta name="description" content="V2LVS supports modules and macro modules. Both are mapped directly into SPICE subcircuits having no exceptions. If a particular module name is declared more than once, the first declaration is used and subsequent declarations are ignored after a warning is issued." />
<meta name="DC.subject" content="V2LVS, library files, Library files (V2LVS), Verilog, modules" />
<meta name="keywords" content="V2LVS, library files, Library files (V2LVS), Verilog, modules" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id3f291074-f1a1-40b5-bf3b-9ee4d0ca5b33" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Modules</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Modules" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id3f291074-f1a1-40b5-bf3b-9ee4d0ca5b33">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Modules</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">V2LVS
supports modules and macro modules. Both are mapped directly into
SPICE subcircuits having no exceptions. If a particular module name
is declared more than once, the first declaration is used and subsequent
declarations are ignored after a warning is issued.</span>
</div>
<p class="p">The list of ports to a module
may be represented as simple named identifiers (portnameA, portnameB).
When declared this way, they may be called via named connections in
a module instance. </p>
<p class="p">Any defparam (default parameter) declarations
are ignored.</p>
<div class="fig fignone ExampleTitle" id="id3f291074-f1a1-40b5-bf3b-9ee4d0ca5b33__ida8f86a94-512e-4ce8-9c90-157b9bc29685"><span class="figcap"><span class="fig--title-label">Example 1. </span>Simple Verilog Module Translation
to SPICE Subcircuit</span></div>
<p class="p">In this example, the top level module
B creates an instantiation of module A called inst1. Module B passes
in the arguments w1, w2, and w3:</p>
<pre class="pre codeblock leveled"><code>module A ( in1, in2, out3 ); 
input in1, in2; 
output out3; 
endmodule 

module B (); 
wire w1, w2, w3; 
A inst1( .in1(w1), .in2(w2), .out3(w3) ); 
endmodule </code></pre><p class="p">and is translated into this SPICE subcircuit:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT A in1 in2 out3 
.ENDS 

.SUBCKT B 
Xinst1 A $PINS in1=w1 in2=w2 out3=w3 
.ENDS </code></pre><p class="p">The list of ports to a module may also
be represented using explicit external names.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_NamedPortDeclarationsInVerilogModule_idbbfb636f.html" title="Ports declared in Verilog modules are translated to subcircuit ports.">Named Port Declarations in a Verilog Module</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_PortSelectionBitSelectionArrayMapping_id1a1a2404.html" title="Port and bit selections in port references are supported. In this example, module AA uses a port selection [2:3] on the input array TH and a bit selection [4] on the input array UH. SH is a simple array that is used intact as an output array.">Port Selection, Bit Selection, and Array Mapping</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_UndefinedModules_idc31c42bc.html" title="By default, V2LVS processes undefined modules by attempting to translate them into correct SPICE instances. The tool processes all placements of the undefined module and makes an assumption about port widths from the context of the placements. The assumption is used when writing the SPICE output. ">Undefined Modules</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_UserDefinedPrimitives_idb646b032.html" title="UDP Declarations are treated the same way as behavioral Module declarations; they are used to specify the calling interface of the underlying module. UDPs are ignored in translation (with a warning), but they can be called from other modules. ">User-Defined Primitives</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ModuleInstantiations_id02b87444.html" title="Ranges of modules are not supported (that is, A an_A[0:1] ( a, b, c );). If a range is encountered on a module instance, a warning is issued and the instance is skipped in translating the module.">Module Instantiations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_CallConventions_id69b7006c.html" title="V2LVS uses calling conventions for modules that have arrays in their port interface.">Call Conventions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_BitExpressions_idac38e250.html" title="Bit expressions are supported by V2LVS. Special bit values of x and z are not supported and cause termination of the run. ">Bit Expressions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_UnnamedConcatenationExpressionsInDeclarations_id8632796f.html" title="For the case of unnamed concatenation expressions in declarations, ports are unnamed and can only be connected by positional calls.">Unnamed Concatenation Expressions in Declarations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_UnconnectedPins_ide73c483c.html" title="Unconnected pins are uncalled. Instantiations that leave pins uncalled in Verilog do not appear in the output. Calibre nmLVS handles these unconnected pins appropriately. ">Unconnected Pins</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Modules"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_Modules_id3f291074.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>