--- all_registers default (latches + flops) ---
total registers: 3
  latch1
  latch2
  reg1
--- all_registers -cells ---
register cells: 3
  latch1
  latch2
  reg1
--- all_registers -level_sensitive ---
level-sensitive: 2
  latch1
  latch2
--- all_registers -edge_triggered ---
edge-triggered: 1
  reg1
--- all_registers -data_pins ---
data pins: 3
  latch1/D
  latch2/D
  reg1/D
--- all_registers -clock_pins ---
clock pins: 3
  latch1/G
  latch2/G
  reg1/CK
--- all_registers -output_pins ---
output pins: 4
  latch1/Q
  latch2/Q
  reg1/Q
  reg1/QN
--- all_registers -async_pins ---
async pins: 0
--- all_registers -clock clk -cells ---
cells on clk: 3
  latch1
  latch2
  reg1
--- all_registers -clock clk -level_sensitive ---
level-sensitive on clk: 2
  latch1
  latch2
--- all_registers -clock clk -edge_triggered ---
edge-triggered on clk: 1
  reg1
--- all_registers -clock clk -data_pins ---
data pins on clk: 3
--- all_registers -clock clk -clock_pins ---
clock pins on clk: 3
--- all_registers -clock clk -output_pins ---
output pins on clk: 4
--- all_registers -rise_clock ---
rise clk cells: 3
--- all_registers -fall_clock ---
fall clk cells: 0
--- sim: constant propagation ---
in1=0: and1/A1=0
and1/ZN=0
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


in1=1: and1/A1=1
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.05    1.05   time given to startpoint
   0.00    1.05 v latch1/D (DLH_X1)
   0.06    1.11 v latch1/Q (DLH_X1)
   0.00    1.11 v latch2/D (DLH_X1)
           1.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   1.11    1.11   time borrowed from endpoint
           1.11   data required time
---------------------------------------------------------
           1.11   data required time
          -1.11   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      1.11
--------------------------------------------


Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


--- sim: both inputs zero ---
in1=0,in2=0: and1/ZN=0
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


--- sim: both inputs one ---
in1=1,in2=1: and1/ZN=1
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


--- set_logic_zero ---
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


--- set_logic_one ---
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


--- report_constant ---
in1 0 logic=0
VDD X
VSS X
A1 0
A2 1
ZN 0
VDD X
VSS X
A 0
Z 0
--- slow_drivers ---
slow drivers: 5
--- latch timing ---
No paths found.
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


Startpoint: latch2 (positive level-sensitive latch clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.06    0.06   time given to startpoint
   0.00    0.06 v latch2/D (DLH_X1)
   0.06    0.11 v latch2/Q (DLH_X1)
   0.02    0.14 v buf2/Z (BUF_X1)
   0.00    0.14 v out1 (out)
           0.14   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
---------------------------------------------------------
           8.00   data required time
          -0.14   data arrival time
---------------------------------------------------------
           7.86   slack (MET)


--- report_checks -format full_clock_expanded ---
Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: latch2 (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.06    0.06 v latch1/Q (DLH_X1)
   0.00    0.06 v latch2/D (DLH_X1)
           0.06   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ latch2/G (DLH_X1)
   0.06    0.06   time borrowed from endpoint
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                         5.00
library setup time                     -0.05
--------------------------------------------
max time borrow                         4.95
actual time borrow                      0.06
--------------------------------------------


Startpoint: latch1 (positive level-sensitive latch clocked by clk)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latch1/G (DLH_X1)
   0.05    0.05 ^ latch1/Q (DLH_X1)
   0.00    0.05 ^ reg1/D (DFF_X1)
           0.05   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ reg1/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.05   data arrival time
---------------------------------------------------------
           0.05   slack (MET)


