# ESP-IDF Configuration Guide

This document summarizes all configuration options required for your ESP32‚ÄëS3 test series (Hello World ‚Üí PSRAM ‚Üí SDMMC ‚Üí Deep Sleep ‚Üí Diagnostics).  
It explains what each setting does and where to find it inside **idf.py menuconfig**.

---

## üîß 1. Set the Correct Target (CRITICAL)

Before configuring anything, run:

```
idf.py set-target esp32s3
```

Or in VS Code:  
**F1 ‚Üí IDF: ESP Set Espressif Device Target ‚Üí esp32s3**

---

## üî• 2. Flash Configuration (Serial Flasher Config)

**Menu:**  
`Serial flasher config`

Set:

- **Flash size ‚Üí 16 MB**
- **Flash frequency ‚Üí 80 MHz**
- **SPI mode ‚Üí DIO**

Resulting config flags:

```
CONFIG_ESPTOOLPY_FLASHSIZE_16MB=y
CONFIG_ESPTOOLPY_FLASHFREQ_80M=y
CONFIG_ESPTOOLPY_FLASHMODE_DIO=y
```

---

## üß† 3. PSRAM in Octal Mode

**Menu:**  
`Component config ‚Üí ESP PSRAM`

Enable:

- Support for external SPI‚Äëconnected RAM
- Mode ‚Üí **Octal Mode PSRAM**
- Set RAM clock speed ‚Üí **80 MHz**
- Maximum malloc() internal size ‚Üí **16384 bytes**

Relevant flags:

```
CONFIG_SPIRAM=y
CONFIG_SPIRAM_MODE_OCT=y
CONFIG_SPIRAM_SPEED_80M=y
CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=16384
```

---

## üñ•Ô∏è 4. Console Output via USB (No UART pins used)

**Menu:**  
`Component config ‚Üí ESP‚ÄëSTDIO ‚Üí Channel for console output`

Set:

- **USB Serial/JTAG Controller**

Flags:

```
CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG=y
CONFIG_ESP_CONSOLE_UART_DEFAULT=n
```

This enables:
- Console over USB (UART pins 43/44 freed)
- JTAG debugging
- No serial adapter required

---

## üìú 5. Logging Configuration

**Menu:**  
`Component config ‚Üí Log`

Set:

- Default log verbosity ‚Üí **Info**

```
CONFIG_LOG_DEFAULT_LEVEL_INFO=y
CONFIG_BOOTLOADER_LOG_LEVEL_INFO=y
```

---

## üì¶ 6. Custom Partition Table

**Menu:**  
`Partition Table ‚Üí Partition Table ‚Üí Custom partition table CSV`

Set:

- Custom partition file name, e.g. `partitions.csv`

```
CONFIG_PARTITION_TABLE_CUSTOM=y
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
```

Your CSV must exist in the project folder.

---

## üíæ 7. SD Card (SDMMC) Configuration

### Hardware Lines Used (T-SIM7080G-S3)
- **CLK ‚Üí GPIO 38**
- **CMD ‚Üí GPIO 39**
- **D0  ‚Üí GPIO 40**
- 1‚Äëbit mode only.

### Software Settings

`slot_config.width = 1;`  
`slot_config.clk = GPIO_NUM_38;`  
`slot_config.cmd = GPIO_NUM_39;`  
`slot_config.d0  = GPIO_NUM_40;`

FATFS recommended options:

```
CONFIG_FATFS_VOLUME_COUNT=2
CONFIG_FATFS_SECTOR_4096=y
CONFIG_FATFS_ALLOC_PREFER_EXTRAM=y
```

---

## üõå 8. Deep Sleep Config

**Menu:**  
`Component config ‚Üí ESP System Settings ‚Üí Sleep`

Recommended:

```
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
CONFIG_PM_SLP_IRAM_OPT=y
CONFIG_PM_SLEEP_FUNC_IN_IRAM=y
```

---

## ‚ö° 9. CPU Frequency

**Menu:**  
`Component config ‚Üí ESP System Settings ‚Üí Default CPU freq`

Set to:

```
CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160=y
```

---

## üß™ 10. Complete Checklist Before Running Diagnostics

| Feature | Required Setting |
|--------|------------------|
| Target | esp32s3 |
| Flash | 16MB / 80MHz / DIO |
| PSRAM | Octal Mode @ 80MHz |
| Console | USB Serial/JTAG |
| Logging | Info |
| Partitions | Custom CSV |
| SDMMC | 1‚Äëbit, pins 38/39/40 |
| Deep sleep | Timer + IRAM settings |
| CPU | 160 MHz |
| PSRAM malloc | Enabled |

This set is **stable, proven, and validated** across all example tests.

---

