# This is the file that contains your testbench module
TARGET := uart_tb.sv

# Sources of the design under testing
VSOURCE := uart_top.sv

VCS = vcs -l vcs.log -sverilog -debug_all
SIMV = ./simv -l simv.log

default:        simv

simv:           ${VSOURCE} ${TARGET}
		${VCS} ${VSOURCE} ${TARGET}

run:            simv
		${SIMV}

clean:
		rm -r -f simv.daidir csrc
		rm -f *~ *.log *.vcd simv ucli.key
