{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522933748139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "full_alu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"full_alu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522933748146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522933748168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522933748168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522933748213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522933748222 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522933748498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522933748498 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522933748498 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522933748498 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522933748500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522933748500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522933748500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522933748500 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522933748551 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522933748551 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522933748667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full_alu.sdc " "Synopsys Design Constraints File file not found: 'full_alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522933748668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522933748668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~24  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~26  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~28  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~30  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w\[0\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~50  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~52  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout " "Cell: proc0\|datapath0\|alu0\|w~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|alu0\|w~57  from: datad  to: combout " "Cell: proc0\|datapath0\|alu0\|w~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[4\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[5\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[6\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout " "Cell: proc0\|datapath0\|mux_immed\[7\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~148  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~149  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~150  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~151  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~152  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~153  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~154  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~155  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~156  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~157  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~158  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~159  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~160  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~161  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~162  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~163  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~164  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~165  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~166  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~167  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~168  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~169  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~170  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~171  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~172  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~173  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~174  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~175  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~176  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~177  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~178  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~179  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~180  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~181  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~182  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~183  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~184  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~185  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~186  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~187  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~188  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~189  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~190  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~191  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~192  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~193  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~194  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~195  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~196  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~197  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~197  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~198  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~199  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~200  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~201  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~202  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~203  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~204  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~205  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~206  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~207  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~207  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~208  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~210  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~211  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~212  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~213  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~215  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~216  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~217  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~218  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~219  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~220  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~221  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~222  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~222  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~223  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~224  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: dataa  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~225  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datac  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~226  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|datapath0\|regfile0\|regs~227  from: datad  to: combout " "Cell: proc0\|datapath0\|regfile0\|regs~227  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|addr_a\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: datab  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|func\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datac  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed\[15\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|immed_x2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: datad  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|op~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: dataa  to: combout " "Cell: proc0\|unidad_control0\|control_l0\|word_byte~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522933748681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522933748681 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522933748691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.RD_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748722 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522933748722 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_proc  " "Automatically promoted node clk_proc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[3\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[3\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[4\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[4\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[5\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[5\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[6\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[6\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[7\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[7\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[8\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[8\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[9\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[9\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[10\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[10\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[11\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[11\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|bus_ir\[13\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|bus_ir\[13\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|bus_ir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1522933748723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522933748723 ""}  } { { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_proc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|state.BRANCH_ST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.RD_ST~0 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.RD_ST~0" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|next_state.RD_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.WR_ST~3 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|next_state.WR_ST~3" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|next_state.WR_ST~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\]~17  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36 " "Destination node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36" {  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1  " "Automatically promoted node MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_UB_N~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748724 ""}  } { { "../ProcesadorMulticicleMemoria/SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[9\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node SW\[9\] (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[1\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[1\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[2\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[2\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[3\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[3\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[4\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[4\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[5\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[5\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[6\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[6\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[7\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[7\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[8\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[8\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[9\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[9\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:proc0\|unidad_control:unidad_control0\|new_pc\[10\] " "Destination node proc:proc0\|unidad_control:unidad_control0\|new_pc\[10\]" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:proc0|unidad_control:unidad_control0|new_pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522933748725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1522933748725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522933748725 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "../ProcesadorMulticicleMemoria/sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522933748725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522933748814 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522933748814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522933748815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522933748816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522933748817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522933748817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522933748817 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522933748818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522933748818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522933748819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522933748819 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 0 23 16 " "Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 0 input, 23 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522933748820 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522933748820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522933748820 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522933748821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522933748821 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522933748821 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522933748836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522933749266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522933749440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522933749448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522933750967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522933750967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522933751081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522933752421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522933752421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522933754592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522933754593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522933754593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522933754608 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522933754610 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522933754622 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522933754622 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522933754731 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522933754773 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522933754878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522933755066 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522933755120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/output_files/full_alu.fit.smsg " "Generated suppressed messages file C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleAlu/output_files/full_alu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522933755205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522933755366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:09:15 2018 " "Processing ended: Thu Apr 05 16:09:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522933755366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522933755366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522933755366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522933755366 ""}
