Warning (10268): Verilog HDL information at OutputPort.sv(30): always construct contains both blocking and non-blocking assignments File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab2/CPU/src/OutputPort.sv Line: 30
