# do sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SineRom
# -- Compiling architecture rtl of SineRom
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity SineRomMem
# -- Compiling architecture SYN of sinerommem
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Freq2Steps
# -- Compiling architecture rtl of Freq2Steps
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Freq2StepsMult
# -- Compiling architecture SYN of freq2stepsmult
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SineRom_tb
# -- Compiling architecture arch of SineRom_tb
# ** Warning: [4] ../src/SineRom_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] ../src/SineRom_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# vsim -novopt SineRom_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sinerom_tb(arch)
# Loading work.sinerom(rtl)
# Loading work.freq2steps(rtl)
# Loading work.freq2stepsmult(syn)
# Loading ieee.std_logic_arith(body)
# Loading lpm.lpm_components
# Loading lpm.lpm_hint_evaluation(body)
# Loading lpm.lpm_mult(lpm_syn)
# Loading altera_mf.altera_mf_components
# Loading work.sinerommem(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: zxc5408  Hostname: ECTET-1360-07  ProcessID: 10900
# 
#           Attempting to use alternate WLF file "./wlftcxd5v6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftcxd5v6
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sinerom_tb/uut/Freq2Steps_inst/Freq2StepsMult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sinerom_tb/uut/Freq2Steps_inst/Freq2StepsMult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sinerom_tb/uut/Freq2Steps_inst/Freq2StepsMult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /sinerom_tb/uut/Freq2Steps_inst/Freq2StepsMult_inst/lpm_mult_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /sinerom_tb/uut/Freq2Steps_inst/Freq2StepsMult_inst/lpm_mult_component
run
