// Seed: 3783644726
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3
    , id_10,
    input logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7
    , id_11,
    input id_8,
    input logic id_9
);
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11
);
  assign id_7 = 1;
  logic id_12 = 1;
  type_17(
      1, id_5
  );
endmodule
