0.7
2020.2
Oct 13 2023
20:21:30
/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.srcs/sim_1/new/tb_alu_4bit.sv,1712138281,systemVerilog,,,,tb_alu_4bit,,uvm,,,,,,
/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.srcs/sources_1/new/alu_4bitt.sv,1712137833,systemVerilog,/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.srcs/sim_1/new/tb_alu_4bit.sv,/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.srcs/sim_1/new/tb_alu_4bit.sv,,$unit_alu_4bitt_sv_2519106264;alu_4bitt,,uvm,,,,,,
