C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CF.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CF

Top level modules:
	CF

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/CX2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CX2

Top level modules:
	CX2

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/c_ele/cx2/sin_sim/C.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module C

Top level modules:
	C

} {} {}}
