<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/laur/lucru/cn/riscv/rvsoc-site-japan/rvsoc_src_ver053/src/rlsoc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 23 16:11:47 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24602</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11568</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>209</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>46</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>core0/p/decomp0/n636_45</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_s36/F </td>
</tr>
<tr>
<td>core1/p/decomp0/n636_45</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_s36/F </td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>pll_nes/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>23.148</td>
<td>4.630</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>pll_nes/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>pll_nes/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>pll_nes/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>61.959(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK!</h4>
<h4>No timing paths to get frequency of core0/p/decomp0/n636_45!</h4>
<h4>No timing paths to get frequency of core1/p/decomp0/n636_45!</h4>
<h4>No timing paths to get frequency of pll_nes/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_nes/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_nes/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core0/p/decomp0/n636_45</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core0/p/decomp0/n636_45</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core1/p/decomp0/n636_45</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>core1/p/decomp0/n636_45</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_nes/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.862</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_23_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>8.132</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.357</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_14_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.628</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.228</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_2_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.075</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_25_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.070</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_18_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.948</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_14_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.913</td>
<td>ba/r_bus_dram_odata1_10_s0/Q</td>
<td>core1/p/decomp0/r_iw_22_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.900</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_0_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.900</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_1_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.893</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_31_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.163</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.819</td>
<td>ba/r_bus_dram_odata1_5_s0/Q</td>
<td>core1/p/decomp0/r_iw_18_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>7.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.740</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_25_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.661</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_4_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.659</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_13_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.240</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.633</td>
<td>ba/r_bus_dram_odata1_5_s0/Q</td>
<td>core1/p/decomp0/r_iw_8_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>6.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.607</td>
<td>ba/r_bus_dram_odata1_10_s0/Q</td>
<td>core1/p/decomp0/r_iw_20_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>6.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.555</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_24_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.136</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.533</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_12_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>6.803</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.497</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_19_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.478</td>
<td>ba/r_bus_dram_odata1_15_s0/Q</td>
<td>core1/p/decomp0/r_iw_29_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.845</td>
<td>6.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.421</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_28_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>7.001</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.417</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_16_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>6.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.388</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_17_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>6.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.367</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_21_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>6.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.364</td>
<td>core0/p/r_ir16_v_s0/Q</td>
<td>core0/p/decomp0/r_iw_20_s0/D</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>0.185</td>
<td>0.534</td>
<td>6.945</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.506</td>
<td>core1/p/decomp0/r_iw_30_s0/Q</td>
<td>core1/p/r_ir_30_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.453</td>
<td>core1/p/decomp0/r_iw_28_s0/Q</td>
<td>core1/p/r_ir_28_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.448</td>
<td>core1/p/decomp0/r_iw_27_s0/Q</td>
<td>core1/p/r_ir_27_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.399</td>
<td>core1/p/decomp0/r_iw_7_s0/Q</td>
<td>core1/p/r_ir_7_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.394</td>
<td>core1/p/decomp0/r_iw_19_s0/Q</td>
<td>core1/p/r_ir_19_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.387</td>
<td>core1/p/decomp0/r_iw_1_s0/Q</td>
<td>core1/p/r_ir_1_s6/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.379</td>
<td>core1/p/decomp0/r_iw_11_s0/Q</td>
<td>core1/p/r_ir_11_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.377</td>
<td>core1/p/decomp0/r_iw_29_s0/Q</td>
<td>core1/p/r_ir_29_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.374</td>
<td>core1/p/decomp0/r_iw_10_s0/Q</td>
<td>core1/p/r_ir_10_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.374</td>
<td>core1/p/decomp0/r_iw_18_s0/Q</td>
<td>core1/p/r_ir_18_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.370</td>
<td>core1/p/decomp0/r_iw_0_s0/Q</td>
<td>core1/p/r_ir_0_s6/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.366</td>
<td>core1/p/decomp0/r_iw_15_s0/Q</td>
<td>core1/p/r_ir_15_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.308</td>
<td>core1/p/decomp0/r_iw_25_s0/Q</td>
<td>core1/p/r_ir_25_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.308</td>
<td>core1/p/decomp0/r_iw_31_s0/Q</td>
<td>core1/p/r_ir_31_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.254</td>
<td>core1/p/decomp0/r_iw_12_s0/Q</td>
<td>core1/p/r_ir_12_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.806</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.243</td>
<td>core1/p/decomp0/r_iw_3_s0/Q</td>
<td>core1/p/r_ir_3_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.234</td>
<td>core1/p/decomp0/r_iw_8_s0/Q</td>
<td>core1/p/r_ir_8_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.225</td>
<td>core0/p/decomp0/r_iw_25_s0/Q</td>
<td>core0/p/r_ir_25_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.186</td>
<td>core1/p/decomp0/r_iw_9_s0/Q</td>
<td>core1/p/r_ir_9_s0/D</td>
<td>core1/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-1.200</td>
<td>0.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.176</td>
<td>core0/p/decomp0/r_iw_8_s0/Q</td>
<td>core0/p/r_ir_8_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.176</td>
<td>core0/p/decomp0/r_iw_14_s0/Q</td>
<td>core0/p/r_ir_14_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.171</td>
<td>core0/p/decomp0/r_iw_12_s0/Q</td>
<td>core0/p/r_ir_12_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.171</td>
<td>core0/p/decomp0/r_iw_16_s0/Q</td>
<td>core0/p/r_ir_16_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.156</td>
<td>core0/p/decomp0/r_iw_26_s0/Q</td>
<td>core0/p/r_ir_26_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.151</td>
<td>core0/p/decomp0/r_iw_13_s0/Q</td>
<td>core0/p/r_ir_13_s0/D</td>
<td>core0/p/decomp0/n636_45:[F]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.185</td>
<td>-0.977</td>
<td>0.687</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>2</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>3</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>4</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>5</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>6</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>7</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>8</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>9</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>10</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>11</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>12</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>13</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>14</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>15</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>16</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>17</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>18</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>19</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>20</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>21</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>22</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>23</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>24</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
<tr>
<td>25</td>
<td>34.873</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.129</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>2</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>3</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>4</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>5</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>6</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>7</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>8</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>9</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>10</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>11</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>12</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>13</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>14</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>15</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>16</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>17</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>18</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>19</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>20</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>21</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>22</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>23</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>24</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>25</td>
<td>1.372</td>
<td>RST_X_s0/Q</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rst_cnt_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rst_cnt_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rst_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mtime_57_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mtime_41_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>mtime_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>r_clint_odata_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>r_initaddr3_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>core0/mmu/L0_pte_25_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.441</td>
<td>18.441</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
<td>core0/p/r_alu_in2_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>825.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.383</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>core1/p/decomp0/n656_s43/I1</td>
</tr>
<tr>
<td>821.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n656_s43/F</td>
</tr>
<tr>
<td>822.999</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[2][A]</td>
<td>core1/p/decomp0/n659_s47/I1</td>
</tr>
<tr>
<td>823.461</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C48[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n659_s47/F</td>
</tr>
<tr>
<td>823.462</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[2][B]</td>
<td>core1/p/decomp0/n659_s46/I0</td>
</tr>
<tr>
<td>823.924</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C48[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n659_s46/F</td>
</tr>
<tr>
<td>824.097</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][B]</td>
<td>core1/p/decomp0/n659_s43/I3</td>
</tr>
<tr>
<td>824.559</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n659_s43/F</td>
</tr>
<tr>
<td>824.560</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td>core1/p/decomp0/n659_s41/I2</td>
</tr>
<tr>
<td>825.109</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n659_s41/F</td>
</tr>
<tr>
<td>825.109</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td>core1/p/decomp0/r_iw_23_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_23_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[0][B]</td>
<td>core1/p/decomp0/r_iw_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.943, 36.189%; route: 4.957, 60.958%; tC2Q: 0.232, 2.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.383</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>core1/p/decomp0/n656_s43/I1</td>
</tr>
<tr>
<td>821.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n656_s43/F</td>
</tr>
<tr>
<td>822.999</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>core1/p/decomp0/n686_s36/I3</td>
</tr>
<tr>
<td>823.370</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n686_s36/F</td>
</tr>
<tr>
<td>823.374</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[3][B]</td>
<td>core1/p/decomp0/n686_s35/I0</td>
</tr>
<tr>
<td>823.745</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C48[3][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n686_s35/F</td>
</tr>
<tr>
<td>824.142</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>core1/p/decomp0/n686_s34/I1</td>
</tr>
<tr>
<td>824.604</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n686_s34/F</td>
</tr>
<tr>
<td>824.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>core1/p/decomp0/r_iw_14_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_14_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>core1/p/decomp0/r_iw_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 29.000%; route: 5.184, 67.958%; tC2Q: 0.232, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.467</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td>core0/p/n644_s2/I2</td>
</tr>
<tr>
<td>818.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td style=" background: #97FFFF;">core0/p/n644_s2/F</td>
</tr>
<tr>
<td>819.251</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>core0/p/n644_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n644_s3/F</td>
</tr>
<tr>
<td>820.053</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td>core0/p/decomp0/n695_s47/I1</td>
</tr>
<tr>
<td>820.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C23[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s47/F</td>
</tr>
<tr>
<td>821.029</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][A]</td>
<td>core0/p/decomp0/n695_s46/I3</td>
</tr>
<tr>
<td>821.400</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C22[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s46/F</td>
</tr>
<tr>
<td>822.112</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>core0/p/decomp0/n707_s45/I2</td>
</tr>
<tr>
<td>822.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C27[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n707_s45/F</td>
</tr>
<tr>
<td>823.322</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>core0/p/decomp0/n722_s44/I3</td>
</tr>
<tr>
<td>823.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n722_s44/F</td>
</tr>
<tr>
<td>824.236</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>core0/p/decomp0/n722_s42/I1</td>
</tr>
<tr>
<td>824.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n722_s42/F</td>
</tr>
<tr>
<td>824.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>core0/p/decomp0/r_iw_2_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_2_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>core0/p/decomp0/r_iw_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 41.634%; route: 4.325, 55.395%; tC2Q: 0.232, 2.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.649</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C47[2][B]</td>
<td>core1/p/decomp0/n641_s49/I1</td>
</tr>
<tr>
<td>822.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C47[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n641_s49/F</td>
</tr>
<tr>
<td>822.220</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47[2][A]</td>
<td>core1/p/decomp0/n641_s38/I0</td>
</tr>
<tr>
<td>822.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C47[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n641_s38/F</td>
</tr>
<tr>
<td>823.397</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>core1/p/decomp0/n653_s41/I1</td>
</tr>
<tr>
<td>823.768</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n653_s41/F</td>
</tr>
<tr>
<td>823.773</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>core1/p/decomp0/n653_s40/I0</td>
</tr>
<tr>
<td>824.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n653_s40/F</td>
</tr>
<tr>
<td>824.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>core1/p/decomp0/r_iw_25_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>core1/p/decomp0/r_iw_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 33.492%; route: 4.653, 63.350%; tC2Q: 0.232, 3.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.467</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td>core0/p/n644_s2/I2</td>
</tr>
<tr>
<td>818.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td style=" background: #97FFFF;">core0/p/n644_s2/F</td>
</tr>
<tr>
<td>819.251</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>core0/p/n644_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n644_s3/F</td>
</tr>
<tr>
<td>820.053</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td>core0/p/decomp0/n695_s47/I1</td>
</tr>
<tr>
<td>820.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C23[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s47/F</td>
</tr>
<tr>
<td>821.029</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][A]</td>
<td>core0/p/decomp0/n695_s46/I3</td>
</tr>
<tr>
<td>821.400</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C22[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s46/F</td>
</tr>
<tr>
<td>822.107</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td>core0/p/decomp0/n671_s39/I1</td>
</tr>
<tr>
<td>822.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C27[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n671_s39/F</td>
</tr>
<tr>
<td>823.702</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td>core0/p/decomp0/n674_s40/I1</td>
</tr>
<tr>
<td>824.164</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n674_s40/F</td>
</tr>
<tr>
<td>824.166</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>core0/p/decomp0/n674_s37/I2</td>
</tr>
<tr>
<td>824.628</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n674_s37/F</td>
</tr>
<tr>
<td>824.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>core0/p/decomp0/r_iw_18_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_18_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>core0/p/decomp0/r_iw_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.147, 41.131%; route: 4.272, 55.837%; tC2Q: 0.232, 3.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.741</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[3][B]</td>
<td>core0/p/decomp0/n686_s36/I0</td>
</tr>
<tr>
<td>823.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C20[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n686_s36/F</td>
</tr>
<tr>
<td>823.204</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>core0/p/decomp0/n686_s35/I1</td>
</tr>
<tr>
<td>823.721</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n686_s35/F</td>
</tr>
<tr>
<td>824.135</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>core0/p/decomp0/n686_s34/I0</td>
</tr>
<tr>
<td>824.506</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n686_s34/F</td>
</tr>
<tr>
<td>824.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>core0/p/decomp0/r_iw_14_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_14_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>core0/p/decomp0/r_iw_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.273, 43.471%; route: 4.024, 53.447%; tC2Q: 0.232, 3.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>ba/r_bus_dram_odata1_10_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_10_s0/Q</td>
</tr>
<tr>
<td>819.180</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[1][A]</td>
<td>core1/p/n639_s3/I0</td>
</tr>
<tr>
<td>819.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R44C46[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n639_s3/F</td>
</tr>
<tr>
<td>820.330</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][B]</td>
<td>core1/p/decomp0/n647_s42/I1</td>
</tr>
<tr>
<td>820.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C52[3][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n647_s42/F</td>
</tr>
<tr>
<td>821.721</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td>core1/p/decomp0/n662_s49/I2</td>
</tr>
<tr>
<td>822.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[0][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n662_s49/F</td>
</tr>
<tr>
<td>822.576</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td>core1/p/decomp0/n662_s47/I1</td>
</tr>
<tr>
<td>823.125</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C51[3][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n662_s47/F</td>
</tr>
<tr>
<td>823.126</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td>core1/p/decomp0/n662_s45/I3</td>
</tr>
<tr>
<td>823.588</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n662_s45/F</td>
</tr>
<tr>
<td>823.589</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>core1/p/decomp0/n662_s42/I3</td>
</tr>
<tr>
<td>824.159</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n662_s42/F</td>
</tr>
<tr>
<td>824.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>core1/p/decomp0/r_iw_22_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_22_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>core1/p/decomp0/r_iw_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.960, 41.209%; route: 3.991, 55.561%; tC2Q: 0.232, 3.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.273</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>core1/p/decomp0/n710_s45/I0</td>
</tr>
<tr>
<td>821.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C53[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s45/F</td>
</tr>
<tr>
<td>822.210</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[2][A]</td>
<td>core1/p/decomp0/n725_s37/I3</td>
</tr>
<tr>
<td>822.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C53[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n725_s37/F</td>
</tr>
<tr>
<td>824.147</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][B]</td>
<td>core1/p/decomp0/r_iw_0_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_0_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[1][B]</td>
<td>core1/p/decomp0/r_iw_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.423, 19.846%; route: 5.515, 76.919%; tC2Q: 0.232, 3.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.273</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>core1/p/decomp0/n710_s45/I0</td>
</tr>
<tr>
<td>821.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C53[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s45/F</td>
</tr>
<tr>
<td>822.210</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[2][A]</td>
<td>core1/p/decomp0/n725_s37/I3</td>
</tr>
<tr>
<td>822.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C53[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n725_s37/F</td>
</tr>
<tr>
<td>824.147</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][A]</td>
<td>core1/p/decomp0/r_iw_1_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_1_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[1][A]</td>
<td>core1/p/decomp0/r_iw_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.423, 19.846%; route: 5.515, 76.919%; tC2Q: 0.232, 3.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.383</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>core1/p/decomp0/n656_s43/I1</td>
</tr>
<tr>
<td>821.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n656_s43/F</td>
</tr>
<tr>
<td>823.019</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>core1/p/decomp0/n635_s37/I2</td>
</tr>
<tr>
<td>823.589</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n635_s37/F</td>
</tr>
<tr>
<td>823.590</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>core1/p/decomp0/n635_s36/I1</td>
</tr>
<tr>
<td>824.139</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n635_s36/F</td>
</tr>
<tr>
<td>824.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>core1/p/decomp0/r_iw_31_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_31_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>core1/p/decomp0/r_iw_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.127, 29.695%; route: 4.804, 67.066%; tC2Q: 0.232, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>ba/r_bus_dram_odata1_5_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C35[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_5_s0/Q</td>
</tr>
<tr>
<td>818.681</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[1][A]</td>
<td>core1/p/n644_s3/I0</td>
</tr>
<tr>
<td>819.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R44C45[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n644_s3/F</td>
</tr>
<tr>
<td>819.816</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>core1/p/decomp0/n710_s43/I1</td>
</tr>
<tr>
<td>820.269</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s43/F</td>
</tr>
<tr>
<td>820.691</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>core1/p/decomp0/n710_s41/I3</td>
</tr>
<tr>
<td>821.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s41/F</td>
</tr>
<tr>
<td>821.672</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[1][A]</td>
<td>core1/p/decomp0/n671_s40/I1</td>
</tr>
<tr>
<td>822.125</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C51[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n671_s40/F</td>
</tr>
<tr>
<td>823.033</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[3][A]</td>
<td>core1/p/decomp0/n674_s39/I1</td>
</tr>
<tr>
<td>823.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C49[3][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n674_s39/F</td>
</tr>
<tr>
<td>823.604</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>core1/p/decomp0/n674_s37/I1</td>
</tr>
<tr>
<td>824.066</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n674_s37/F</td>
</tr>
<tr>
<td>824.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>core1/p/decomp0/r_iw_18_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_18_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>core1/p/decomp0/r_iw_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.946, 41.555%; route: 3.911, 55.173%; tC2Q: 0.232, 3.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.651</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[3][A]</td>
<td>core0/p/decomp0/n653_s44/I0</td>
</tr>
<tr>
<td>823.200</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C21[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n653_s44/F</td>
</tr>
<tr>
<td>823.201</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[3][B]</td>
<td>core0/p/decomp0/n653_s41/I2</td>
</tr>
<tr>
<td>823.663</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C21[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n653_s41/F</td>
</tr>
<tr>
<td>823.836</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>core0/p/decomp0/n653_s40/I0</td>
</tr>
<tr>
<td>824.298</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n653_s40/F</td>
</tr>
<tr>
<td>824.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>core0/p/decomp0/r_iw_25_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>core0/p/decomp0/r_iw_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.396, 46.386%; route: 3.693, 50.446%; tC2Q: 0.232, 3.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.467</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td>core0/p/n644_s2/I2</td>
</tr>
<tr>
<td>818.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td style=" background: #97FFFF;">core0/p/n644_s2/F</td>
</tr>
<tr>
<td>819.251</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>core0/p/n644_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n644_s3/F</td>
</tr>
<tr>
<td>820.053</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td>core0/p/decomp0/n695_s47/I1</td>
</tr>
<tr>
<td>820.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C23[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s47/F</td>
</tr>
<tr>
<td>821.029</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][A]</td>
<td>core0/p/decomp0/n695_s46/I3</td>
</tr>
<tr>
<td>821.400</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C22[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s46/F</td>
</tr>
<tr>
<td>822.112</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>core0/p/decomp0/n707_s45/I2</td>
</tr>
<tr>
<td>822.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C27[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n707_s45/F</td>
</tr>
<tr>
<td>823.294</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[3][B]</td>
<td>core0/p/decomp0/n716_s44/I0</td>
</tr>
<tr>
<td>823.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C23[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n716_s44/F</td>
</tr>
<tr>
<td>823.669</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>core0/p/decomp0/n716_s41/I2</td>
</tr>
<tr>
<td>824.218</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n716_s41/F</td>
</tr>
<tr>
<td>824.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>core0/p/decomp0/r_iw_4_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_4_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>core0/p/decomp0/r_iw_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 42.876%; route: 3.905, 53.920%; tC2Q: 0.232, 3.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.741</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>core0/p/decomp0/n689_s44/I0</td>
</tr>
<tr>
<td>823.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n689_s44/F</td>
</tr>
<tr>
<td>823.204</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td>core0/p/decomp0/n689_s42/I2</td>
</tr>
<tr>
<td>823.753</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n689_s42/F</td>
</tr>
<tr>
<td>823.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>core0/p/decomp0/n689_s41/I0</td>
</tr>
<tr>
<td>824.217</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n689_s41/F</td>
</tr>
<tr>
<td>824.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>core0/p/decomp0/r_iw_13_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_13_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>core0/p/decomp0/r_iw_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.396, 46.904%; route: 3.612, 49.891%; tC2Q: 0.232, 3.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>ba/r_bus_dram_odata1_5_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C35[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_5_s0/Q</td>
</tr>
<tr>
<td>818.681</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[1][A]</td>
<td>core1/p/n644_s3/I0</td>
</tr>
<tr>
<td>819.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R44C45[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n644_s3/F</td>
</tr>
<tr>
<td>819.816</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>core1/p/decomp0/n710_s43/I1</td>
</tr>
<tr>
<td>820.269</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s43/F</td>
</tr>
<tr>
<td>820.691</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>core1/p/decomp0/n710_s41/I3</td>
</tr>
<tr>
<td>821.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s41/F</td>
</tr>
<tr>
<td>821.439</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[3][B]</td>
<td>core1/p/decomp0/n695_s46/I0</td>
</tr>
<tr>
<td>821.892</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R43C50[3][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n695_s46/F</td>
</tr>
<tr>
<td>822.314</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[1][B]</td>
<td>core1/p/decomp0/n704_s40/I2</td>
</tr>
<tr>
<td>822.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C52[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n704_s40/F</td>
</tr>
<tr>
<td>823.509</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>core1/p/decomp0/n704_s38/I3</td>
</tr>
<tr>
<td>823.880</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n704_s38/F</td>
</tr>
<tr>
<td>823.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>core1/p/decomp0/r_iw_8_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_8_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>core1/p/decomp0/r_iw_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 41.357%; route: 3.816, 55.282%; tC2Q: 0.232, 3.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>ba/r_bus_dram_odata1_10_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_10_s0/Q</td>
</tr>
<tr>
<td>819.180</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[1][A]</td>
<td>core1/p/n639_s3/I0</td>
</tr>
<tr>
<td>819.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R44C46[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n639_s3/F</td>
</tr>
<tr>
<td>820.330</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][B]</td>
<td>core1/p/decomp0/n647_s42/I1</td>
</tr>
<tr>
<td>820.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C52[3][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n647_s42/F</td>
</tr>
<tr>
<td>821.721</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][B]</td>
<td>core1/p/decomp0/n662_s49/I2</td>
</tr>
<tr>
<td>822.183</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C49[0][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n662_s49/F</td>
</tr>
<tr>
<td>822.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>core1/p/decomp0/n668_s45/I0</td>
</tr>
<tr>
<td>822.756</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n668_s45/F</td>
</tr>
<tr>
<td>822.929</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][A]</td>
<td>core1/p/decomp0/n668_s42/I3</td>
</tr>
<tr>
<td>823.391</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n668_s42/F</td>
</tr>
<tr>
<td>823.392</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td>core1/p/decomp0/n668_s41/I0</td>
</tr>
<tr>
<td>823.854</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n668_s41/F</td>
</tr>
<tr>
<td>823.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td>core1/p/decomp0/r_iw_20_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_20_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[1][A]</td>
<td>core1/p/decomp0/r_iw_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.882, 41.905%; route: 3.763, 54.721%; tC2Q: 0.232, 3.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.550</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td>core0/p/decomp0/n656_s42/I1</td>
</tr>
<tr>
<td>823.099</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n656_s42/F</td>
</tr>
<tr>
<td>823.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][B]</td>
<td>core0/p/decomp0/n656_s40/I2</td>
</tr>
<tr>
<td>823.563</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n656_s40/F</td>
</tr>
<tr>
<td>823.564</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>core0/p/decomp0/n656_s38/I3</td>
</tr>
<tr>
<td>824.113</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n656_s38/F</td>
</tr>
<tr>
<td>824.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>core0/p/decomp0/r_iw_24_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_24_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>core0/p/decomp0/r_iw_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 48.806%; route: 3.421, 47.943%; tC2Q: 0.232, 3.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.273</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>core1/p/decomp0/n710_s45/I0</td>
</tr>
<tr>
<td>821.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C53[1][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n710_s45/F</td>
</tr>
<tr>
<td>822.221</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[2][A]</td>
<td>core1/p/decomp0/n692_s42/I0</td>
</tr>
<tr>
<td>822.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C52[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n692_s42/F</td>
</tr>
<tr>
<td>822.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[2][B]</td>
<td>core1/p/decomp0/n692_s40/I1</td>
</tr>
<tr>
<td>823.226</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C52[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n692_s40/F</td>
</tr>
<tr>
<td>823.231</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>core1/p/decomp0/n692_s45/I3</td>
</tr>
<tr>
<td>823.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n692_s45/F</td>
</tr>
<tr>
<td>823.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>core1/p/decomp0/r_iw_12_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_12_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>core1/p/decomp0/r_iw_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.352, 34.573%; route: 4.219, 62.017%; tC2Q: 0.232, 3.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.467</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td>core0/p/n644_s2/I2</td>
</tr>
<tr>
<td>818.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][B]</td>
<td style=" background: #97FFFF;">core0/p/n644_s2/F</td>
</tr>
<tr>
<td>819.251</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>core0/p/n644_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n644_s3/F</td>
</tr>
<tr>
<td>820.053</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][A]</td>
<td>core0/p/decomp0/n695_s47/I1</td>
</tr>
<tr>
<td>820.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C23[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s47/F</td>
</tr>
<tr>
<td>821.029</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][A]</td>
<td>core0/p/decomp0/n695_s46/I3</td>
</tr>
<tr>
<td>821.400</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C22[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n695_s46/F</td>
</tr>
<tr>
<td>822.107</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td>core0/p/decomp0/n671_s39/I1</td>
</tr>
<tr>
<td>822.661</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C27[3][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n671_s39/F</td>
</tr>
<tr>
<td>823.112</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>core0/p/decomp0/n671_s37/I2</td>
</tr>
<tr>
<td>823.682</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n671_s37/F</td>
</tr>
<tr>
<td>823.683</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>core0/p/decomp0/n671_s36/I0</td>
</tr>
<tr>
<td>824.054</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n671_s36/F</td>
</tr>
<tr>
<td>824.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>core0/p/decomp0/r_iw_19_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_19_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C20[0][A]</td>
<td>core0/p/decomp0/r_iw_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.164, 44.702%; route: 3.682, 52.020%; tC2Q: 0.232, 3.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ba/r_bus_dram_odata1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/decomp0/r_iw_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>ba/r_bus_dram_odata1_15_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C36[1][B]</td>
<td style=" font-weight:bold;">ba/r_bus_dram_odata1_15_s0/Q</td>
</tr>
<tr>
<td>818.880</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[3][A]</td>
<td>core1/p/n634_s3/I0</td>
</tr>
<tr>
<td>819.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R44C44[3][A]</td>
<td style=" background: #97FFFF;">core1/p/n634_s3/F</td>
</tr>
<tr>
<td>821.649</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C47[2][B]</td>
<td>core1/p/decomp0/n641_s49/I1</td>
</tr>
<tr>
<td>822.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C47[2][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n641_s49/F</td>
</tr>
<tr>
<td>822.220</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47[2][A]</td>
<td>core1/p/decomp0/n641_s38/I0</td>
</tr>
<tr>
<td>822.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C47[2][A]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n641_s38/F</td>
</tr>
<tr>
<td>823.155</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>core1/p/decomp0/n641_s37/I0</td>
</tr>
<tr>
<td>823.725</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td style=" background: #97FFFF;">core1/p/decomp0/n641_s37/F</td>
</tr>
<tr>
<td>823.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>core1/p/decomp0/r_iw_29_s0/G</td>
</tr>
<tr>
<td>816.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/r_iw_29_s0</td>
</tr>
<tr>
<td>816.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>core1/p/decomp0/r_iw_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 31.268%; route: 4.406, 65.294%; tC2Q: 0.232, 3.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.290</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[1][B]</td>
<td>core0/p/decomp0/n644_s44/I0</td>
</tr>
<tr>
<td>822.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C27[1][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s44/F</td>
</tr>
<tr>
<td>822.666</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>core0/p/decomp0/n644_s41/I2</td>
</tr>
<tr>
<td>823.236</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s41/F</td>
</tr>
<tr>
<td>823.408</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>core0/p/decomp0/n644_s38/I3</td>
</tr>
<tr>
<td>823.978</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s38/F</td>
</tr>
<tr>
<td>823.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>core0/p/decomp0/r_iw_28_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_28_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>core0/p/decomp0/r_iw_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.434, 49.047%; route: 3.335, 47.640%; tC2Q: 0.232, 3.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.307</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td>core0/p/decomp0/n680_s43/I1</td>
</tr>
<tr>
<td>822.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[2][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n680_s43/F</td>
</tr>
<tr>
<td>823.050</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[3][B]</td>
<td>core0/p/decomp0/n680_s41/I0</td>
</tr>
<tr>
<td>823.421</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C25[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n680_s41/F</td>
</tr>
<tr>
<td>823.425</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>core0/p/decomp0/n680_s39/I1</td>
</tr>
<tr>
<td>823.974</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n680_s39/F</td>
</tr>
<tr>
<td>823.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>core0/p/decomp0/r_iw_16_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_16_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>core0/p/decomp0/r_iw_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.413, 48.772%; route: 3.353, 47.913%; tC2Q: 0.232, 3.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.056</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C26[3][B]</td>
<td>core0/p/decomp0/n659_s46/I0</td>
</tr>
<tr>
<td>822.611</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C26[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n659_s46/F</td>
</tr>
<tr>
<td>823.033</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>core0/p/decomp0/n677_s37/I0</td>
</tr>
<tr>
<td>823.404</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n677_s37/F</td>
</tr>
<tr>
<td>823.574</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>core0/p/decomp0/n677_s36/I1</td>
</tr>
<tr>
<td>823.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n677_s36/F</td>
</tr>
<tr>
<td>823.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>core0/p/decomp0/r_iw_17_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_17_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>core0/p/decomp0/r_iw_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.220, 46.207%; route: 3.517, 50.463%; tC2Q: 0.232, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.056</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C26[3][B]</td>
<td>core0/p/decomp0/n659_s46/I0</td>
</tr>
<tr>
<td>822.626</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C26[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n659_s46/F</td>
</tr>
<tr>
<td>822.804</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>core0/p/decomp0/n665_s45/I1</td>
</tr>
<tr>
<td>823.374</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n665_s45/F</td>
</tr>
<tr>
<td>823.375</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>core0/p/decomp0/n665_s43/I3</td>
</tr>
<tr>
<td>823.924</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n665_s43/F</td>
</tr>
<tr>
<td>823.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>core0/p/decomp0/r_iw_21_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_21_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>core0/p/decomp0/r_iw_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.612, 51.987%; route: 3.104, 44.674%; tC2Q: 0.232, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/r_ir16_v_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/decomp0/r_iw_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.977</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][B]</td>
<td>core0/p/r_ir16_v_s0/CLK</td>
</tr>
<tr>
<td>817.208</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R29C21[1][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir16_v_s0/Q</td>
</tr>
<tr>
<td>818.433</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>core0/p/n639_s2/I2</td>
</tr>
<tr>
<td>818.895</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s2/F</td>
</tr>
<tr>
<td>819.067</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>core0/p/n639_s3/I1</td>
</tr>
<tr>
<td>819.622</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R42C22[1][B]</td>
<td style=" background: #97FFFF;">core0/p/n639_s3/F</td>
</tr>
<tr>
<td>820.534</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>core0/p/decomp0/n644_s47/I1</td>
</tr>
<tr>
<td>820.987</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R42C24[1][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s47/F</td>
</tr>
<tr>
<td>821.415</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][B]</td>
<td>core0/p/decomp0/n644_s46/I1</td>
</tr>
<tr>
<td>821.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C27[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n644_s46/F</td>
</tr>
<tr>
<td>822.056</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C26[3][B]</td>
<td>core0/p/decomp0/n659_s46/I0</td>
</tr>
<tr>
<td>822.626</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R42C26[3][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n659_s46/F</td>
</tr>
<tr>
<td>822.801</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>core0/p/decomp0/n668_s42/I2</td>
</tr>
<tr>
<td>823.350</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n668_s42/F</td>
</tr>
<tr>
<td>823.351</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>core0/p/decomp0/n668_s41/I1</td>
</tr>
<tr>
<td>823.921</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td style=" background: #97FFFF;">core0/p/decomp0/n668_s41/F</td>
</tr>
<tr>
<td>823.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>core0/p/decomp0/r_iw_20_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/r_iw_20_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>core0/p/decomp0/r_iw_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.612, 52.011%; route: 3.101, 44.649%; tC2Q: 0.232, 3.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td>core1/p/decomp0/r_iw_30_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_30_s0/Q</td>
</tr>
<tr>
<td>816.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>core1/p/n619_s1/I1</td>
</tr>
<tr>
<td>816.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" background: #97FFFF;">core1/p/n619_s1/F</td>
</tr>
<tr>
<td>816.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>core1/p/r_ir_30_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_30_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>core1/p/r_ir_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>core1/p/decomp0/r_iw_28_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_28_s0/Q</td>
</tr>
<tr>
<td>816.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>core1/p/n621_s1/I1</td>
</tr>
<tr>
<td>816.511</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td style=" background: #97FFFF;">core1/p/n621_s1/F</td>
</tr>
<tr>
<td>816.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>core1/p/r_ir_28_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_28_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>core1/p/r_ir_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.699%; route: 0.117, 19.240%; tC2Q: 0.201, 33.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][A]</td>
<td>core1/p/decomp0/r_iw_27_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_27_s0/Q</td>
</tr>
<tr>
<td>816.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>core1/p/n622_s1/I1</td>
</tr>
<tr>
<td>816.516</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td style=" background: #97FFFF;">core1/p/n622_s1/F</td>
</tr>
<tr>
<td>816.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>core1/p/r_ir_27_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_27_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>core1/p/r_ir_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>core1/p/decomp0/r_iw_7_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_7_s0/Q</td>
</tr>
<tr>
<td>816.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td>core1/p/n642_s4/I1</td>
</tr>
<tr>
<td>816.565</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n642_s4/F</td>
</tr>
<tr>
<td>816.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td>core1/p/r_ir_7_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_7_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C50[1][A]</td>
<td>core1/p/r_ir_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.966%; route: 0.117, 17.671%; tC2Q: 0.201, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td>core1/p/decomp0/r_iw_19_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_19_s0/Q</td>
</tr>
<tr>
<td>816.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>core1/p/n630_s1/I1</td>
</tr>
<tr>
<td>816.570</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n630_s1/F</td>
</tr>
<tr>
<td>816.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>core1/p/r_ir_19_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_19_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>core1/p/r_ir_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][A]</td>
<td>core1/p/decomp0/r_iw_1_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C52[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_1_s0/Q</td>
</tr>
<tr>
<td>816.232</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][A]</td>
<td>core1/p/r_ir_1_s10/I0</td>
</tr>
<tr>
<td>816.576</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][A]</td>
<td style=" background: #97FFFF;">core1/p/r_ir_1_s10/F</td>
</tr>
<tr>
<td>816.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[0][A]</td>
<td>core1/p/r_ir_1_s6/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_1_s6</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C53[0][A]</td>
<td>core1/p/r_ir_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>core1/p/decomp0/r_iw_11_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_11_s0/Q</td>
</tr>
<tr>
<td>816.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td>core1/p/n638_s4/I1</td>
</tr>
<tr>
<td>816.585</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n638_s4/F</td>
</tr>
<tr>
<td>816.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[1][A]</td>
<td>core1/p/r_ir_11_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_11_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C52[1][A]</td>
<td>core1/p/r_ir_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.374%; route: 0.117, 17.152%; tC2Q: 0.201, 29.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>core1/p/decomp0/r_iw_29_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_29_s0/Q</td>
</tr>
<tr>
<td>816.354</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[2][A]</td>
<td>core1/p/n620_s1/I1</td>
</tr>
<tr>
<td>816.586</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C49[2][A]</td>
<td style=" background: #97FFFF;">core1/p/n620_s1/F</td>
</tr>
<tr>
<td>816.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[2][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[2][A]</td>
<td>core1/p/r_ir_29_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_29_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49[2][A]</td>
<td>core1/p/r_ir_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.958%; route: 0.249, 36.475%; tC2Q: 0.202, 29.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[0][B]</td>
<td>core1/p/decomp0/r_iw_10_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C48[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_10_s0/Q</td>
</tr>
<tr>
<td>816.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[0][B]</td>
<td>core1/p/n639_s4/I1</td>
</tr>
<tr>
<td>816.590</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C48[0][B]</td>
<td style=" background: #97FFFF;">core1/p/n639_s4/F</td>
</tr>
<tr>
<td>816.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[0][B]</td>
<td style=" font-weight:bold;">core1/p/r_ir_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][B]</td>
<td>core1/p/r_ir_10_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_10_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48[0][B]</td>
<td>core1/p/r_ir_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>core1/p/decomp0/r_iw_18_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_18_s0/Q</td>
</tr>
<tr>
<td>816.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>core1/p/n631_s1/I1</td>
</tr>
<tr>
<td>816.590</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td style=" background: #97FFFF;">core1/p/n631_s1/F</td>
</tr>
<tr>
<td>816.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td style=" font-weight:bold;">core1/p/r_ir_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>core1/p/r_ir_18_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_18_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>core1/p/r_ir_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[1][B]</td>
<td>core1/p/decomp0/r_iw_0_s0/G</td>
</tr>
<tr>
<td>816.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C52[1][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_0_s0/Q</td>
</tr>
<tr>
<td>816.229</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][B]</td>
<td>core1/p/r_ir_0_s11/I0</td>
</tr>
<tr>
<td>816.593</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][B]</td>
<td style=" background: #97FFFF;">core1/p/r_ir_0_s11/F</td>
</tr>
<tr>
<td>816.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C53[0][B]</td>
<td style=" font-weight:bold;">core1/p/r_ir_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[0][B]</td>
<td>core1/p/r_ir_0_s6/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_0_s6</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C53[0][B]</td>
<td>core1/p/r_ir_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.740%; route: 0.125, 18.137%; tC2Q: 0.201, 29.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[0][B]</td>
<td>core1/p/decomp0/r_iw_15_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R44C52[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_15_s0/Q</td>
</tr>
<tr>
<td>816.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td>core1/p/n634_s4/I1</td>
</tr>
<tr>
<td>816.597</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td style=" background: #97FFFF;">core1/p/n634_s4/F</td>
</tr>
<tr>
<td>816.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td style=" font-weight:bold;">core1/p/r_ir_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td>core1/p/r_ir_15_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_15_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C51[2][B]</td>
<td>core1/p/r_ir_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.411%; route: 0.260, 37.499%; tC2Q: 0.202, 29.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>core1/p/decomp0/r_iw_25_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_25_s0/Q</td>
</tr>
<tr>
<td>816.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>core1/p/n624_s1/I1</td>
</tr>
<tr>
<td>816.655</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td style=" background: #97FFFF;">core1/p/n624_s1/F</td>
</tr>
<tr>
<td>816.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td style=" font-weight:bold;">core1/p/r_ir_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>core1/p/r_ir_25_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_25_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>core1/p/r_ir_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>core1/p/decomp0/r_iw_31_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_31_s0/Q</td>
</tr>
<tr>
<td>816.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[1][A]</td>
<td>core1/p/n618_s1/I1</td>
</tr>
<tr>
<td>816.655</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C48[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n618_s1/F</td>
</tr>
<tr>
<td>816.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[1][A]</td>
<td>core1/p/r_ir_31_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_31_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48[1][A]</td>
<td>core1/p/r_ir_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td>core1/p/decomp0/r_iw_12_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R44C52[0][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_12_s0/Q</td>
</tr>
<tr>
<td>816.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td>core1/p/n637_s4/I1</td>
</tr>
<tr>
<td>816.709</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td style=" background: #97FFFF;">core1/p/n637_s4/F</td>
</tr>
<tr>
<td>816.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51[2][A]</td>
<td>core1/p/r_ir_12_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_12_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C51[2][A]</td>
<td>core1/p/r_ir_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.659%; route: 0.260, 32.291%; tC2Q: 0.202, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>core1/p/decomp0/r_iw_3_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R30C48[0][B]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_3_s0/Q</td>
</tr>
<tr>
<td>816.488</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>core1/p/n646_s4/I1</td>
</tr>
<tr>
<td>816.721</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n646_s4/F</td>
</tr>
<tr>
<td>816.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>core1/p/r_ir_3_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_3_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>core1/p/r_ir_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.377%; route: 0.384, 46.915%; tC2Q: 0.202, 24.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>core1/p/decomp0/r_iw_8_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_8_s0/Q</td>
</tr>
<tr>
<td>816.365</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>core1/p/n641_s4/I1</td>
</tr>
<tr>
<td>816.729</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td style=" background: #97FFFF;">core1/p/n641_s4/F</td>
</tr>
<tr>
<td>816.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>core1/p/r_ir_8_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_8_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>core1/p/r_ir_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.047%; route: 0.260, 31.509%; tC2Q: 0.202, 24.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>core0/p/decomp0/r_iw_25_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_25_s0/Q</td>
</tr>
<tr>
<td>816.448</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>core0/p/n624_s1/I1</td>
</tr>
<tr>
<td>816.738</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" background: #97FFFF;">core0/p/n624_s1/F</td>
</tr>
<tr>
<td>816.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>core0/p/r_ir_25_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_25_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>core0/p/r_ir_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core1/p/decomp0/r_iw_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core1/p/r_ir_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core1/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core1/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R44C53[1][A]</td>
<td>core1/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>815.903</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[1][A]</td>
<td>core1/p/decomp0/r_iw_9_s0/G</td>
</tr>
<tr>
<td>816.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R42C52[1][A]</td>
<td style=" font-weight:bold;">core1/p/decomp0/r_iw_9_s0/Q</td>
</tr>
<tr>
<td>816.487</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td>core1/p/n640_s4/I1</td>
</tr>
<tr>
<td>816.777</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td style=" background: #97FFFF;">core1/p/n640_s4/F</td>
</tr>
<tr>
<td>816.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td style=" font-weight:bold;">core1/p/r_ir_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td>core1/p/r_ir_9_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core1/p/r_ir_9_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49[1][A]</td>
<td>core1/p/r_ir_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 33.166%; route: 0.382, 43.732%; tC2Q: 0.202, 23.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td>core0/p/decomp0/r_iw_8_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_8_s0/Q</td>
</tr>
<tr>
<td>816.443</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>core0/p/n641_s4/I1</td>
</tr>
<tr>
<td>816.787</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td style=" background: #97FFFF;">core0/p/n641_s4/F</td>
</tr>
<tr>
<td>816.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>core0/p/r_ir_8_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_8_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>core0/p/r_ir_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.966%; route: 0.117, 17.671%; tC2Q: 0.201, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>core0/p/decomp0/r_iw_14_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_14_s0/Q</td>
</tr>
<tr>
<td>816.443</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>core0/p/n635_s4/I1</td>
</tr>
<tr>
<td>816.787</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" background: #97FFFF;">core0/p/n635_s4/F</td>
</tr>
<tr>
<td>816.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>core0/p/r_ir_14_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_14_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>core0/p/r_ir_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.966%; route: 0.117, 17.671%; tC2Q: 0.201, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>core0/p/decomp0/r_iw_12_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_12_s0/Q</td>
</tr>
<tr>
<td>816.448</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][B]</td>
<td>core0/p/n637_s4/I1</td>
</tr>
<tr>
<td>816.792</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][B]</td>
<td style=" background: #97FFFF;">core0/p/n637_s4/F</td>
</tr>
<tr>
<td>816.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][B]</td>
<td style=" font-weight:bold;">core0/p/r_ir_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][B]</td>
<td>core0/p/r_ir_12_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_12_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C25[2][B]</td>
<td>core0/p/r_ir_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>core0/p/decomp0/r_iw_16_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_16_s0/Q</td>
</tr>
<tr>
<td>816.448</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>core0/p/n633_s1/I1</td>
</tr>
<tr>
<td>816.792</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n633_s1/F</td>
</tr>
<tr>
<td>816.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>core0/p/r_ir_16_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_16_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>core0/p/r_ir_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td>core0/p/decomp0/r_iw_26_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_26_s0/Q</td>
</tr>
<tr>
<td>816.443</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[2][A]</td>
<td>core0/p/n623_s1/I1</td>
</tr>
<tr>
<td>816.807</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C26[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n623_s1/F</td>
</tr>
<tr>
<td>816.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[2][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[2][A]</td>
<td>core0/p/r_ir_26_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_26_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C26[2][A]</td>
<td>core0/p/r_ir_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.374%; route: 0.117, 17.152%; tC2Q: 0.201, 29.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/p/decomp0/r_iw_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/p/r_ir_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>core0/p/decomp0/n636_45:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>core0/p/decomp0/n636_45</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R41C21[3][B]</td>
<td>core0/p/decomp0/n636_s36/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>core0/p/decomp0/r_iw_13_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" font-weight:bold;">core0/p/decomp0/r_iw_13_s0/Q</td>
</tr>
<tr>
<td>816.448</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td>core0/p/n636_s4/I1</td>
</tr>
<tr>
<td>816.812</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td style=" background: #97FFFF;">core0/p/n636_s4/F</td>
</tr>
<tr>
<td>816.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td style=" font-weight:bold;">core0/p/r_ir_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>816.733</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>816.917</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td>core0/p/r_ir_13_s0/CLK</td>
</tr>
<tr>
<td>816.952</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core0/p/r_ir_13_s0</td>
</tr>
<tr>
<td>816.963</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[2][A]</td>
<td>core0/p/r_ir_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>4.291</td>
<td>1.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.199</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLK</td>
</tr>
<tr>
<td>39.164</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.897, 89.105%; tC2Q: 0.232, 10.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[2][B]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>RST_X_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>RST_X_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>600</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">RST_X_s0/Q</td>
</tr>
<tr>
<td>3.486</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>4917</td>
<td>PLL_L[1]</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>sd_loader/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 85.399%; tC2Q: 0.202, 14.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rst_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rst_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rst_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mtime_57_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mtime_57_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mtime_57_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mtime_41_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mtime_41_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mtime_41_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mtime_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mtime_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mtime_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_clint_odata_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>r_clint_odata_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>r_clint_odata_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_initaddr3_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>r_initaddr3_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>r_initaddr3_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core0/mmu/L0_pte_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>core0/mmu/L0_pte_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>core0/mmu/L0_pte_25_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core0/p/r_alu_in2_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.437</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.698</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>core0/p/r_alu_in2_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_nes/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.955</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>pll_nes/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.140</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>core0/p/r_alu_in2_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4917</td>
<td>pll_clk</td>
<td>-8.862</td>
<td>0.261</td>
</tr>
<tr>
<td>600</td>
<td>RST_X</td>
<td>27.456</td>
<td>2.296</td>
</tr>
<tr>
<td>197</td>
<td>r_funct3[0]</td>
<td>24.963</td>
<td>2.774</td>
</tr>
<tr>
<td>189</td>
<td>r_funct3[0]</td>
<td>26.039</td>
<td>3.501</td>
</tr>
<tr>
<td>180</td>
<td>r_funct3[1]</td>
<td>25.576</td>
<td>2.275</td>
</tr>
<tr>
<td>177</td>
<td>r_funct3[1]</td>
<td>26.715</td>
<td>2.447</td>
</tr>
<tr>
<td>168</td>
<td>n18057_6</td>
<td>24.493</td>
<td>2.783</td>
</tr>
<tr>
<td>154</td>
<td>n12200_12</td>
<td>24.664</td>
<td>2.610</td>
</tr>
<tr>
<td>149</td>
<td>n798_7</td>
<td>27.456</td>
<td>2.192</td>
</tr>
<tr>
<td>146</td>
<td>n6672_8</td>
<td>25.546</td>
<td>2.510</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R32C14</td>
<td>94.44%</td>
</tr>
<tr>
<td>R39C19</td>
<td>94.44%</td>
</tr>
<tr>
<td>R39C23</td>
<td>94.44%</td>
</tr>
<tr>
<td>R44C7</td>
<td>94.44%</td>
</tr>
<tr>
<td>R35C24</td>
<td>93.06%</td>
</tr>
<tr>
<td>R43C7</td>
<td>93.06%</td>
</tr>
<tr>
<td>R25C39</td>
<td>91.67%</td>
</tr>
<tr>
<td>R33C18</td>
<td>91.67%</td>
</tr>
<tr>
<td>R34C42</td>
<td>91.67%</td>
</tr>
<tr>
<td>R31C14</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
