{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683506008490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683506008494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 17:33:28 2023 " "Processing started: Sun May 07 17:33:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683506008494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506008494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506008494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683506008744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683506008744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014274 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "top.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_testbench " "Found entity 1: reg_file_testbench" {  } { { "reg_file_testbench.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/reg_file_testbench.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/reg_file.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder32 " "Found entity 1: fulladder32" {  } { { "fulladder32.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/fulladder32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014279 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder32_testbench " "Found entity 2: fulladder32_testbench" {  } { { "fulladder32.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/fulladder32.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/fulladder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014280 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_testbench " "Found entity 2: fulladder_testbench" {  } { { "fulladder.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/fulladder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/dmem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/alu_testbench.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_unit " "Found entity 1: cond_unit" {  } { { "cond_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/cond_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683506014286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWrPendingF arm.sv(138) " "Verilog HDL Implicit Net warning at arm.sv(138): created implicit net for \"PCWrPendingF\"" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD arm.sv(140) " "Verilog HDL Implicit Net warning at arm.sv(140): created implicit net for \"FlushD\"" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE arm.sv(141) " "Verilog HDL Implicit Net warning at arm.sv(141): created implicit net for \"FlushE\"" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD arm.sv(142) " "Verilog HDL Implicit Net warning at arm.sv(142): created implicit net for \"StallD\"" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldrstallD hazard_unit.sv(22) " "Verilog HDL Implicit Net warning at hazard_unit.sv(22): created implicit net for \"ldrstallD\"" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683506014306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:processor " "Elaborating entity \"arm\" for hierarchy \"arm:processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagsE arm.sv(26) " "Verilog HDL or VHDL warning at arm.sv(26): object \"FlagsE\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683506014308 "|top|arm:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoRegW arm.sv(33) " "Verilog HDL or VHDL warning at arm.sv(33): object \"MemtoRegW\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683506014308 "|top|arm:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrcE arm.sv(37) " "Verilog HDL or VHDL warning at arm.sv(37): object \"ALUSrcE\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683506014308 "|top|arm:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CondE arm.sv(45) " "Verilog HDL or VHDL warning at arm.sv(45): object \"CondE\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683506014308 "|top|arm:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arm.sv(334) " "Verilog HDL assignment warning at arm.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "arm.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683506014312 "|top|arm:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file arm:processor\|reg_file:u_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"arm:processor\|reg_file:u_reg_file\"" {  } { { "arm.sv" "u_reg_file" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:processor\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"arm:processor\|alu:u_alu\"" {  } { { "arm.sv" "u_alu" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder32 arm:processor\|alu:u_alu\|fulladder32:FA " "Elaborating entity \"fulladder32\" for hierarchy \"arm:processor\|alu:u_alu\|fulladder32:FA\"" {  } { { "alu.sv" "FA" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder arm:processor\|alu:u_alu\|fulladder32:FA\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"arm:processor\|alu:u_alu\|fulladder32:FA\|fulladder:FA0\"" {  } { { "fulladder32.sv" "FA0" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/fulladder32.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_unit arm:processor\|cond_unit:u_cond_unit " "Elaborating entity \"cond_unit\" for hierarchy \"arm:processor\|cond_unit:u_cond_unit\"" {  } { { "arm.sv" "u_cond_unit" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit arm:processor\|hazard_unit:u_hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"arm:processor\|hazard_unit:u_hazard_unit\"" {  } { { "arm.sv" "u_hazard_unit" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/arm.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldrstallD hazard_unit.sv(22) " "Verilog HDL or VHDL warning at hazard_unit.sv(22): object \"ldrstallD\" assigned a value but never read" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683506014346 "|top|arm:processor|hazard_unit:u_hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 hazard_unit.sv(26) " "Verilog HDL assignment warning at hazard_unit.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683506014346 "|top|arm:processor|hazard_unit:u_hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 hazard_unit.sv(30) " "Verilog HDL assignment warning at hazard_unit.sv(30): truncated value with size 32 to match size of target (2)" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683506014346 "|top|arm:processor|hazard_unit:u_hazard_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ldrStallD hazard_unit.sv(18) " "Output port \"ldrStallD\" at hazard_unit.sv(18) has no driver" {  } { { "hazard_unit.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/hazard_unit.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683506014346 "|top|arm:processor|hazard_unit:u_hazard_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imemory " "Elaborating entity \"imem\" for hierarchy \"imem:imemory\"" {  } { { "top.sv" "imemory" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014346 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 63 imem.sv(22) " "Verilog HDL warning at imem.sv(22): number of words (14) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/imem.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683506014347 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imem.sv(19) " "Net \"memory.data_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683506014347 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imem.sv(19) " "Net \"memory.waddr_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683506014347 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imem.sv(19) " "Net \"memory.we_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683506014347 "|top|imem:imemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmemory " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmemory\"" {  } { { "top.sv" "dmemory" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683506014638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683506014638 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683506014653 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.sv" "" { Text "C:/Users/Aaron Hong/Documents/cse469/lab3/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683506014653 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683506014653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683506014653 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683506014653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683506014653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683506014661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 17:33:34 2023 " "Processing ended: Sun May 07 17:33:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683506014661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683506014661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683506014661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683506014661 ""}
