
Blackpill_405xx_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041d0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004358  08004358  00005358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004548  08004548  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004548  08004548  00005548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004550  08004550  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004550  08004550  00005550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004554  08004554  00005554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004558  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000001a4  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001b0  200001b0  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ac58  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cc0  00000000  00000000  00010c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b60  00000000  00000000  00012958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008bc  00000000  00000000  000134b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f07c  00000000  00000000  00013d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca29  00000000  00000000  00032df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf681  00000000  00000000  0003f819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fee9a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003324  00000000  00000000  000feee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00102204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004340 	.word	0x08004340

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004340 	.word	0x08004340

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2uiz>:
 80008f4:	004a      	lsls	r2, r1, #1
 80008f6:	d211      	bcs.n	800091c <__aeabi_d2uiz+0x28>
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d211      	bcs.n	8000922 <__aeabi_d2uiz+0x2e>
 80008fe:	d50d      	bpl.n	800091c <__aeabi_d2uiz+0x28>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d40e      	bmi.n	8000928 <__aeabi_d2uiz+0x34>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	fa23 f002 	lsr.w	r0, r3, r2
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d102      	bne.n	800092e <__aeabi_d2uiz+0x3a>
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	4770      	bx	lr
 800092e:	f04f 0000 	mov.w	r0, #0
 8000932:	4770      	bx	lr

08000934 <__aeabi_uldivmod>:
 8000934:	b953      	cbnz	r3, 800094c <__aeabi_uldivmod+0x18>
 8000936:	b94a      	cbnz	r2, 800094c <__aeabi_uldivmod+0x18>
 8000938:	2900      	cmp	r1, #0
 800093a:	bf08      	it	eq
 800093c:	2800      	cmpeq	r0, #0
 800093e:	bf1c      	itt	ne
 8000940:	f04f 31ff 	movne.w	r1, #4294967295
 8000944:	f04f 30ff 	movne.w	r0, #4294967295
 8000948:	f000 b988 	b.w	8000c5c <__aeabi_idiv0>
 800094c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000950:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000954:	f000 f806 	bl	8000964 <__udivmoddi4>
 8000958:	f8dd e004 	ldr.w	lr, [sp, #4]
 800095c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000960:	b004      	add	sp, #16
 8000962:	4770      	bx	lr

08000964 <__udivmoddi4>:
 8000964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000968:	9d08      	ldr	r5, [sp, #32]
 800096a:	468e      	mov	lr, r1
 800096c:	4604      	mov	r4, r0
 800096e:	4688      	mov	r8, r1
 8000970:	2b00      	cmp	r3, #0
 8000972:	d14a      	bne.n	8000a0a <__udivmoddi4+0xa6>
 8000974:	428a      	cmp	r2, r1
 8000976:	4617      	mov	r7, r2
 8000978:	d962      	bls.n	8000a40 <__udivmoddi4+0xdc>
 800097a:	fab2 f682 	clz	r6, r2
 800097e:	b14e      	cbz	r6, 8000994 <__udivmoddi4+0x30>
 8000980:	f1c6 0320 	rsb	r3, r6, #32
 8000984:	fa01 f806 	lsl.w	r8, r1, r6
 8000988:	fa20 f303 	lsr.w	r3, r0, r3
 800098c:	40b7      	lsls	r7, r6
 800098e:	ea43 0808 	orr.w	r8, r3, r8
 8000992:	40b4      	lsls	r4, r6
 8000994:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000998:	fa1f fc87 	uxth.w	ip, r7
 800099c:	fbb8 f1fe 	udiv	r1, r8, lr
 80009a0:	0c23      	lsrs	r3, r4, #16
 80009a2:	fb0e 8811 	mls	r8, lr, r1, r8
 80009a6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009aa:	fb01 f20c 	mul.w	r2, r1, ip
 80009ae:	429a      	cmp	r2, r3
 80009b0:	d909      	bls.n	80009c6 <__udivmoddi4+0x62>
 80009b2:	18fb      	adds	r3, r7, r3
 80009b4:	f101 30ff 	add.w	r0, r1, #4294967295
 80009b8:	f080 80ea 	bcs.w	8000b90 <__udivmoddi4+0x22c>
 80009bc:	429a      	cmp	r2, r3
 80009be:	f240 80e7 	bls.w	8000b90 <__udivmoddi4+0x22c>
 80009c2:	3902      	subs	r1, #2
 80009c4:	443b      	add	r3, r7
 80009c6:	1a9a      	subs	r2, r3, r2
 80009c8:	b2a3      	uxth	r3, r4
 80009ca:	fbb2 f0fe 	udiv	r0, r2, lr
 80009ce:	fb0e 2210 	mls	r2, lr, r0, r2
 80009d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009d6:	fb00 fc0c 	mul.w	ip, r0, ip
 80009da:	459c      	cmp	ip, r3
 80009dc:	d909      	bls.n	80009f2 <__udivmoddi4+0x8e>
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80009e4:	f080 80d6 	bcs.w	8000b94 <__udivmoddi4+0x230>
 80009e8:	459c      	cmp	ip, r3
 80009ea:	f240 80d3 	bls.w	8000b94 <__udivmoddi4+0x230>
 80009ee:	443b      	add	r3, r7
 80009f0:	3802      	subs	r0, #2
 80009f2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009f6:	eba3 030c 	sub.w	r3, r3, ip
 80009fa:	2100      	movs	r1, #0
 80009fc:	b11d      	cbz	r5, 8000a06 <__udivmoddi4+0xa2>
 80009fe:	40f3      	lsrs	r3, r6
 8000a00:	2200      	movs	r2, #0
 8000a02:	e9c5 3200 	strd	r3, r2, [r5]
 8000a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a0a:	428b      	cmp	r3, r1
 8000a0c:	d905      	bls.n	8000a1a <__udivmoddi4+0xb6>
 8000a0e:	b10d      	cbz	r5, 8000a14 <__udivmoddi4+0xb0>
 8000a10:	e9c5 0100 	strd	r0, r1, [r5]
 8000a14:	2100      	movs	r1, #0
 8000a16:	4608      	mov	r0, r1
 8000a18:	e7f5      	b.n	8000a06 <__udivmoddi4+0xa2>
 8000a1a:	fab3 f183 	clz	r1, r3
 8000a1e:	2900      	cmp	r1, #0
 8000a20:	d146      	bne.n	8000ab0 <__udivmoddi4+0x14c>
 8000a22:	4573      	cmp	r3, lr
 8000a24:	d302      	bcc.n	8000a2c <__udivmoddi4+0xc8>
 8000a26:	4282      	cmp	r2, r0
 8000a28:	f200 8105 	bhi.w	8000c36 <__udivmoddi4+0x2d2>
 8000a2c:	1a84      	subs	r4, r0, r2
 8000a2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a32:	2001      	movs	r0, #1
 8000a34:	4690      	mov	r8, r2
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	d0e5      	beq.n	8000a06 <__udivmoddi4+0xa2>
 8000a3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000a3e:	e7e2      	b.n	8000a06 <__udivmoddi4+0xa2>
 8000a40:	2a00      	cmp	r2, #0
 8000a42:	f000 8090 	beq.w	8000b66 <__udivmoddi4+0x202>
 8000a46:	fab2 f682 	clz	r6, r2
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	f040 80a4 	bne.w	8000b98 <__udivmoddi4+0x234>
 8000a50:	1a8a      	subs	r2, r1, r2
 8000a52:	0c03      	lsrs	r3, r0, #16
 8000a54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a58:	b280      	uxth	r0, r0
 8000a5a:	b2bc      	uxth	r4, r7
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d907      	bls.n	8000a82 <__udivmoddi4+0x11e>
 8000a72:	18fb      	adds	r3, r7, r3
 8000a74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a78:	d202      	bcs.n	8000a80 <__udivmoddi4+0x11c>
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	f200 80e0 	bhi.w	8000c40 <__udivmoddi4+0x2dc>
 8000a80:	46c4      	mov	ip, r8
 8000a82:	1a9b      	subs	r3, r3, r2
 8000a84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a90:	fb02 f404 	mul.w	r4, r2, r4
 8000a94:	429c      	cmp	r4, r3
 8000a96:	d907      	bls.n	8000aa8 <__udivmoddi4+0x144>
 8000a98:	18fb      	adds	r3, r7, r3
 8000a9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a9e:	d202      	bcs.n	8000aa6 <__udivmoddi4+0x142>
 8000aa0:	429c      	cmp	r4, r3
 8000aa2:	f200 80ca 	bhi.w	8000c3a <__udivmoddi4+0x2d6>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	1b1b      	subs	r3, r3, r4
 8000aaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000aae:	e7a5      	b.n	80009fc <__udivmoddi4+0x98>
 8000ab0:	f1c1 0620 	rsb	r6, r1, #32
 8000ab4:	408b      	lsls	r3, r1
 8000ab6:	fa22 f706 	lsr.w	r7, r2, r6
 8000aba:	431f      	orrs	r7, r3
 8000abc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ac0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ac4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ac8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000acc:	4323      	orrs	r3, r4
 8000ace:	fa00 f801 	lsl.w	r8, r0, r1
 8000ad2:	fa1f fc87 	uxth.w	ip, r7
 8000ad6:	fbbe f0f9 	udiv	r0, lr, r9
 8000ada:	0c1c      	lsrs	r4, r3, #16
 8000adc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ae0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ae4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ae8:	45a6      	cmp	lr, r4
 8000aea:	fa02 f201 	lsl.w	r2, r2, r1
 8000aee:	d909      	bls.n	8000b04 <__udivmoddi4+0x1a0>
 8000af0:	193c      	adds	r4, r7, r4
 8000af2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000af6:	f080 809c 	bcs.w	8000c32 <__udivmoddi4+0x2ce>
 8000afa:	45a6      	cmp	lr, r4
 8000afc:	f240 8099 	bls.w	8000c32 <__udivmoddi4+0x2ce>
 8000b00:	3802      	subs	r0, #2
 8000b02:	443c      	add	r4, r7
 8000b04:	eba4 040e 	sub.w	r4, r4, lr
 8000b08:	fa1f fe83 	uxth.w	lr, r3
 8000b0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b10:	fb09 4413 	mls	r4, r9, r3, r4
 8000b14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b1c:	45a4      	cmp	ip, r4
 8000b1e:	d908      	bls.n	8000b32 <__udivmoddi4+0x1ce>
 8000b20:	193c      	adds	r4, r7, r4
 8000b22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b26:	f080 8082 	bcs.w	8000c2e <__udivmoddi4+0x2ca>
 8000b2a:	45a4      	cmp	ip, r4
 8000b2c:	d97f      	bls.n	8000c2e <__udivmoddi4+0x2ca>
 8000b2e:	3b02      	subs	r3, #2
 8000b30:	443c      	add	r4, r7
 8000b32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b36:	eba4 040c 	sub.w	r4, r4, ip
 8000b3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b3e:	4564      	cmp	r4, ip
 8000b40:	4673      	mov	r3, lr
 8000b42:	46e1      	mov	r9, ip
 8000b44:	d362      	bcc.n	8000c0c <__udivmoddi4+0x2a8>
 8000b46:	d05f      	beq.n	8000c08 <__udivmoddi4+0x2a4>
 8000b48:	b15d      	cbz	r5, 8000b62 <__udivmoddi4+0x1fe>
 8000b4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000b4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000b52:	fa04 f606 	lsl.w	r6, r4, r6
 8000b56:	fa22 f301 	lsr.w	r3, r2, r1
 8000b5a:	431e      	orrs	r6, r3
 8000b5c:	40cc      	lsrs	r4, r1
 8000b5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000b62:	2100      	movs	r1, #0
 8000b64:	e74f      	b.n	8000a06 <__udivmoddi4+0xa2>
 8000b66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b6a:	0c01      	lsrs	r1, r0, #16
 8000b6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b70:	b280      	uxth	r0, r0
 8000b72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b76:	463b      	mov	r3, r7
 8000b78:	4638      	mov	r0, r7
 8000b7a:	463c      	mov	r4, r7
 8000b7c:	46b8      	mov	r8, r7
 8000b7e:	46be      	mov	lr, r7
 8000b80:	2620      	movs	r6, #32
 8000b82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b86:	eba2 0208 	sub.w	r2, r2, r8
 8000b8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b8e:	e766      	b.n	8000a5e <__udivmoddi4+0xfa>
 8000b90:	4601      	mov	r1, r0
 8000b92:	e718      	b.n	80009c6 <__udivmoddi4+0x62>
 8000b94:	4610      	mov	r0, r2
 8000b96:	e72c      	b.n	80009f2 <__udivmoddi4+0x8e>
 8000b98:	f1c6 0220 	rsb	r2, r6, #32
 8000b9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000ba0:	40b7      	lsls	r7, r6
 8000ba2:	40b1      	lsls	r1, r6
 8000ba4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ba8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bac:	430a      	orrs	r2, r1
 8000bae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bb2:	b2bc      	uxth	r4, r7
 8000bb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bb8:	0c11      	lsrs	r1, r2, #16
 8000bba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bbe:	fb08 f904 	mul.w	r9, r8, r4
 8000bc2:	40b0      	lsls	r0, r6
 8000bc4:	4589      	cmp	r9, r1
 8000bc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bca:	b280      	uxth	r0, r0
 8000bcc:	d93e      	bls.n	8000c4c <__udivmoddi4+0x2e8>
 8000bce:	1879      	adds	r1, r7, r1
 8000bd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bd4:	d201      	bcs.n	8000bda <__udivmoddi4+0x276>
 8000bd6:	4589      	cmp	r9, r1
 8000bd8:	d81f      	bhi.n	8000c1a <__udivmoddi4+0x2b6>
 8000bda:	eba1 0109 	sub.w	r1, r1, r9
 8000bde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be2:	fb09 f804 	mul.w	r8, r9, r4
 8000be6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bea:	b292      	uxth	r2, r2
 8000bec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bf0:	4542      	cmp	r2, r8
 8000bf2:	d229      	bcs.n	8000c48 <__udivmoddi4+0x2e4>
 8000bf4:	18ba      	adds	r2, r7, r2
 8000bf6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bfa:	d2c4      	bcs.n	8000b86 <__udivmoddi4+0x222>
 8000bfc:	4542      	cmp	r2, r8
 8000bfe:	d2c2      	bcs.n	8000b86 <__udivmoddi4+0x222>
 8000c00:	f1a9 0102 	sub.w	r1, r9, #2
 8000c04:	443a      	add	r2, r7
 8000c06:	e7be      	b.n	8000b86 <__udivmoddi4+0x222>
 8000c08:	45f0      	cmp	r8, lr
 8000c0a:	d29d      	bcs.n	8000b48 <__udivmoddi4+0x1e4>
 8000c0c:	ebbe 0302 	subs.w	r3, lr, r2
 8000c10:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c14:	3801      	subs	r0, #1
 8000c16:	46e1      	mov	r9, ip
 8000c18:	e796      	b.n	8000b48 <__udivmoddi4+0x1e4>
 8000c1a:	eba7 0909 	sub.w	r9, r7, r9
 8000c1e:	4449      	add	r1, r9
 8000c20:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c24:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c28:	fb09 f804 	mul.w	r8, r9, r4
 8000c2c:	e7db      	b.n	8000be6 <__udivmoddi4+0x282>
 8000c2e:	4673      	mov	r3, lr
 8000c30:	e77f      	b.n	8000b32 <__udivmoddi4+0x1ce>
 8000c32:	4650      	mov	r0, sl
 8000c34:	e766      	b.n	8000b04 <__udivmoddi4+0x1a0>
 8000c36:	4608      	mov	r0, r1
 8000c38:	e6fd      	b.n	8000a36 <__udivmoddi4+0xd2>
 8000c3a:	443b      	add	r3, r7
 8000c3c:	3a02      	subs	r2, #2
 8000c3e:	e733      	b.n	8000aa8 <__udivmoddi4+0x144>
 8000c40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c44:	443b      	add	r3, r7
 8000c46:	e71c      	b.n	8000a82 <__udivmoddi4+0x11e>
 8000c48:	4649      	mov	r1, r9
 8000c4a:	e79c      	b.n	8000b86 <__udivmoddi4+0x222>
 8000c4c:	eba1 0109 	sub.w	r1, r1, r9
 8000c50:	46c4      	mov	ip, r8
 8000c52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c56:	fb09 f804 	mul.w	r8, r9, r4
 8000c5a:	e7c4      	b.n	8000be6 <__udivmoddi4+0x282>

08000c5c <__aeabi_idiv0>:
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <generate_lookup_table>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void generate_lookup_table(){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
	for(int i=0;i<BUFFER_SIZE;i++){
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	e029      	b.n	8000cc0 <generate_lookup_table+0x60>
		float angle=(2.0f*M_PI)/BUFFER_SIZE;
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd8 <generate_lookup_table+0x78>)
 8000c6e:	603b      	str	r3, [r7, #0]
		sine_lookup_table[i]=(uint16_t)((sin(angle)+1.0f)*49.5f);
 8000c70:	6838      	ldr	r0, [r7, #0]
 8000c72:	f7ff fd37 	bl	80006e4 <__aeabi_f2d>
 8000c76:	4602      	mov	r2, r0
 8000c78:	460b      	mov	r3, r1
 8000c7a:	ec43 2b10 	vmov	d0, r2, r3
 8000c7e:	f002 fb3b 	bl	80032f8 <sin>
 8000c82:	ec51 0b10 	vmov	r0, r1, d0
 8000c86:	f04f 0200 	mov.w	r2, #0
 8000c8a:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <generate_lookup_table+0x7c>)
 8000c8c:	f7ff fbcc 	bl	8000428 <__adddf3>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	4610      	mov	r0, r2
 8000c96:	4619      	mov	r1, r3
 8000c98:	a30d      	add	r3, pc, #52	@ (adr r3, 8000cd0 <generate_lookup_table+0x70>)
 8000c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c9e:	f7ff fa93 	bl	80001c8 <__aeabi_dmul>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f7ff fe23 	bl	80008f4 <__aeabi_d2uiz>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b299      	uxth	r1, r3
 8000cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce0 <generate_lookup_table+0x80>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<BUFFER_SIZE;i++){
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b63      	cmp	r3, #99	@ 0x63
 8000cc4:	ddd2      	ble.n	8000c6c <generate_lookup_table+0xc>
	}
}
 8000cc6:	bf00      	nop
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	00000000 	.word	0x00000000
 8000cd4:	4048c000 	.word	0x4048c000
 8000cd8:	3d80adfd 	.word	0x3d80adfd
 8000cdc:	3ff00000 	.word	0x3ff00000
 8000ce0:	200000e4 	.word	0x200000e4

08000ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cea:	f000 fa87 	bl	80011fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cee:	f000 f81d 	bl	8000d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf2:	f000 f901 	bl	8000ef8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cf6:	f000 f8df 	bl	8000eb8 <MX_DMA_Init>
  MX_DAC_Init();
 8000cfa:	f000 f87f 	bl	8000dfc <MX_DAC_Init>
  MX_TIM6_Init();
 8000cfe:	f000 f8a7 	bl	8000e50 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  generate_lookup_table();
 8000d02:	f7ff ffad 	bl	8000c60 <generate_lookup_table>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t *)sine_lookup_table, BUFFER_SIZE, DAC_ALIGN_12B_R);
 8000d06:	2300      	movs	r3, #0
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2364      	movs	r3, #100	@ 0x64
 8000d0c:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <main+0x3c>)
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4804      	ldr	r0, [pc, #16]	@ (8000d24 <main+0x40>)
 8000d12:	f000 fc19 	bl	8001548 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim6);
 8000d16:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <main+0x44>)
 8000d18:	f002 f800 	bl	8002d1c <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <main+0x38>
 8000d20:	200000e4 	.word	0x200000e4
 8000d24:	20000028 	.word	0x20000028
 8000d28:	2000009c 	.word	0x2000009c

08000d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b094      	sub	sp, #80	@ 0x50
 8000d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d32:	f107 0320 	add.w	r3, r7, #32
 8000d36:	2230      	movs	r2, #48	@ 0x30
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f002 faae 	bl	800329c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d50:	2300      	movs	r3, #0
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <SystemClock_Config+0xc8>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d58:	4a26      	ldr	r2, [pc, #152]	@ (8000df4 <SystemClock_Config+0xc8>)
 8000d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d60:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <SystemClock_Config+0xc8>)
 8000d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a20      	ldr	r2, [pc, #128]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d7a:	6013      	str	r3, [r2, #0]
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000df8 <SystemClock_Config+0xcc>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d92:	2302      	movs	r3, #2
 8000d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d9c:	2308      	movs	r3, #8
 8000d9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000da0:	2354      	movs	r3, #84	@ 0x54
 8000da2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000da4:	2302      	movs	r3, #2
 8000da6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000da8:	2304      	movs	r3, #4
 8000daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dac:	f107 0320 	add.w	r3, r7, #32
 8000db0:	4618      	mov	r0, r3
 8000db2:	f001 fb01 	bl	80023b8 <HAL_RCC_OscConfig>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000dbc:	f000 f8c4 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	2102      	movs	r1, #2
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f001 fd63 	bl	80028a8 <HAL_RCC_ClockConfig>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000de8:	f000 f8ae 	bl	8000f48 <Error_Handler>
  }
}
 8000dec:	bf00      	nop
 8000dee:	3750      	adds	r7, #80	@ 0x50
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40007000 	.word	0x40007000

08000dfc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e02:	463b      	mov	r3, r7
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <MX_DAC_Init+0x4c>)
 8000e0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e4c <MX_DAC_Init+0x50>)
 8000e0e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000e10:	480d      	ldr	r0, [pc, #52]	@ (8000e48 <MX_DAC_Init+0x4c>)
 8000e12:	f000 fb76 	bl	8001502 <HAL_DAC_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000e1c:	f000 f894 	bl	8000f48 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000e20:	2304      	movs	r3, #4
 8000e22:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e24:	2300      	movs	r3, #0
 8000e26:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e28:	463b      	mov	r3, r7
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <MX_DAC_Init+0x4c>)
 8000e30:	f000 fcc8 	bl	80017c4 <HAL_DAC_ConfigChannel>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000e3a:	f000 f885 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000028 	.word	0x20000028
 8000e4c:	40007400 	.word	0x40007400

08000e50 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e56:	463b      	mov	r3, r7
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <MX_TIM6_Init+0x64>)
 8000e62:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e66:	2253      	movs	r2, #83	@ 0x53
 8000e68:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e72:	2263      	movs	r2, #99	@ 0x63
 8000e74:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e7c:	480c      	ldr	r0, [pc, #48]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e7e:	f001 fefd 	bl	8002c7c <HAL_TIM_Base_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8000e88:	f000 f85e 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e8c:	2320      	movs	r3, #32
 8000e8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e94:	463b      	mov	r3, r7
 8000e96:	4619      	mov	r1, r3
 8000e98:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <MX_TIM6_Init+0x60>)
 8000e9a:	f002 f96f 	bl	800317c <HAL_TIMEx_MasterConfigSynchronization>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8000ea4:	f000 f850 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	2000009c 	.word	0x2000009c
 8000eb4:	40001000 	.word	0x40001000

08000eb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <MX_DMA_Init+0x3c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef4 <MX_DMA_Init+0x3c>)
 8000ec8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <MX_DMA_Init+0x3c>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	2010      	movs	r0, #16
 8000ee0:	f000 fad9 	bl	8001496 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ee4:	2010      	movs	r0, #16
 8000ee6:	f000 faf2 	bl	80014ce <HAL_NVIC_EnableIRQ>

}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40023800 	.word	0x40023800

08000ef8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	4a0f      	ldr	r2, [pc, #60]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	603b      	str	r3, [r7, #0]
 8000f1e:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a08      	ldr	r2, [pc, #32]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_GPIO_Init+0x4c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	603b      	str	r3, [r7, #0]
 8000f34:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40023800 	.word	0x40023800

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <Error_Handler+0x8>

08000f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f62:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	603b      	str	r3, [r7, #0]
 8000f7a:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	4a08      	ldr	r2, [pc, #32]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f86:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_MspInit+0x4c>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	@ 0x28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a33      	ldr	r2, [pc, #204]	@ (8001090 <HAL_DAC_MspInit+0xec>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d160      	bne.n	8001088 <HAL_DAC_MspInit+0xe4>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	4b32      	ldr	r3, [pc, #200]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fce:	4a31      	ldr	r2, [pc, #196]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000fd0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a2a      	ldr	r2, [pc, #168]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b28      	ldr	r3, [pc, #160]	@ (8001094 <HAL_DAC_MspInit+0xf0>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ffe:	2310      	movs	r3, #16
 8001000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001002:	2303      	movs	r3, #3
 8001004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	4821      	ldr	r0, [pc, #132]	@ (8001098 <HAL_DAC_MspInit+0xf4>)
 8001012:	f001 f835 	bl	8002080 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001016:	4b21      	ldr	r3, [pc, #132]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001018:	4a21      	ldr	r2, [pc, #132]	@ (80010a0 <HAL_DAC_MspInit+0xfc>)
 800101a:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800101c:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 800101e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001022:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001026:	2240      	movs	r2, #64	@ 0x40
 8001028:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001032:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001036:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001038:	4b18      	ldr	r3, [pc, #96]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 800103a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800103e:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001040:	4b16      	ldr	r3, [pc, #88]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001042:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001046:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001048:	4b14      	ldr	r3, [pc, #80]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 800104a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800104e:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001056:	4b11      	ldr	r3, [pc, #68]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001058:	2200      	movs	r2, #0
 800105a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800105c:	480f      	ldr	r0, [pc, #60]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 800105e:	f000 fc9f 	bl	80019a0 <HAL_DMA_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001068:	f7ff ff6e 	bl	8000f48 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a0b      	ldr	r2, [pc, #44]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	4a0a      	ldr	r2, [pc, #40]	@ (800109c <HAL_DAC_MspInit+0xf8>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2036      	movs	r0, #54	@ 0x36
 800107e:	f000 fa0a 	bl	8001496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001082:	2036      	movs	r0, #54	@ 0x36
 8001084:	f000 fa23 	bl	80014ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40007400 	.word	0x40007400
 8001094:	40023800 	.word	0x40023800
 8001098:	40020000 	.word	0x40020000
 800109c:	2000003c 	.word	0x2000003c
 80010a0:	40026088 	.word	0x40026088

080010a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0e      	ldr	r2, [pc, #56]	@ (80010ec <HAL_TIM_Base_MspInit+0x48>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d115      	bne.n	80010e2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b0d      	ldr	r3, [pc, #52]	@ (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010be:	4a0c      	ldr	r2, [pc, #48]	@ (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010c0:	f043 0310 	orr.w	r3, r3, #16
 80010c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010c6:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <HAL_TIM_Base_MspInit+0x4c>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	f003 0310 	and.w	r3, r3, #16
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2036      	movs	r0, #54	@ 0x36
 80010d8:	f000 f9dd 	bl	8001496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010dc:	2036      	movs	r0, #54	@ 0x36
 80010de:	f000 f9f6 	bl	80014ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40001000 	.word	0x40001000
 80010f0:	40023800 	.word	0x40023800

080010f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <NMI_Handler+0x4>

080010fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <HardFault_Handler+0x4>

08001104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <MemManage_Handler+0x4>

0800110c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <BusFault_Handler+0x4>

08001114 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <UsageFault_Handler+0x4>

0800111c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800114a:	f000 f8a9 	bl	80012a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001158:	4802      	ldr	r0, [pc, #8]	@ (8001164 <DMA1_Stream5_IRQHandler+0x10>)
 800115a:	f000 fd27 	bl	8001bac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	2000003c 	.word	0x2000003c

08001168 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800116c:	4803      	ldr	r0, [pc, #12]	@ (800117c <TIM6_DAC_IRQHandler+0x14>)
 800116e:	f000 faab 	bl	80016c8 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8001172:	4803      	ldr	r0, [pc, #12]	@ (8001180 <TIM6_DAC_IRQHandler+0x18>)
 8001174:	f001 fe3a 	bl	8002dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000028 	.word	0x20000028
 8001180:	2000009c 	.word	0x2000009c

08001184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <SystemInit+0x20>)
 800118a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800118e:	4a05      	ldr	r2, [pc, #20]	@ (80011a4 <SystemInit+0x20>)
 8001190:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001194:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011e0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011ac:	f7ff ffea 	bl	8001184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011b0:	480c      	ldr	r0, [pc, #48]	@ (80011e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011b2:	490d      	ldr	r1, [pc, #52]	@ (80011e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b4:	4a0d      	ldr	r2, [pc, #52]	@ (80011ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b8:	e002      	b.n	80011c0 <LoopCopyDataInit>

080011ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011be:	3304      	adds	r3, #4

080011c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c4:	d3f9      	bcc.n	80011ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c6:	4a0a      	ldr	r2, [pc, #40]	@ (80011f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011c8:	4c0a      	ldr	r4, [pc, #40]	@ (80011f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011cc:	e001      	b.n	80011d2 <LoopFillZerobss>

080011ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d0:	3204      	adds	r2, #4

080011d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d4:	d3fb      	bcc.n	80011ce <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80011d6:	f002 f869 	bl	80032ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011da:	f7ff fd83 	bl	8000ce4 <main>
  bx  lr    
 80011de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011ec:	08004558 	.word	0x08004558
  ldr r2, =_sbss
 80011f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011f4:	200001b0 	.word	0x200001b0

080011f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f8:	e7fe      	b.n	80011f8 <ADC_IRQHandler>
	...

080011fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001200:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <HAL_Init+0x40>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <HAL_Init+0x40>)
 8001206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800120a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <HAL_Init+0x40>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <HAL_Init+0x40>)
 8001212:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001216:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <HAL_Init+0x40>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a07      	ldr	r2, [pc, #28]	@ (800123c <HAL_Init+0x40>)
 800121e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001222:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001224:	2003      	movs	r0, #3
 8001226:	f000 f92b 	bl	8001480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800122a:	200f      	movs	r0, #15
 800122c:	f000 f808 	bl	8001240 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001230:	f7ff fe90 	bl	8000f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023c00 	.word	0x40023c00

08001240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_InitTick+0x54>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <HAL_InitTick+0x58>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001256:	fbb3 f3f1 	udiv	r3, r3, r1
 800125a:	fbb2 f3f3 	udiv	r3, r2, r3
 800125e:	4618      	mov	r0, r3
 8001260:	f000 f943 	bl	80014ea <HAL_SYSTICK_Config>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e00e      	b.n	800128c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b0f      	cmp	r3, #15
 8001272:	d80a      	bhi.n	800128a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001274:	2200      	movs	r2, #0
 8001276:	6879      	ldr	r1, [r7, #4]
 8001278:	f04f 30ff 	mov.w	r0, #4294967295
 800127c:	f000 f90b 	bl	8001496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001280:	4a06      	ldr	r2, [pc, #24]	@ (800129c <HAL_InitTick+0x5c>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
 8001288:	e000      	b.n	800128c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
}
 800128c:	4618      	mov	r0, r3
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000000 	.word	0x20000000
 8001298:	20000008 	.word	0x20000008
 800129c:	20000004 	.word	0x20000004

080012a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <HAL_IncTick+0x20>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <HAL_IncTick+0x24>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4413      	add	r3, r2
 80012b0:	4a04      	ldr	r2, [pc, #16]	@ (80012c4 <HAL_IncTick+0x24>)
 80012b2:	6013      	str	r3, [r2, #0]
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000008 	.word	0x20000008
 80012c4:	200001ac 	.word	0x200001ac

080012c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return uwTick;
 80012cc:	4b03      	ldr	r3, [pc, #12]	@ (80012dc <HAL_GetTick+0x14>)
 80012ce:	681b      	ldr	r3, [r3, #0]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	200001ac 	.word	0x200001ac

080012e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <__NVIC_SetPriorityGrouping+0x44>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012fc:	4013      	ands	r3, r2
 80012fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001308:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800130c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001312:	4a04      	ldr	r2, [pc, #16]	@ (8001324 <__NVIC_SetPriorityGrouping+0x44>)
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	60d3      	str	r3, [r2, #12]
}
 8001318:	bf00      	nop
 800131a:	3714      	adds	r7, #20
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800132c:	4b04      	ldr	r3, [pc, #16]	@ (8001340 <__NVIC_GetPriorityGrouping+0x18>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	f003 0307 	and.w	r3, r3, #7
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	2b00      	cmp	r3, #0
 8001354:	db0b      	blt.n	800136e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	f003 021f 	and.w	r2, r3, #31
 800135c:	4907      	ldr	r1, [pc, #28]	@ (800137c <__NVIC_EnableIRQ+0x38>)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	095b      	lsrs	r3, r3, #5
 8001364:	2001      	movs	r0, #1
 8001366:	fa00 f202 	lsl.w	r2, r0, r2
 800136a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000e100 	.word	0xe000e100

08001380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001390:	2b00      	cmp	r3, #0
 8001392:	db0a      	blt.n	80013aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	b2da      	uxtb	r2, r3
 8001398:	490c      	ldr	r1, [pc, #48]	@ (80013cc <__NVIC_SetPriority+0x4c>)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	0112      	lsls	r2, r2, #4
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	440b      	add	r3, r1
 80013a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013a8:	e00a      	b.n	80013c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	4908      	ldr	r1, [pc, #32]	@ (80013d0 <__NVIC_SetPriority+0x50>)
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	3b04      	subs	r3, #4
 80013b8:	0112      	lsls	r2, r2, #4
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	440b      	add	r3, r1
 80013be:	761a      	strb	r2, [r3, #24]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000e100 	.word	0xe000e100
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b089      	sub	sp, #36	@ 0x24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f003 0307 	and.w	r3, r3, #7
 80013e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	f1c3 0307 	rsb	r3, r3, #7
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	bf28      	it	cs
 80013f2:	2304      	movcs	r3, #4
 80013f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3304      	adds	r3, #4
 80013fa:	2b06      	cmp	r3, #6
 80013fc:	d902      	bls.n	8001404 <NVIC_EncodePriority+0x30>
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3b03      	subs	r3, #3
 8001402:	e000      	b.n	8001406 <NVIC_EncodePriority+0x32>
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	f04f 32ff 	mov.w	r2, #4294967295
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43da      	mvns	r2, r3
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	401a      	ands	r2, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800141c:	f04f 31ff 	mov.w	r1, #4294967295
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	fa01 f303 	lsl.w	r3, r1, r3
 8001426:	43d9      	mvns	r1, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	4313      	orrs	r3, r2
         );
}
 800142e:	4618      	mov	r0, r3
 8001430:	3724      	adds	r7, #36	@ 0x24
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
	...

0800143c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3b01      	subs	r3, #1
 8001448:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800144c:	d301      	bcc.n	8001452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800144e:	2301      	movs	r3, #1
 8001450:	e00f      	b.n	8001472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001452:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <SysTick_Config+0x40>)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3b01      	subs	r3, #1
 8001458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800145a:	210f      	movs	r1, #15
 800145c:	f04f 30ff 	mov.w	r0, #4294967295
 8001460:	f7ff ff8e 	bl	8001380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <SysTick_Config+0x40>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800146a:	4b04      	ldr	r3, [pc, #16]	@ (800147c <SysTick_Config+0x40>)
 800146c:	2207      	movs	r2, #7
 800146e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	e000e010 	.word	0xe000e010

08001480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ff29 	bl	80012e0 <__NVIC_SetPriorityGrouping>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001496:	b580      	push	{r7, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af00      	add	r7, sp, #0
 800149c:	4603      	mov	r3, r0
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014a8:	f7ff ff3e 	bl	8001328 <__NVIC_GetPriorityGrouping>
 80014ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	68b9      	ldr	r1, [r7, #8]
 80014b2:	6978      	ldr	r0, [r7, #20]
 80014b4:	f7ff ff8e 	bl	80013d4 <NVIC_EncodePriority>
 80014b8:	4602      	mov	r2, r0
 80014ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014be:	4611      	mov	r1, r2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff5d 	bl	8001380 <__NVIC_SetPriority>
}
 80014c6:	bf00      	nop
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	4603      	mov	r3, r0
 80014d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff31 	bl	8001344 <__NVIC_EnableIRQ>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ffa2 	bl	800143c <SysTick_Config>
 80014f8:	4603      	mov	r3, r0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e014      	b.n	800153e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	791b      	ldrb	r3, [r3, #4]
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d105      	bne.n	800152a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff fd3d 	bl	8000fa4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2202      	movs	r2, #2
 800152e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
 8001554:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e0a2      	b.n	80016a6 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	795b      	ldrb	r3, [r3, #5]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d101      	bne.n	800156c <HAL_DAC_Start_DMA+0x24>
 8001568:	2302      	movs	r3, #2
 800156a:	e09c      	b.n	80016a6 <HAL_DAC_Start_DMA+0x15e>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2201      	movs	r2, #1
 8001570:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2202      	movs	r2, #2
 8001576:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d129      	bne.n	80015d2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	4a4b      	ldr	r2, [pc, #300]	@ (80016b0 <HAL_DAC_Start_DMA+0x168>)
 8001584:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	4a4a      	ldr	r2, [pc, #296]	@ (80016b4 <HAL_DAC_Start_DMA+0x16c>)
 800158c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	4a49      	ldr	r2, [pc, #292]	@ (80016b8 <HAL_DAC_Start_DMA+0x170>)
 8001594:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80015a4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80015a6:	6a3b      	ldr	r3, [r7, #32]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d003      	beq.n	80015b4 <HAL_DAC_Start_DMA+0x6c>
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d005      	beq.n	80015be <HAL_DAC_Start_DMA+0x76>
 80015b2:	e009      	b.n	80015c8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	3308      	adds	r3, #8
 80015ba:	613b      	str	r3, [r7, #16]
        break;
 80015bc:	e033      	b.n	8001626 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	330c      	adds	r3, #12
 80015c4:	613b      	str	r3, [r7, #16]
        break;
 80015c6:	e02e      	b.n	8001626 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3310      	adds	r3, #16
 80015ce:	613b      	str	r3, [r7, #16]
        break;
 80015d0:	e029      	b.n	8001626 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	4a39      	ldr	r2, [pc, #228]	@ (80016bc <HAL_DAC_Start_DMA+0x174>)
 80015d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	4a38      	ldr	r2, [pc, #224]	@ (80016c0 <HAL_DAC_Start_DMA+0x178>)
 80015e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	4a37      	ldr	r2, [pc, #220]	@ (80016c4 <HAL_DAC_Start_DMA+0x17c>)
 80015e8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80015f8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d003      	beq.n	8001608 <HAL_DAC_Start_DMA+0xc0>
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	2b04      	cmp	r3, #4
 8001604:	d005      	beq.n	8001612 <HAL_DAC_Start_DMA+0xca>
 8001606:	e009      	b.n	800161c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3314      	adds	r3, #20
 800160e:	613b      	str	r3, [r7, #16]
        break;
 8001610:	e009      	b.n	8001626 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	3318      	adds	r3, #24
 8001618:	613b      	str	r3, [r7, #16]
        break;
 800161a:	e004      	b.n	8001626 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	331c      	adds	r3, #28
 8001622:	613b      	str	r3, [r7, #16]
        break;
 8001624:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d111      	bne.n	8001650 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800163a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6898      	ldr	r0, [r3, #8]
 8001640:	6879      	ldr	r1, [r7, #4]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	f000 fa59 	bl	8001afc <HAL_DMA_Start_IT>
 800164a:	4603      	mov	r3, r0
 800164c:	75fb      	strb	r3, [r7, #23]
 800164e:	e010      	b.n	8001672 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800165e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	68d8      	ldr	r0, [r3, #12]
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	f000 fa47 	bl	8001afc <HAL_DMA_Start_IT>
 800166e:	4603      	mov	r3, r0
 8001670:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2200      	movs	r2, #0
 8001676:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001678:	7dfb      	ldrb	r3, [r7, #23]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10c      	bne.n	8001698 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6819      	ldr	r1, [r3, #0]
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	f003 0310 	and.w	r3, r3, #16
 800168a:	2201      	movs	r2, #1
 800168c:	409a      	lsls	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	e005      	b.n	80016a4 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	f043 0204 	orr.w	r2, r3, #4
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80016a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	08001877 	.word	0x08001877
 80016b4:	08001899 	.word	0x08001899
 80016b8:	080018b5 	.word	0x080018b5
 80016bc:	08001933 	.word	0x08001933
 80016c0:	08001955 	.word	0x08001955
 80016c4:	08001971 	.word	0x08001971

080016c8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016de:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d01d      	beq.n	8001726 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d018      	beq.n	8001726 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2204      	movs	r2, #4
 80016f8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	f043 0201 	orr.w	r2, r3, #1
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800170e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800171e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f000 f845 	bl	80017b0 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d01d      	beq.n	800176c <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d018      	beq.n	800176c <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2204      	movs	r2, #4
 800173e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	f043 0202 	orr.w	r2, r3, #2
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001754:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001764:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f8d9 	bl	800191e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	@ 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017d0:	2300      	movs	r3, #0
 80017d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d002      	beq.n	80017e0 <HAL_DAC_ConfigChannel+0x1c>
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e042      	b.n	800186a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	795b      	ldrb	r3, [r3, #5]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <HAL_DAC_ConfigChannel+0x2c>
 80017ec:	2302      	movs	r3, #2
 80017ee:	e03c      	b.n	800186a <HAL_DAC_ConfigChannel+0xa6>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2201      	movs	r2, #1
 80017f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2202      	movs	r2, #2
 80017fa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f003 0310 	and.w	r3, r3, #16
 800180a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001812:	43db      	mvns	r3, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	4013      	ands	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	4313      	orrs	r3, r2
 8001824:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f003 0310 	and.w	r3, r3, #16
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f003 0310 	and.w	r3, r3, #16
 800184c:	22c0      	movs	r2, #192	@ 0xc0
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43da      	mvns	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	400a      	ands	r2, r1
 800185a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2201      	movs	r2, #1
 8001860:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001868:	7ffb      	ldrb	r3, [r7, #31]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3724      	adds	r7, #36	@ 0x24
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001882:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff ff75 	bl	8001774 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2201      	movs	r2, #1
 800188e:	711a      	strb	r2, [r3, #4]
}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018a4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f7ff ff6e 	bl	8001788 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	f043 0204 	orr.w	r2, r3, #4
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f7ff ff64 	bl	800179c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2201      	movs	r2, #1
 80018d8:	711a      	strb	r2, [r3, #4]
}
 80018da:	bf00      	nop
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800193e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001940:	68f8      	ldr	r0, [r7, #12]
 8001942:	f7ff ffce 	bl	80018e2 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2201      	movs	r2, #1
 800194a:	711a      	strb	r2, [r3, #4]
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001960:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f7ff ffc7 	bl	80018f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001968:	bf00      	nop
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800197c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	f043 0204 	orr.w	r2, r3, #4
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f7ff ffbd 	bl	800190a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2201      	movs	r2, #1
 8001994:	711a      	strb	r2, [r3, #4]
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019ac:	f7ff fc8c 	bl	80012c8 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e099      	b.n	8001af0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2202      	movs	r2, #2
 80019c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0201 	bic.w	r2, r2, #1
 80019da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019dc:	e00f      	b.n	80019fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019de:	f7ff fc73 	bl	80012c8 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b05      	cmp	r3, #5
 80019ea:	d908      	bls.n	80019fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2220      	movs	r2, #32
 80019f0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2203      	movs	r2, #3
 80019f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e078      	b.n	8001af0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1e8      	bne.n	80019de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	4b38      	ldr	r3, [pc, #224]	@ (8001af8 <HAL_DMA_Init+0x158>)
 8001a18:	4013      	ands	r3, r2
 8001a1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a54:	2b04      	cmp	r3, #4
 8001a56:	d107      	bne.n	8001a68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	4313      	orrs	r3, r2
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	f023 0307 	bic.w	r3, r3, #7
 8001a7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d117      	bne.n	8001ac2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a96:	697a      	ldr	r2, [r7, #20]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00e      	beq.n	8001ac2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 fa6f 	bl	8001f88 <DMA_CheckFifoParam>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d008      	beq.n	8001ac2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2240      	movs	r2, #64	@ 0x40
 8001ab4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e016      	b.n	8001af0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 fa26 	bl	8001f1c <DMA_CalcBaseAndBitshift>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad8:	223f      	movs	r2, #63	@ 0x3f
 8001ada:	409a      	lsls	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	f010803f 	.word	0xf010803f

08001afc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
 8001b08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b12:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d101      	bne.n	8001b22 <HAL_DMA_Start_IT+0x26>
 8001b1e:	2302      	movs	r3, #2
 8001b20:	e040      	b.n	8001ba4 <HAL_DMA_Start_IT+0xa8>
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2201      	movs	r2, #1
 8001b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d12f      	bne.n	8001b96 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2202      	movs	r2, #2
 8001b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2200      	movs	r2, #0
 8001b42:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	68f8      	ldr	r0, [r7, #12]
 8001b4c:	f000 f9b8 	bl	8001ec0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b54:	223f      	movs	r2, #63	@ 0x3f
 8001b56:	409a      	lsls	r2, r3
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0216 	orr.w	r2, r2, #22
 8001b6a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d007      	beq.n	8001b84 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0208 	orr.w	r2, r2, #8
 8001b82:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f042 0201 	orr.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	e005      	b.n	8001ba2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001bb8:	4b8e      	ldr	r3, [pc, #568]	@ (8001df4 <HAL_DMA_IRQHandler+0x248>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a8e      	ldr	r2, [pc, #568]	@ (8001df8 <HAL_DMA_IRQHandler+0x24c>)
 8001bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc2:	0a9b      	lsrs	r3, r3, #10
 8001bc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd6:	2208      	movs	r2, #8
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d01a      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d013      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0204 	bic.w	r2, r2, #4
 8001bfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c04:	2208      	movs	r2, #8
 8001c06:	409a      	lsls	r2, r3
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c10:	f043 0201 	orr.w	r2, r3, #1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	409a      	lsls	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4013      	ands	r3, r2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d012      	beq.n	8001c4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	409a      	lsls	r2, r3
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c46:	f043 0202 	orr.w	r2, r3, #2
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c52:	2204      	movs	r2, #4
 8001c54:	409a      	lsls	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d012      	beq.n	8001c84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d00b      	beq.n	8001c84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c70:	2204      	movs	r2, #4
 8001c72:	409a      	lsls	r2, r3
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7c:	f043 0204 	orr.w	r2, r3, #4
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c88:	2210      	movs	r2, #16
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d043      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d03c      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca6:	2210      	movs	r2, #16
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d018      	beq.n	8001cee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d108      	bne.n	8001cdc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d024      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	4798      	blx	r3
 8001cda:	e01f      	b.n	8001d1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d01b      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	4798      	blx	r3
 8001cec:	e016      	b.n	8001d1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d107      	bne.n	8001d0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0208 	bic.w	r2, r2, #8
 8001d0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d20:	2220      	movs	r2, #32
 8001d22:	409a      	lsls	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 808f 	beq.w	8001e4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 8087 	beq.w	8001e4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d42:	2220      	movs	r2, #32
 8001d44:	409a      	lsls	r2, r3
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b05      	cmp	r3, #5
 8001d54:	d136      	bne.n	8001dc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0216 	bic.w	r2, r2, #22
 8001d64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695a      	ldr	r2, [r3, #20]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d103      	bne.n	8001d86 <HAL_DMA_IRQHandler+0x1da>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d007      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0208 	bic.w	r2, r2, #8
 8001d94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	223f      	movs	r2, #63	@ 0x3f
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d07e      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	4798      	blx	r3
        }
        return;
 8001dc2:	e079      	b.n	8001eb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d01d      	beq.n	8001e0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10d      	bne.n	8001dfc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d031      	beq.n	8001e4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	4798      	blx	r3
 8001df0:	e02c      	b.n	8001e4c <HAL_DMA_IRQHandler+0x2a0>
 8001df2:	bf00      	nop
 8001df4:	20000000 	.word	0x20000000
 8001df8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d023      	beq.n	8001e4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	4798      	blx	r3
 8001e0c:	e01e      	b.n	8001e4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d10f      	bne.n	8001e3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f022 0210 	bic.w	r2, r2, #16
 8001e2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d032      	beq.n	8001eba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d022      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2205      	movs	r2, #5
 8001e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0201 	bic.w	r2, r2, #1
 8001e76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d307      	bcc.n	8001e94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f2      	bne.n	8001e78 <HAL_DMA_IRQHandler+0x2cc>
 8001e92:	e000      	b.n	8001e96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d005      	beq.n	8001eba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	4798      	blx	r3
 8001eb6:	e000      	b.n	8001eba <HAL_DMA_IRQHandler+0x30e>
        return;
 8001eb8:	bf00      	nop
    }
  }
}
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001edc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2b40      	cmp	r3, #64	@ 0x40
 8001eec:	d108      	bne.n	8001f00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001efe:	e007      	b.n	8001f10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	60da      	str	r2, [r3, #12]
}
 8001f10:	bf00      	nop
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	3b10      	subs	r3, #16
 8001f2c:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <DMA_CalcBaseAndBitshift+0x64>)
 8001f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f36:	4a13      	ldr	r2, [pc, #76]	@ (8001f84 <DMA_CalcBaseAndBitshift+0x68>)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d909      	bls.n	8001f5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f52:	f023 0303 	bic.w	r3, r3, #3
 8001f56:	1d1a      	adds	r2, r3, #4
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f5c:	e007      	b.n	8001f6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f66:	f023 0303 	bic.w	r3, r3, #3
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	aaaaaaab 	.word	0xaaaaaaab
 8001f84:	08004368 	.word	0x08004368

08001f88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d11f      	bne.n	8001fe2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	d856      	bhi.n	8002056 <DMA_CheckFifoParam+0xce>
 8001fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8001fb0 <DMA_CheckFifoParam+0x28>)
 8001faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fae:	bf00      	nop
 8001fb0:	08001fc1 	.word	0x08001fc1
 8001fb4:	08001fd3 	.word	0x08001fd3
 8001fb8:	08001fc1 	.word	0x08001fc1
 8001fbc:	08002057 	.word	0x08002057
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d046      	beq.n	800205a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fd0:	e043      	b.n	800205a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001fda:	d140      	bne.n	800205e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fe0:	e03d      	b.n	800205e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fea:	d121      	bne.n	8002030 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	2b03      	cmp	r3, #3
 8001ff0:	d837      	bhi.n	8002062 <DMA_CheckFifoParam+0xda>
 8001ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff8 <DMA_CheckFifoParam+0x70>)
 8001ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff8:	08002009 	.word	0x08002009
 8001ffc:	0800200f 	.word	0x0800200f
 8002000:	08002009 	.word	0x08002009
 8002004:	08002021 	.word	0x08002021
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
      break;
 800200c:	e030      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002012:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d025      	beq.n	8002066 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800201e:	e022      	b.n	8002066 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002024:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002028:	d11f      	bne.n	800206a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800202e:	e01c      	b.n	800206a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d903      	bls.n	800203e <DMA_CheckFifoParam+0xb6>
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b03      	cmp	r3, #3
 800203a:	d003      	beq.n	8002044 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800203c:	e018      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	73fb      	strb	r3, [r7, #15]
      break;
 8002042:	e015      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002048:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00e      	beq.n	800206e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	73fb      	strb	r3, [r7, #15]
      break;
 8002054:	e00b      	b.n	800206e <DMA_CheckFifoParam+0xe6>
      break;
 8002056:	bf00      	nop
 8002058:	e00a      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;
 800205a:	bf00      	nop
 800205c:	e008      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;
 800205e:	bf00      	nop
 8002060:	e006      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;
 8002062:	bf00      	nop
 8002064:	e004      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;
 8002066:	bf00      	nop
 8002068:	e002      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;   
 800206a:	bf00      	nop
 800206c:	e000      	b.n	8002070 <DMA_CheckFifoParam+0xe8>
      break;
 800206e:	bf00      	nop
    }
  } 
  
  return status; 
 8002070:	7bfb      	ldrb	r3, [r7, #15]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop

08002080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002080:	b480      	push	{r7}
 8002082:	b089      	sub	sp, #36	@ 0x24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
 800209a:	e16b      	b.n	8002374 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800209c:	2201      	movs	r2, #1
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4013      	ands	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	f040 815a 	bne.w	800236e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d005      	beq.n	80020d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d130      	bne.n	8002134 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4013      	ands	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	091b      	lsrs	r3, r3, #4
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b03      	cmp	r3, #3
 800213e:	d017      	beq.n	8002170 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	2203      	movs	r2, #3
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4313      	orrs	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d123      	bne.n	80021c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	08da      	lsrs	r2, r3, #3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3208      	adds	r2, #8
 8002184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002188:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	220f      	movs	r2, #15
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	08da      	lsrs	r2, r3, #3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3208      	adds	r2, #8
 80021be:	69b9      	ldr	r1, [r7, #24]
 80021c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4013      	ands	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0203 	and.w	r2, r3, #3
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80b4 	beq.w	800236e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	4b60      	ldr	r3, [pc, #384]	@ (800238c <HAL_GPIO_Init+0x30c>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	4a5f      	ldr	r2, [pc, #380]	@ (800238c <HAL_GPIO_Init+0x30c>)
 8002210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002214:	6453      	str	r3, [r2, #68]	@ 0x44
 8002216:	4b5d      	ldr	r3, [pc, #372]	@ (800238c <HAL_GPIO_Init+0x30c>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002222:	4a5b      	ldr	r2, [pc, #364]	@ (8002390 <HAL_GPIO_Init+0x310>)
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	089b      	lsrs	r3, r3, #2
 8002228:	3302      	adds	r3, #2
 800222a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800222e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	220f      	movs	r2, #15
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a52      	ldr	r2, [pc, #328]	@ (8002394 <HAL_GPIO_Init+0x314>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d02b      	beq.n	80022a6 <HAL_GPIO_Init+0x226>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a51      	ldr	r2, [pc, #324]	@ (8002398 <HAL_GPIO_Init+0x318>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d025      	beq.n	80022a2 <HAL_GPIO_Init+0x222>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a50      	ldr	r2, [pc, #320]	@ (800239c <HAL_GPIO_Init+0x31c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d01f      	beq.n	800229e <HAL_GPIO_Init+0x21e>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a4f      	ldr	r2, [pc, #316]	@ (80023a0 <HAL_GPIO_Init+0x320>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d019      	beq.n	800229a <HAL_GPIO_Init+0x21a>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a4e      	ldr	r2, [pc, #312]	@ (80023a4 <HAL_GPIO_Init+0x324>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d013      	beq.n	8002296 <HAL_GPIO_Init+0x216>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4d      	ldr	r2, [pc, #308]	@ (80023a8 <HAL_GPIO_Init+0x328>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d00d      	beq.n	8002292 <HAL_GPIO_Init+0x212>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a4c      	ldr	r2, [pc, #304]	@ (80023ac <HAL_GPIO_Init+0x32c>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d007      	beq.n	800228e <HAL_GPIO_Init+0x20e>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a4b      	ldr	r2, [pc, #300]	@ (80023b0 <HAL_GPIO_Init+0x330>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d101      	bne.n	800228a <HAL_GPIO_Init+0x20a>
 8002286:	2307      	movs	r3, #7
 8002288:	e00e      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 800228a:	2308      	movs	r3, #8
 800228c:	e00c      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 800228e:	2306      	movs	r3, #6
 8002290:	e00a      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 8002292:	2305      	movs	r3, #5
 8002294:	e008      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 8002296:	2304      	movs	r3, #4
 8002298:	e006      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 800229a:	2303      	movs	r3, #3
 800229c:	e004      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 800229e:	2302      	movs	r3, #2
 80022a0:	e002      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_GPIO_Init+0x228>
 80022a6:	2300      	movs	r3, #0
 80022a8:	69fa      	ldr	r2, [r7, #28]
 80022aa:	f002 0203 	and.w	r2, r2, #3
 80022ae:	0092      	lsls	r2, r2, #2
 80022b0:	4093      	lsls	r3, r2
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022b8:	4935      	ldr	r1, [pc, #212]	@ (8002390 <HAL_GPIO_Init+0x310>)
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	3302      	adds	r3, #2
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c6:	4b3b      	ldr	r3, [pc, #236]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ea:	4a32      	ldr	r2, [pc, #200]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022f0:	4b30      	ldr	r3, [pc, #192]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002314:	4a27      	ldr	r2, [pc, #156]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800231a:	4b26      	ldr	r3, [pc, #152]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	43db      	mvns	r3, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4013      	ands	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	4313      	orrs	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800233e:	4a1d      	ldr	r2, [pc, #116]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002344:	4b1b      	ldr	r3, [pc, #108]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d003      	beq.n	8002368 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002368:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <HAL_GPIO_Init+0x334>)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3301      	adds	r3, #1
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	2b0f      	cmp	r3, #15
 8002378:	f67f ae90 	bls.w	800209c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	3724      	adds	r7, #36	@ 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800
 8002390:	40013800 	.word	0x40013800
 8002394:	40020000 	.word	0x40020000
 8002398:	40020400 	.word	0x40020400
 800239c:	40020800 	.word	0x40020800
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40021400 	.word	0x40021400
 80023ac:	40021800 	.word	0x40021800
 80023b0:	40021c00 	.word	0x40021c00
 80023b4:	40013c00 	.word	0x40013c00

080023b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e267      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d075      	beq.n	80024c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023d6:	4b88      	ldr	r3, [pc, #544]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d00c      	beq.n	80023fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023e2:	4b85      	ldr	r3, [pc, #532]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d112      	bne.n	8002414 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ee:	4b82      	ldr	r3, [pc, #520]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023fa:	d10b      	bne.n	8002414 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023fc:	4b7e      	ldr	r3, [pc, #504]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d05b      	beq.n	80024c0 <HAL_RCC_OscConfig+0x108>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d157      	bne.n	80024c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e242      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800241c:	d106      	bne.n	800242c <HAL_RCC_OscConfig+0x74>
 800241e:	4b76      	ldr	r3, [pc, #472]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a75      	ldr	r2, [pc, #468]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	e01d      	b.n	8002468 <HAL_RCC_OscConfig+0xb0>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002434:	d10c      	bne.n	8002450 <HAL_RCC_OscConfig+0x98>
 8002436:	4b70      	ldr	r3, [pc, #448]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a6f      	ldr	r2, [pc, #444]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800243c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002440:	6013      	str	r3, [r2, #0]
 8002442:	4b6d      	ldr	r3, [pc, #436]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a6c      	ldr	r2, [pc, #432]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	e00b      	b.n	8002468 <HAL_RCC_OscConfig+0xb0>
 8002450:	4b69      	ldr	r3, [pc, #420]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a68      	ldr	r2, [pc, #416]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002456:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	4b66      	ldr	r3, [pc, #408]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a65      	ldr	r2, [pc, #404]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d013      	beq.n	8002498 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002470:	f7fe ff2a 	bl	80012c8 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002478:	f7fe ff26 	bl	80012c8 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e207      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248a:	4b5b      	ldr	r3, [pc, #364]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0xc0>
 8002496:	e014      	b.n	80024c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002498:	f7fe ff16 	bl	80012c8 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a0:	f7fe ff12 	bl	80012c8 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	@ 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e1f3      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024b2:	4b51      	ldr	r3, [pc, #324]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0xe8>
 80024be:	e000      	b.n	80024c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d063      	beq.n	8002596 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024ce:	4b4a      	ldr	r3, [pc, #296]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 030c 	and.w	r3, r3, #12
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00b      	beq.n	80024f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024da:	4b47      	ldr	r3, [pc, #284]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024e2:	2b08      	cmp	r3, #8
 80024e4:	d11c      	bne.n	8002520 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024e6:	4b44      	ldr	r3, [pc, #272]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d116      	bne.n	8002520 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024f2:	4b41      	ldr	r3, [pc, #260]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d005      	beq.n	800250a <HAL_RCC_OscConfig+0x152>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d001      	beq.n	800250a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e1c7      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250a:	4b3b      	ldr	r3, [pc, #236]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4937      	ldr	r1, [pc, #220]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800251e:	e03a      	b.n	8002596 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d020      	beq.n	800256a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002528:	4b34      	ldr	r3, [pc, #208]	@ (80025fc <HAL_RCC_OscConfig+0x244>)
 800252a:	2201      	movs	r2, #1
 800252c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252e:	f7fe fecb 	bl	80012c8 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002536:	f7fe fec7 	bl	80012c8 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e1a8      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002548:	4b2b      	ldr	r3, [pc, #172]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0f0      	beq.n	8002536 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002554:	4b28      	ldr	r3, [pc, #160]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	4925      	ldr	r1, [pc, #148]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 8002564:	4313      	orrs	r3, r2
 8002566:	600b      	str	r3, [r1, #0]
 8002568:	e015      	b.n	8002596 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800256a:	4b24      	ldr	r3, [pc, #144]	@ (80025fc <HAL_RCC_OscConfig+0x244>)
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe feaa 	bl	80012c8 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002578:	f7fe fea6 	bl	80012c8 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e187      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800258a:	4b1b      	ldr	r3, [pc, #108]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0308 	and.w	r3, r3, #8
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d036      	beq.n	8002610 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d016      	beq.n	80025d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <HAL_RCC_OscConfig+0x248>)
 80025ac:	2201      	movs	r2, #1
 80025ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b0:	f7fe fe8a 	bl	80012c8 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b8:	f7fe fe86 	bl	80012c8 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e167      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ca:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <HAL_RCC_OscConfig+0x240>)
 80025cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d0f0      	beq.n	80025b8 <HAL_RCC_OscConfig+0x200>
 80025d6:	e01b      	b.n	8002610 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025d8:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HAL_RCC_OscConfig+0x248>)
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025de:	f7fe fe73 	bl	80012c8 <HAL_GetTick>
 80025e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e4:	e00e      	b.n	8002604 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025e6:	f7fe fe6f 	bl	80012c8 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d907      	bls.n	8002604 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e150      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
 80025f8:	40023800 	.word	0x40023800
 80025fc:	42470000 	.word	0x42470000
 8002600:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002604:	4b88      	ldr	r3, [pc, #544]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1ea      	bne.n	80025e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0304 	and.w	r3, r3, #4
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 8097 	beq.w	800274c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002622:	4b81      	ldr	r3, [pc, #516]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10f      	bne.n	800264e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	4b7d      	ldr	r3, [pc, #500]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a7c      	ldr	r2, [pc, #496]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b7a      	ldr	r3, [pc, #488]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800264a:	2301      	movs	r3, #1
 800264c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264e:	4b77      	ldr	r3, [pc, #476]	@ (800282c <HAL_RCC_OscConfig+0x474>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002656:	2b00      	cmp	r3, #0
 8002658:	d118      	bne.n	800268c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800265a:	4b74      	ldr	r3, [pc, #464]	@ (800282c <HAL_RCC_OscConfig+0x474>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a73      	ldr	r2, [pc, #460]	@ (800282c <HAL_RCC_OscConfig+0x474>)
 8002660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002666:	f7fe fe2f 	bl	80012c8 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266e:	f7fe fe2b 	bl	80012c8 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e10c      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002680:	4b6a      	ldr	r3, [pc, #424]	@ (800282c <HAL_RCC_OscConfig+0x474>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d106      	bne.n	80026a2 <HAL_RCC_OscConfig+0x2ea>
 8002694:	4b64      	ldr	r3, [pc, #400]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002698:	4a63      	ldr	r2, [pc, #396]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a0:	e01c      	b.n	80026dc <HAL_RCC_OscConfig+0x324>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b05      	cmp	r3, #5
 80026a8:	d10c      	bne.n	80026c4 <HAL_RCC_OscConfig+0x30c>
 80026aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026b0:	f043 0304 	orr.w	r3, r3, #4
 80026b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80026b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026bc:	f043 0301 	orr.w	r3, r3, #1
 80026c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80026c2:	e00b      	b.n	80026dc <HAL_RCC_OscConfig+0x324>
 80026c4:	4b58      	ldr	r3, [pc, #352]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c8:	4a57      	ldr	r2, [pc, #348]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80026d0:	4b55      	ldr	r3, [pc, #340]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026d4:	4a54      	ldr	r2, [pc, #336]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80026d6:	f023 0304 	bic.w	r3, r3, #4
 80026da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d015      	beq.n	8002710 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e4:	f7fe fdf0 	bl	80012c8 <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ea:	e00a      	b.n	8002702 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ec:	f7fe fdec 	bl	80012c8 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e0cb      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002702:	4b49      	ldr	r3, [pc, #292]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0ee      	beq.n	80026ec <HAL_RCC_OscConfig+0x334>
 800270e:	e014      	b.n	800273a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002710:	f7fe fdda 	bl	80012c8 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002716:	e00a      	b.n	800272e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002718:	f7fe fdd6 	bl	80012c8 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002726:	4293      	cmp	r3, r2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e0b5      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800272e:	4b3e      	ldr	r3, [pc, #248]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1ee      	bne.n	8002718 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800273a:	7dfb      	ldrb	r3, [r7, #23]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d105      	bne.n	800274c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002740:	4b39      	ldr	r3, [pc, #228]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	4a38      	ldr	r2, [pc, #224]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800274a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80a1 	beq.w	8002898 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002756:	4b34      	ldr	r3, [pc, #208]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b08      	cmp	r3, #8
 8002760:	d05c      	beq.n	800281c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2b02      	cmp	r3, #2
 8002768:	d141      	bne.n	80027ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800276a:	4b31      	ldr	r3, [pc, #196]	@ (8002830 <HAL_RCC_OscConfig+0x478>)
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7fe fdaa 	bl	80012c8 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002778:	f7fe fda6 	bl	80012c8 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e087      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800278a:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a4:	019b      	lsls	r3, r3, #6
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ac:	085b      	lsrs	r3, r3, #1
 80027ae:	3b01      	subs	r3, #1
 80027b0:	041b      	lsls	r3, r3, #16
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b8:	061b      	lsls	r3, r3, #24
 80027ba:	491b      	ldr	r1, [pc, #108]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002830 <HAL_RCC_OscConfig+0x478>)
 80027c2:	2201      	movs	r2, #1
 80027c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c6:	f7fe fd7f 	bl	80012c8 <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ce:	f7fe fd7b 	bl	80012c8 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e05c      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d0f0      	beq.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027ec:	e054      	b.n	8002898 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ee:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <HAL_RCC_OscConfig+0x478>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f4:	f7fe fd68 	bl	80012c8 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fe fd64 	bl	80012c8 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e045      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800280e:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <HAL_RCC_OscConfig+0x470>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x444>
 800281a:	e03d      	b.n	8002898 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d107      	bne.n	8002834 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e038      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
 8002828:	40023800 	.word	0x40023800
 800282c:	40007000 	.word	0x40007000
 8002830:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002834:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <HAL_RCC_OscConfig+0x4ec>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d028      	beq.n	8002894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800284c:	429a      	cmp	r2, r3
 800284e:	d121      	bne.n	8002894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d11a      	bne.n	8002894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002864:	4013      	ands	r3, r2
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800286a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800286c:	4293      	cmp	r3, r2
 800286e:	d111      	bne.n	8002894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287a:	085b      	lsrs	r3, r3, #1
 800287c:	3b01      	subs	r3, #1
 800287e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002880:	429a      	cmp	r2, r3
 8002882:	d107      	bne.n	8002894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002890:	429a      	cmp	r2, r3
 8002892:	d001      	beq.n	8002898 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e000      	b.n	800289a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40023800 	.word	0x40023800

080028a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0cc      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028bc:	4b68      	ldr	r3, [pc, #416]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d90c      	bls.n	80028e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ca:	4b65      	ldr	r3, [pc, #404]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d2:	4b63      	ldr	r3, [pc, #396]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0b8      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d020      	beq.n	8002932 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028fc:	4b59      	ldr	r3, [pc, #356]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	4a58      	ldr	r2, [pc, #352]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002902:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002906:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0308 	and.w	r3, r3, #8
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002914:	4b53      	ldr	r3, [pc, #332]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	4a52      	ldr	r2, [pc, #328]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800291e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002920:	4b50      	ldr	r3, [pc, #320]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	494d      	ldr	r1, [pc, #308]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 800292e:	4313      	orrs	r3, r2
 8002930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d044      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d107      	bne.n	8002956 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002946:	4b47      	ldr	r3, [pc, #284]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d119      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e07f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b02      	cmp	r3, #2
 800295c:	d003      	beq.n	8002966 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002962:	2b03      	cmp	r3, #3
 8002964:	d107      	bne.n	8002976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002966:	4b3f      	ldr	r3, [pc, #252]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d109      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e06f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002976:	4b3b      	ldr	r3, [pc, #236]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e067      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002986:	4b37      	ldr	r3, [pc, #220]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f023 0203 	bic.w	r2, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4934      	ldr	r1, [pc, #208]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	4313      	orrs	r3, r2
 8002996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002998:	f7fe fc96 	bl	80012c8 <HAL_GetTick>
 800299c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299e:	e00a      	b.n	80029b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a0:	f7fe fc92 	bl	80012c8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e04f      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 020c 	and.w	r2, r3, #12
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d1eb      	bne.n	80029a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029c8:	4b25      	ldr	r3, [pc, #148]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d20c      	bcs.n	80029f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d6:	4b22      	ldr	r3, [pc, #136]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029de:	4b20      	ldr	r3, [pc, #128]	@ (8002a60 <HAL_RCC_ClockConfig+0x1b8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d001      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e032      	b.n	8002a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d008      	beq.n	8002a0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029fc:	4b19      	ldr	r3, [pc, #100]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4916      	ldr	r1, [pc, #88]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d009      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a1a:	4b12      	ldr	r3, [pc, #72]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	490e      	ldr	r1, [pc, #56]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a2e:	f000 f821 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8002a32:	4602      	mov	r2, r0
 8002a34:	4b0b      	ldr	r3, [pc, #44]	@ (8002a64 <HAL_RCC_ClockConfig+0x1bc>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	091b      	lsrs	r3, r3, #4
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	490a      	ldr	r1, [pc, #40]	@ (8002a68 <HAL_RCC_ClockConfig+0x1c0>)
 8002a40:	5ccb      	ldrb	r3, [r1, r3]
 8002a42:	fa22 f303 	lsr.w	r3, r2, r3
 8002a46:	4a09      	ldr	r2, [pc, #36]	@ (8002a6c <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a4a:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <HAL_RCC_ClockConfig+0x1c8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe fbf6 	bl	8001240 <HAL_InitTick>

  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40023c00 	.word	0x40023c00
 8002a64:	40023800 	.word	0x40023800
 8002a68:	08004358 	.word	0x08004358
 8002a6c:	20000000 	.word	0x20000000
 8002a70:	20000004 	.word	0x20000004

08002a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a78:	b094      	sub	sp, #80	@ 0x50
 8002a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a8c:	4b79      	ldr	r3, [pc, #484]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 030c 	and.w	r3, r3, #12
 8002a94:	2b08      	cmp	r3, #8
 8002a96:	d00d      	beq.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x40>
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	f200 80e1 	bhi.w	8002c60 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d003      	beq.n	8002aae <HAL_RCC_GetSysClockFreq+0x3a>
 8002aa6:	e0db      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002aa8:	4b73      	ldr	r3, [pc, #460]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x204>)
 8002aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002aac:	e0db      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002aae:	4b72      	ldr	r3, [pc, #456]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ab2:	e0d8      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002abc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002abe:	4b6d      	ldr	r3, [pc, #436]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d063      	beq.n	8002b92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aca:	4b6a      	ldr	r3, [pc, #424]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	099b      	lsrs	r3, r3, #6
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ad4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002adc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ade:	2300      	movs	r3, #0
 8002ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ae2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ae6:	4622      	mov	r2, r4
 8002ae8:	462b      	mov	r3, r5
 8002aea:	f04f 0000 	mov.w	r0, #0
 8002aee:	f04f 0100 	mov.w	r1, #0
 8002af2:	0159      	lsls	r1, r3, #5
 8002af4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002af8:	0150      	lsls	r0, r2, #5
 8002afa:	4602      	mov	r2, r0
 8002afc:	460b      	mov	r3, r1
 8002afe:	4621      	mov	r1, r4
 8002b00:	1a51      	subs	r1, r2, r1
 8002b02:	6139      	str	r1, [r7, #16]
 8002b04:	4629      	mov	r1, r5
 8002b06:	eb63 0301 	sbc.w	r3, r3, r1
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b18:	4659      	mov	r1, fp
 8002b1a:	018b      	lsls	r3, r1, #6
 8002b1c:	4651      	mov	r1, sl
 8002b1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b22:	4651      	mov	r1, sl
 8002b24:	018a      	lsls	r2, r1, #6
 8002b26:	4651      	mov	r1, sl
 8002b28:	ebb2 0801 	subs.w	r8, r2, r1
 8002b2c:	4659      	mov	r1, fp
 8002b2e:	eb63 0901 	sbc.w	r9, r3, r1
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b46:	4690      	mov	r8, r2
 8002b48:	4699      	mov	r9, r3
 8002b4a:	4623      	mov	r3, r4
 8002b4c:	eb18 0303 	adds.w	r3, r8, r3
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	462b      	mov	r3, r5
 8002b54:	eb49 0303 	adc.w	r3, r9, r3
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	f04f 0300 	mov.w	r3, #0
 8002b62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b66:	4629      	mov	r1, r5
 8002b68:	028b      	lsls	r3, r1, #10
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b70:	4621      	mov	r1, r4
 8002b72:	028a      	lsls	r2, r1, #10
 8002b74:	4610      	mov	r0, r2
 8002b76:	4619      	mov	r1, r3
 8002b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b84:	f7fd fed6 	bl	8000934 <__aeabi_uldivmod>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b90:	e058      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b92:	4b38      	ldr	r3, [pc, #224]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	099b      	lsrs	r3, r3, #6
 8002b98:	2200      	movs	r2, #0
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ba2:	623b      	str	r3, [r7, #32]
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ba8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002bac:	4642      	mov	r2, r8
 8002bae:	464b      	mov	r3, r9
 8002bb0:	f04f 0000 	mov.w	r0, #0
 8002bb4:	f04f 0100 	mov.w	r1, #0
 8002bb8:	0159      	lsls	r1, r3, #5
 8002bba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bbe:	0150      	lsls	r0, r2, #5
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	4641      	mov	r1, r8
 8002bc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bca:	4649      	mov	r1, r9
 8002bcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002be0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002be4:	ebb2 040a 	subs.w	r4, r2, sl
 8002be8:	eb63 050b 	sbc.w	r5, r3, fp
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	f04f 0300 	mov.w	r3, #0
 8002bf4:	00eb      	lsls	r3, r5, #3
 8002bf6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bfa:	00e2      	lsls	r2, r4, #3
 8002bfc:	4614      	mov	r4, r2
 8002bfe:	461d      	mov	r5, r3
 8002c00:	4643      	mov	r3, r8
 8002c02:	18e3      	adds	r3, r4, r3
 8002c04:	603b      	str	r3, [r7, #0]
 8002c06:	464b      	mov	r3, r9
 8002c08:	eb45 0303 	adc.w	r3, r5, r3
 8002c0c:	607b      	str	r3, [r7, #4]
 8002c0e:	f04f 0200 	mov.w	r2, #0
 8002c12:	f04f 0300 	mov.w	r3, #0
 8002c16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	028b      	lsls	r3, r1, #10
 8002c1e:	4621      	mov	r1, r4
 8002c20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c24:	4621      	mov	r1, r4
 8002c26:	028a      	lsls	r2, r1, #10
 8002c28:	4610      	mov	r0, r2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c2e:	2200      	movs	r2, #0
 8002c30:	61bb      	str	r3, [r7, #24]
 8002c32:	61fa      	str	r2, [r7, #28]
 8002c34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c38:	f7fd fe7c 	bl	8000934 <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4613      	mov	r3, r2
 8002c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c44:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	0c1b      	lsrs	r3, r3, #16
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002c54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c5e:	e002      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c60:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3750      	adds	r7, #80	@ 0x50
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c72:	bf00      	nop
 8002c74:	40023800 	.word	0x40023800
 8002c78:	00f42400 	.word	0x00f42400

08002c7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e041      	b.n	8002d12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7fe f9fe 	bl	80010a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2202      	movs	r2, #2
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	3304      	adds	r3, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f000 f9b8 	bl	8003030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
	...

08002d1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d001      	beq.n	8002d34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e046      	b.n	8002dc2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a23      	ldr	r2, [pc, #140]	@ (8002dd0 <HAL_TIM_Base_Start+0xb4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d022      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d4e:	d01d      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd4 <HAL_TIM_Base_Start+0xb8>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d018      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002dd8 <HAL_TIM_Base_Start+0xbc>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d013      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a1c      	ldr	r2, [pc, #112]	@ (8002ddc <HAL_TIM_Base_Start+0xc0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d00e      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a1b      	ldr	r2, [pc, #108]	@ (8002de0 <HAL_TIM_Base_Start+0xc4>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d009      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a19      	ldr	r2, [pc, #100]	@ (8002de4 <HAL_TIM_Base_Start+0xc8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d004      	beq.n	8002d8c <HAL_TIM_Base_Start+0x70>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a18      	ldr	r2, [pc, #96]	@ (8002de8 <HAL_TIM_Base_Start+0xcc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d111      	bne.n	8002db0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b06      	cmp	r3, #6
 8002d9c:	d010      	beq.n	8002dc0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0201 	orr.w	r2, r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dae:	e007      	b.n	8002dc0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40010000 	.word	0x40010000
 8002dd4:	40000400 	.word	0x40000400
 8002dd8:	40000800 	.word	0x40000800
 8002ddc:	40000c00 	.word	0x40000c00
 8002de0:	40010400 	.word	0x40010400
 8002de4:	40014000 	.word	0x40014000
 8002de8:	40001800 	.word	0x40001800

08002dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d020      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01b      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0202 	mvn.w	r2, #2
 8002e20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f8dc 	bl	8002ff4 <HAL_TIM_IC_CaptureCallback>
 8002e3c:	e005      	b.n	8002e4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 f8ce 	bl	8002fe0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 f8df 	bl	8003008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d020      	beq.n	8002e9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d01b      	beq.n	8002e9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0204 	mvn.w	r2, #4
 8002e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2202      	movs	r2, #2
 8002e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 f8b6 	bl	8002ff4 <HAL_TIM_IC_CaptureCallback>
 8002e88:	e005      	b.n	8002e96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f8a8 	bl	8002fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f8b9 	bl	8003008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d020      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01b      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f06f 0208 	mvn.w	r2, #8
 8002eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f890 	bl	8002ff4 <HAL_TIM_IC_CaptureCallback>
 8002ed4:	e005      	b.n	8002ee2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f882 	bl	8002fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f893 	bl	8003008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d020      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0310 	and.w	r3, r3, #16
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d01b      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0210 	mvn.w	r2, #16
 8002f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2208      	movs	r2, #8
 8002f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f86a 	bl	8002ff4 <HAL_TIM_IC_CaptureCallback>
 8002f20:	e005      	b.n	8002f2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f85c 	bl	8002fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f86d 	bl	8003008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00c      	beq.n	8002f58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d007      	beq.n	8002f58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0201 	mvn.w	r2, #1
 8002f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 f83a 	bl	8002fcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00c      	beq.n	8002f7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d007      	beq.n	8002f7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f986 	bl	8003288 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00c      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d007      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f83e 	bl	800301c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f003 0320 	and.w	r3, r3, #32
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00c      	beq.n	8002fc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f003 0320 	and.w	r3, r3, #32
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d007      	beq.n	8002fc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0220 	mvn.w	r2, #32
 8002fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f958 	bl	8003274 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a43      	ldr	r2, [pc, #268]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d013      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800304e:	d00f      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a40      	ldr	r2, [pc, #256]	@ (8003154 <TIM_Base_SetConfig+0x124>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00b      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a3f      	ldr	r2, [pc, #252]	@ (8003158 <TIM_Base_SetConfig+0x128>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d007      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a3e      	ldr	r2, [pc, #248]	@ (800315c <TIM_Base_SetConfig+0x12c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d003      	beq.n	8003070 <TIM_Base_SetConfig+0x40>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a3d      	ldr	r2, [pc, #244]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d108      	bne.n	8003082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d02b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003090:	d027      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a2f      	ldr	r2, [pc, #188]	@ (8003154 <TIM_Base_SetConfig+0x124>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d023      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a2e      	ldr	r2, [pc, #184]	@ (8003158 <TIM_Base_SetConfig+0x128>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d01f      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <TIM_Base_SetConfig+0x12c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d01b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d017      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003164 <TIM_Base_SetConfig+0x134>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003168 <TIM_Base_SetConfig+0x138>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00f      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a29      	ldr	r2, [pc, #164]	@ (800316c <TIM_Base_SetConfig+0x13c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d00b      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a28      	ldr	r2, [pc, #160]	@ (8003170 <TIM_Base_SetConfig+0x140>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d007      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a27      	ldr	r2, [pc, #156]	@ (8003174 <TIM_Base_SetConfig+0x144>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d003      	beq.n	80030e2 <TIM_Base_SetConfig+0xb2>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a26      	ldr	r2, [pc, #152]	@ (8003178 <TIM_Base_SetConfig+0x148>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d108      	bne.n	80030f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	4313      	orrs	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a0e      	ldr	r2, [pc, #56]	@ (8003150 <TIM_Base_SetConfig+0x120>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d003      	beq.n	8003122 <TIM_Base_SetConfig+0xf2>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a10      	ldr	r2, [pc, #64]	@ (8003160 <TIM_Base_SetConfig+0x130>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d103      	bne.n	800312a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f043 0204 	orr.w	r2, r3, #4
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	601a      	str	r2, [r3, #0]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40010000 	.word	0x40010000
 8003154:	40000400 	.word	0x40000400
 8003158:	40000800 	.word	0x40000800
 800315c:	40000c00 	.word	0x40000c00
 8003160:	40010400 	.word	0x40010400
 8003164:	40014000 	.word	0x40014000
 8003168:	40014400 	.word	0x40014400
 800316c:	40014800 	.word	0x40014800
 8003170:	40001800 	.word	0x40001800
 8003174:	40001c00 	.word	0x40001c00
 8003178:	40002000 	.word	0x40002000

0800317c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003190:	2302      	movs	r3, #2
 8003192:	e05a      	b.n	800324a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a21      	ldr	r2, [pc, #132]	@ (8003258 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e0:	d01d      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a1d      	ldr	r2, [pc, #116]	@ (800325c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d018      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003260 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d013      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003264 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d00e      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a18      	ldr	r2, [pc, #96]	@ (8003268 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d009      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a17      	ldr	r2, [pc, #92]	@ (800326c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d004      	beq.n	800321e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a15      	ldr	r2, [pc, #84]	@ (8003270 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d10c      	bne.n	8003238 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003224:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	4313      	orrs	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40010000 	.word	0x40010000
 800325c:	40000400 	.word	0x40000400
 8003260:	40000800 	.word	0x40000800
 8003264:	40000c00 	.word	0x40000c00
 8003268:	40010400 	.word	0x40010400
 800326c:	40014000 	.word	0x40014000
 8003270:	40001800 	.word	0x40001800

08003274 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <memset>:
 800329c:	4402      	add	r2, r0
 800329e:	4603      	mov	r3, r0
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d100      	bne.n	80032a6 <memset+0xa>
 80032a4:	4770      	bx	lr
 80032a6:	f803 1b01 	strb.w	r1, [r3], #1
 80032aa:	e7f9      	b.n	80032a0 <memset+0x4>

080032ac <__libc_init_array>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	4d0d      	ldr	r5, [pc, #52]	@ (80032e4 <__libc_init_array+0x38>)
 80032b0:	4c0d      	ldr	r4, [pc, #52]	@ (80032e8 <__libc_init_array+0x3c>)
 80032b2:	1b64      	subs	r4, r4, r5
 80032b4:	10a4      	asrs	r4, r4, #2
 80032b6:	2600      	movs	r6, #0
 80032b8:	42a6      	cmp	r6, r4
 80032ba:	d109      	bne.n	80032d0 <__libc_init_array+0x24>
 80032bc:	4d0b      	ldr	r5, [pc, #44]	@ (80032ec <__libc_init_array+0x40>)
 80032be:	4c0c      	ldr	r4, [pc, #48]	@ (80032f0 <__libc_init_array+0x44>)
 80032c0:	f001 f83e 	bl	8004340 <_init>
 80032c4:	1b64      	subs	r4, r4, r5
 80032c6:	10a4      	asrs	r4, r4, #2
 80032c8:	2600      	movs	r6, #0
 80032ca:	42a6      	cmp	r6, r4
 80032cc:	d105      	bne.n	80032da <__libc_init_array+0x2e>
 80032ce:	bd70      	pop	{r4, r5, r6, pc}
 80032d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80032d4:	4798      	blx	r3
 80032d6:	3601      	adds	r6, #1
 80032d8:	e7ee      	b.n	80032b8 <__libc_init_array+0xc>
 80032da:	f855 3b04 	ldr.w	r3, [r5], #4
 80032de:	4798      	blx	r3
 80032e0:	3601      	adds	r6, #1
 80032e2:	e7f2      	b.n	80032ca <__libc_init_array+0x1e>
 80032e4:	08004550 	.word	0x08004550
 80032e8:	08004550 	.word	0x08004550
 80032ec:	08004550 	.word	0x08004550
 80032f0:	08004554 	.word	0x08004554
 80032f4:	00000000 	.word	0x00000000

080032f8 <sin>:
 80032f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80032fa:	ec53 2b10 	vmov	r2, r3, d0
 80032fe:	4826      	ldr	r0, [pc, #152]	@ (8003398 <sin+0xa0>)
 8003300:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003304:	4281      	cmp	r1, r0
 8003306:	d807      	bhi.n	8003318 <sin+0x20>
 8003308:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003390 <sin+0x98>
 800330c:	2000      	movs	r0, #0
 800330e:	b005      	add	sp, #20
 8003310:	f85d eb04 	ldr.w	lr, [sp], #4
 8003314:	f000 b90c 	b.w	8003530 <__kernel_sin>
 8003318:	4820      	ldr	r0, [pc, #128]	@ (800339c <sin+0xa4>)
 800331a:	4281      	cmp	r1, r0
 800331c:	d908      	bls.n	8003330 <sin+0x38>
 800331e:	4610      	mov	r0, r2
 8003320:	4619      	mov	r1, r3
 8003322:	f7fd f87f 	bl	8000424 <__aeabi_dsub>
 8003326:	ec41 0b10 	vmov	d0, r0, r1
 800332a:	b005      	add	sp, #20
 800332c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003330:	4668      	mov	r0, sp
 8003332:	f000 f9b9 	bl	80036a8 <__ieee754_rem_pio2>
 8003336:	f000 0003 	and.w	r0, r0, #3
 800333a:	2801      	cmp	r0, #1
 800333c:	d00c      	beq.n	8003358 <sin+0x60>
 800333e:	2802      	cmp	r0, #2
 8003340:	d011      	beq.n	8003366 <sin+0x6e>
 8003342:	b9e8      	cbnz	r0, 8003380 <sin+0x88>
 8003344:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003348:	ed9d 0b00 	vldr	d0, [sp]
 800334c:	2001      	movs	r0, #1
 800334e:	f000 f8ef 	bl	8003530 <__kernel_sin>
 8003352:	ec51 0b10 	vmov	r0, r1, d0
 8003356:	e7e6      	b.n	8003326 <sin+0x2e>
 8003358:	ed9d 1b02 	vldr	d1, [sp, #8]
 800335c:	ed9d 0b00 	vldr	d0, [sp]
 8003360:	f000 f81e 	bl	80033a0 <__kernel_cos>
 8003364:	e7f5      	b.n	8003352 <sin+0x5a>
 8003366:	ed9d 1b02 	vldr	d1, [sp, #8]
 800336a:	ed9d 0b00 	vldr	d0, [sp]
 800336e:	2001      	movs	r0, #1
 8003370:	f000 f8de 	bl	8003530 <__kernel_sin>
 8003374:	ec53 2b10 	vmov	r2, r3, d0
 8003378:	4610      	mov	r0, r2
 800337a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800337e:	e7d2      	b.n	8003326 <sin+0x2e>
 8003380:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003384:	ed9d 0b00 	vldr	d0, [sp]
 8003388:	f000 f80a 	bl	80033a0 <__kernel_cos>
 800338c:	e7f2      	b.n	8003374 <sin+0x7c>
 800338e:	bf00      	nop
	...
 8003398:	3fe921fb 	.word	0x3fe921fb
 800339c:	7fefffff 	.word	0x7fefffff

080033a0 <__kernel_cos>:
 80033a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033a4:	ec57 6b10 	vmov	r6, r7, d0
 80033a8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80033ac:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80033b0:	ed8d 1b00 	vstr	d1, [sp]
 80033b4:	d206      	bcs.n	80033c4 <__kernel_cos+0x24>
 80033b6:	4630      	mov	r0, r6
 80033b8:	4639      	mov	r1, r7
 80033ba:	f7fd fa73 	bl	80008a4 <__aeabi_d2iz>
 80033be:	2800      	cmp	r0, #0
 80033c0:	f000 8088 	beq.w	80034d4 <__kernel_cos+0x134>
 80033c4:	4632      	mov	r2, r6
 80033c6:	463b      	mov	r3, r7
 80033c8:	4630      	mov	r0, r6
 80033ca:	4639      	mov	r1, r7
 80033cc:	f7fc fefc 	bl	80001c8 <__aeabi_dmul>
 80033d0:	4b51      	ldr	r3, [pc, #324]	@ (8003518 <__kernel_cos+0x178>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	4604      	mov	r4, r0
 80033d6:	460d      	mov	r5, r1
 80033d8:	f7fc fef6 	bl	80001c8 <__aeabi_dmul>
 80033dc:	a340      	add	r3, pc, #256	@ (adr r3, 80034e0 <__kernel_cos+0x140>)
 80033de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e2:	4682      	mov	sl, r0
 80033e4:	468b      	mov	fp, r1
 80033e6:	4620      	mov	r0, r4
 80033e8:	4629      	mov	r1, r5
 80033ea:	f7fc feed 	bl	80001c8 <__aeabi_dmul>
 80033ee:	a33e      	add	r3, pc, #248	@ (adr r3, 80034e8 <__kernel_cos+0x148>)
 80033f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f4:	f7fd f818 	bl	8000428 <__adddf3>
 80033f8:	4622      	mov	r2, r4
 80033fa:	462b      	mov	r3, r5
 80033fc:	f7fc fee4 	bl	80001c8 <__aeabi_dmul>
 8003400:	a33b      	add	r3, pc, #236	@ (adr r3, 80034f0 <__kernel_cos+0x150>)
 8003402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003406:	f7fd f80d 	bl	8000424 <__aeabi_dsub>
 800340a:	4622      	mov	r2, r4
 800340c:	462b      	mov	r3, r5
 800340e:	f7fc fedb 	bl	80001c8 <__aeabi_dmul>
 8003412:	a339      	add	r3, pc, #228	@ (adr r3, 80034f8 <__kernel_cos+0x158>)
 8003414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003418:	f7fd f806 	bl	8000428 <__adddf3>
 800341c:	4622      	mov	r2, r4
 800341e:	462b      	mov	r3, r5
 8003420:	f7fc fed2 	bl	80001c8 <__aeabi_dmul>
 8003424:	a336      	add	r3, pc, #216	@ (adr r3, 8003500 <__kernel_cos+0x160>)
 8003426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342a:	f7fc fffb 	bl	8000424 <__aeabi_dsub>
 800342e:	4622      	mov	r2, r4
 8003430:	462b      	mov	r3, r5
 8003432:	f7fc fec9 	bl	80001c8 <__aeabi_dmul>
 8003436:	a334      	add	r3, pc, #208	@ (adr r3, 8003508 <__kernel_cos+0x168>)
 8003438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343c:	f7fc fff4 	bl	8000428 <__adddf3>
 8003440:	4622      	mov	r2, r4
 8003442:	462b      	mov	r3, r5
 8003444:	f7fc fec0 	bl	80001c8 <__aeabi_dmul>
 8003448:	4622      	mov	r2, r4
 800344a:	462b      	mov	r3, r5
 800344c:	f7fc febc 	bl	80001c8 <__aeabi_dmul>
 8003450:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003454:	4604      	mov	r4, r0
 8003456:	460d      	mov	r5, r1
 8003458:	4630      	mov	r0, r6
 800345a:	4639      	mov	r1, r7
 800345c:	f7fc feb4 	bl	80001c8 <__aeabi_dmul>
 8003460:	460b      	mov	r3, r1
 8003462:	4602      	mov	r2, r0
 8003464:	4629      	mov	r1, r5
 8003466:	4620      	mov	r0, r4
 8003468:	f7fc ffdc 	bl	8000424 <__aeabi_dsub>
 800346c:	4b2b      	ldr	r3, [pc, #172]	@ (800351c <__kernel_cos+0x17c>)
 800346e:	4598      	cmp	r8, r3
 8003470:	4606      	mov	r6, r0
 8003472:	460f      	mov	r7, r1
 8003474:	d810      	bhi.n	8003498 <__kernel_cos+0xf8>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	4650      	mov	r0, sl
 800347c:	4659      	mov	r1, fp
 800347e:	f7fc ffd1 	bl	8000424 <__aeabi_dsub>
 8003482:	460b      	mov	r3, r1
 8003484:	4926      	ldr	r1, [pc, #152]	@ (8003520 <__kernel_cos+0x180>)
 8003486:	4602      	mov	r2, r0
 8003488:	2000      	movs	r0, #0
 800348a:	f7fc ffcb 	bl	8000424 <__aeabi_dsub>
 800348e:	ec41 0b10 	vmov	d0, r0, r1
 8003492:	b003      	add	sp, #12
 8003494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003498:	4b22      	ldr	r3, [pc, #136]	@ (8003524 <__kernel_cos+0x184>)
 800349a:	4921      	ldr	r1, [pc, #132]	@ (8003520 <__kernel_cos+0x180>)
 800349c:	4598      	cmp	r8, r3
 800349e:	bf8c      	ite	hi
 80034a0:	4d21      	ldrhi	r5, [pc, #132]	@ (8003528 <__kernel_cos+0x188>)
 80034a2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80034a6:	2400      	movs	r4, #0
 80034a8:	4622      	mov	r2, r4
 80034aa:	462b      	mov	r3, r5
 80034ac:	2000      	movs	r0, #0
 80034ae:	f7fc ffb9 	bl	8000424 <__aeabi_dsub>
 80034b2:	4622      	mov	r2, r4
 80034b4:	4680      	mov	r8, r0
 80034b6:	4689      	mov	r9, r1
 80034b8:	462b      	mov	r3, r5
 80034ba:	4650      	mov	r0, sl
 80034bc:	4659      	mov	r1, fp
 80034be:	f7fc ffb1 	bl	8000424 <__aeabi_dsub>
 80034c2:	4632      	mov	r2, r6
 80034c4:	463b      	mov	r3, r7
 80034c6:	f7fc ffad 	bl	8000424 <__aeabi_dsub>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4640      	mov	r0, r8
 80034d0:	4649      	mov	r1, r9
 80034d2:	e7da      	b.n	800348a <__kernel_cos+0xea>
 80034d4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003510 <__kernel_cos+0x170>
 80034d8:	e7db      	b.n	8003492 <__kernel_cos+0xf2>
 80034da:	bf00      	nop
 80034dc:	f3af 8000 	nop.w
 80034e0:	be8838d4 	.word	0xbe8838d4
 80034e4:	bda8fae9 	.word	0xbda8fae9
 80034e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80034ec:	3e21ee9e 	.word	0x3e21ee9e
 80034f0:	809c52ad 	.word	0x809c52ad
 80034f4:	3e927e4f 	.word	0x3e927e4f
 80034f8:	19cb1590 	.word	0x19cb1590
 80034fc:	3efa01a0 	.word	0x3efa01a0
 8003500:	16c15177 	.word	0x16c15177
 8003504:	3f56c16c 	.word	0x3f56c16c
 8003508:	5555554c 	.word	0x5555554c
 800350c:	3fa55555 	.word	0x3fa55555
 8003510:	00000000 	.word	0x00000000
 8003514:	3ff00000 	.word	0x3ff00000
 8003518:	3fe00000 	.word	0x3fe00000
 800351c:	3fd33332 	.word	0x3fd33332
 8003520:	3ff00000 	.word	0x3ff00000
 8003524:	3fe90000 	.word	0x3fe90000
 8003528:	3fd20000 	.word	0x3fd20000
 800352c:	00000000 	.word	0x00000000

08003530 <__kernel_sin>:
 8003530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003534:	ec55 4b10 	vmov	r4, r5, d0
 8003538:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800353c:	b085      	sub	sp, #20
 800353e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003542:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003546:	4680      	mov	r8, r0
 8003548:	d205      	bcs.n	8003556 <__kernel_sin+0x26>
 800354a:	4620      	mov	r0, r4
 800354c:	4629      	mov	r1, r5
 800354e:	f7fd f9a9 	bl	80008a4 <__aeabi_d2iz>
 8003552:	2800      	cmp	r0, #0
 8003554:	d052      	beq.n	80035fc <__kernel_sin+0xcc>
 8003556:	4622      	mov	r2, r4
 8003558:	462b      	mov	r3, r5
 800355a:	4620      	mov	r0, r4
 800355c:	4629      	mov	r1, r5
 800355e:	f7fc fe33 	bl	80001c8 <__aeabi_dmul>
 8003562:	4682      	mov	sl, r0
 8003564:	468b      	mov	fp, r1
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4620      	mov	r0, r4
 800356c:	4629      	mov	r1, r5
 800356e:	f7fc fe2b 	bl	80001c8 <__aeabi_dmul>
 8003572:	a342      	add	r3, pc, #264	@ (adr r3, 800367c <__kernel_sin+0x14c>)
 8003574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003578:	e9cd 0100 	strd	r0, r1, [sp]
 800357c:	4650      	mov	r0, sl
 800357e:	4659      	mov	r1, fp
 8003580:	f7fc fe22 	bl	80001c8 <__aeabi_dmul>
 8003584:	a33f      	add	r3, pc, #252	@ (adr r3, 8003684 <__kernel_sin+0x154>)
 8003586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358a:	f7fc ff4b 	bl	8000424 <__aeabi_dsub>
 800358e:	4652      	mov	r2, sl
 8003590:	465b      	mov	r3, fp
 8003592:	f7fc fe19 	bl	80001c8 <__aeabi_dmul>
 8003596:	a33d      	add	r3, pc, #244	@ (adr r3, 800368c <__kernel_sin+0x15c>)
 8003598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359c:	f7fc ff44 	bl	8000428 <__adddf3>
 80035a0:	4652      	mov	r2, sl
 80035a2:	465b      	mov	r3, fp
 80035a4:	f7fc fe10 	bl	80001c8 <__aeabi_dmul>
 80035a8:	a33a      	add	r3, pc, #232	@ (adr r3, 8003694 <__kernel_sin+0x164>)
 80035aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ae:	f7fc ff39 	bl	8000424 <__aeabi_dsub>
 80035b2:	4652      	mov	r2, sl
 80035b4:	465b      	mov	r3, fp
 80035b6:	f7fc fe07 	bl	80001c8 <__aeabi_dmul>
 80035ba:	a338      	add	r3, pc, #224	@ (adr r3, 800369c <__kernel_sin+0x16c>)
 80035bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c0:	f7fc ff32 	bl	8000428 <__adddf3>
 80035c4:	4606      	mov	r6, r0
 80035c6:	460f      	mov	r7, r1
 80035c8:	f1b8 0f00 	cmp.w	r8, #0
 80035cc:	d11b      	bne.n	8003606 <__kernel_sin+0xd6>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4650      	mov	r0, sl
 80035d4:	4659      	mov	r1, fp
 80035d6:	f7fc fdf7 	bl	80001c8 <__aeabi_dmul>
 80035da:	a325      	add	r3, pc, #148	@ (adr r3, 8003670 <__kernel_sin+0x140>)
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f7fc ff20 	bl	8000424 <__aeabi_dsub>
 80035e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80035e8:	f7fc fdee 	bl	80001c8 <__aeabi_dmul>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4620      	mov	r0, r4
 80035f2:	4629      	mov	r1, r5
 80035f4:	f7fc ff18 	bl	8000428 <__adddf3>
 80035f8:	4604      	mov	r4, r0
 80035fa:	460d      	mov	r5, r1
 80035fc:	ec45 4b10 	vmov	d0, r4, r5
 8003600:	b005      	add	sp, #20
 8003602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003606:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800360a:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <__kernel_sin+0x148>)
 800360c:	2200      	movs	r2, #0
 800360e:	f7fc fddb 	bl	80001c8 <__aeabi_dmul>
 8003612:	4632      	mov	r2, r6
 8003614:	4680      	mov	r8, r0
 8003616:	4689      	mov	r9, r1
 8003618:	463b      	mov	r3, r7
 800361a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800361e:	f7fc fdd3 	bl	80001c8 <__aeabi_dmul>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4640      	mov	r0, r8
 8003628:	4649      	mov	r1, r9
 800362a:	f7fc fefb 	bl	8000424 <__aeabi_dsub>
 800362e:	4652      	mov	r2, sl
 8003630:	465b      	mov	r3, fp
 8003632:	f7fc fdc9 	bl	80001c8 <__aeabi_dmul>
 8003636:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800363a:	f7fc fef3 	bl	8000424 <__aeabi_dsub>
 800363e:	a30c      	add	r3, pc, #48	@ (adr r3, 8003670 <__kernel_sin+0x140>)
 8003640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003644:	4606      	mov	r6, r0
 8003646:	460f      	mov	r7, r1
 8003648:	e9dd 0100 	ldrd	r0, r1, [sp]
 800364c:	f7fc fdbc 	bl	80001c8 <__aeabi_dmul>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4630      	mov	r0, r6
 8003656:	4639      	mov	r1, r7
 8003658:	f7fc fee6 	bl	8000428 <__adddf3>
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4620      	mov	r0, r4
 8003662:	4629      	mov	r1, r5
 8003664:	f7fc fede 	bl	8000424 <__aeabi_dsub>
 8003668:	e7c6      	b.n	80035f8 <__kernel_sin+0xc8>
 800366a:	bf00      	nop
 800366c:	f3af 8000 	nop.w
 8003670:	55555549 	.word	0x55555549
 8003674:	3fc55555 	.word	0x3fc55555
 8003678:	3fe00000 	.word	0x3fe00000
 800367c:	5acfd57c 	.word	0x5acfd57c
 8003680:	3de5d93a 	.word	0x3de5d93a
 8003684:	8a2b9ceb 	.word	0x8a2b9ceb
 8003688:	3e5ae5e6 	.word	0x3e5ae5e6
 800368c:	57b1fe7d 	.word	0x57b1fe7d
 8003690:	3ec71de3 	.word	0x3ec71de3
 8003694:	19c161d5 	.word	0x19c161d5
 8003698:	3f2a01a0 	.word	0x3f2a01a0
 800369c:	1110f8a6 	.word	0x1110f8a6
 80036a0:	3f811111 	.word	0x3f811111
 80036a4:	00000000 	.word	0x00000000

080036a8 <__ieee754_rem_pio2>:
 80036a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ac:	ec57 6b10 	vmov	r6, r7, d0
 80036b0:	4bc5      	ldr	r3, [pc, #788]	@ (80039c8 <__ieee754_rem_pio2+0x320>)
 80036b2:	b08d      	sub	sp, #52	@ 0x34
 80036b4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80036b8:	4598      	cmp	r8, r3
 80036ba:	4604      	mov	r4, r0
 80036bc:	9704      	str	r7, [sp, #16]
 80036be:	d807      	bhi.n	80036d0 <__ieee754_rem_pio2+0x28>
 80036c0:	2200      	movs	r2, #0
 80036c2:	2300      	movs	r3, #0
 80036c4:	ed80 0b00 	vstr	d0, [r0]
 80036c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80036cc:	2500      	movs	r5, #0
 80036ce:	e028      	b.n	8003722 <__ieee754_rem_pio2+0x7a>
 80036d0:	4bbe      	ldr	r3, [pc, #760]	@ (80039cc <__ieee754_rem_pio2+0x324>)
 80036d2:	4598      	cmp	r8, r3
 80036d4:	d878      	bhi.n	80037c8 <__ieee754_rem_pio2+0x120>
 80036d6:	9b04      	ldr	r3, [sp, #16]
 80036d8:	4dbd      	ldr	r5, [pc, #756]	@ (80039d0 <__ieee754_rem_pio2+0x328>)
 80036da:	2b00      	cmp	r3, #0
 80036dc:	4630      	mov	r0, r6
 80036de:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003990 <__ieee754_rem_pio2+0x2e8>)
 80036e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e4:	4639      	mov	r1, r7
 80036e6:	dd38      	ble.n	800375a <__ieee754_rem_pio2+0xb2>
 80036e8:	f7fc fe9c 	bl	8000424 <__aeabi_dsub>
 80036ec:	45a8      	cmp	r8, r5
 80036ee:	4606      	mov	r6, r0
 80036f0:	460f      	mov	r7, r1
 80036f2:	d01a      	beq.n	800372a <__ieee754_rem_pio2+0x82>
 80036f4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003998 <__ieee754_rem_pio2+0x2f0>)
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f7fc fe93 	bl	8000424 <__aeabi_dsub>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4680      	mov	r8, r0
 8003704:	4689      	mov	r9, r1
 8003706:	4630      	mov	r0, r6
 8003708:	4639      	mov	r1, r7
 800370a:	f7fc fe8b 	bl	8000424 <__aeabi_dsub>
 800370e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003998 <__ieee754_rem_pio2+0x2f0>)
 8003710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003714:	f7fc fe86 	bl	8000424 <__aeabi_dsub>
 8003718:	e9c4 8900 	strd	r8, r9, [r4]
 800371c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003720:	2501      	movs	r5, #1
 8003722:	4628      	mov	r0, r5
 8003724:	b00d      	add	sp, #52	@ 0x34
 8003726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800372a:	a39d      	add	r3, pc, #628	@ (adr r3, 80039a0 <__ieee754_rem_pio2+0x2f8>)
 800372c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003730:	f7fc fe78 	bl	8000424 <__aeabi_dsub>
 8003734:	a39c      	add	r3, pc, #624	@ (adr r3, 80039a8 <__ieee754_rem_pio2+0x300>)
 8003736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373a:	4606      	mov	r6, r0
 800373c:	460f      	mov	r7, r1
 800373e:	f7fc fe71 	bl	8000424 <__aeabi_dsub>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	4680      	mov	r8, r0
 8003748:	4689      	mov	r9, r1
 800374a:	4630      	mov	r0, r6
 800374c:	4639      	mov	r1, r7
 800374e:	f7fc fe69 	bl	8000424 <__aeabi_dsub>
 8003752:	a395      	add	r3, pc, #596	@ (adr r3, 80039a8 <__ieee754_rem_pio2+0x300>)
 8003754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003758:	e7dc      	b.n	8003714 <__ieee754_rem_pio2+0x6c>
 800375a:	f7fc fe65 	bl	8000428 <__adddf3>
 800375e:	45a8      	cmp	r8, r5
 8003760:	4606      	mov	r6, r0
 8003762:	460f      	mov	r7, r1
 8003764:	d018      	beq.n	8003798 <__ieee754_rem_pio2+0xf0>
 8003766:	a38c      	add	r3, pc, #560	@ (adr r3, 8003998 <__ieee754_rem_pio2+0x2f0>)
 8003768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376c:	f7fc fe5c 	bl	8000428 <__adddf3>
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	4680      	mov	r8, r0
 8003776:	4689      	mov	r9, r1
 8003778:	4630      	mov	r0, r6
 800377a:	4639      	mov	r1, r7
 800377c:	f7fc fe52 	bl	8000424 <__aeabi_dsub>
 8003780:	a385      	add	r3, pc, #532	@ (adr r3, 8003998 <__ieee754_rem_pio2+0x2f0>)
 8003782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003786:	f7fc fe4f 	bl	8000428 <__adddf3>
 800378a:	f04f 35ff 	mov.w	r5, #4294967295
 800378e:	e9c4 8900 	strd	r8, r9, [r4]
 8003792:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003796:	e7c4      	b.n	8003722 <__ieee754_rem_pio2+0x7a>
 8003798:	a381      	add	r3, pc, #516	@ (adr r3, 80039a0 <__ieee754_rem_pio2+0x2f8>)
 800379a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379e:	f7fc fe43 	bl	8000428 <__adddf3>
 80037a2:	a381      	add	r3, pc, #516	@ (adr r3, 80039a8 <__ieee754_rem_pio2+0x300>)
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	4606      	mov	r6, r0
 80037aa:	460f      	mov	r7, r1
 80037ac:	f7fc fe3c 	bl	8000428 <__adddf3>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4680      	mov	r8, r0
 80037b6:	4689      	mov	r9, r1
 80037b8:	4630      	mov	r0, r6
 80037ba:	4639      	mov	r1, r7
 80037bc:	f7fc fe32 	bl	8000424 <__aeabi_dsub>
 80037c0:	a379      	add	r3, pc, #484	@ (adr r3, 80039a8 <__ieee754_rem_pio2+0x300>)
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	e7de      	b.n	8003786 <__ieee754_rem_pio2+0xde>
 80037c8:	4b82      	ldr	r3, [pc, #520]	@ (80039d4 <__ieee754_rem_pio2+0x32c>)
 80037ca:	4598      	cmp	r8, r3
 80037cc:	f200 80d1 	bhi.w	8003972 <__ieee754_rem_pio2+0x2ca>
 80037d0:	f000 f966 	bl	8003aa0 <fabs>
 80037d4:	ec57 6b10 	vmov	r6, r7, d0
 80037d8:	a375      	add	r3, pc, #468	@ (adr r3, 80039b0 <__ieee754_rem_pio2+0x308>)
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	4630      	mov	r0, r6
 80037e0:	4639      	mov	r1, r7
 80037e2:	f7fc fcf1 	bl	80001c8 <__aeabi_dmul>
 80037e6:	4b7c      	ldr	r3, [pc, #496]	@ (80039d8 <__ieee754_rem_pio2+0x330>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	f7fc fe1d 	bl	8000428 <__adddf3>
 80037ee:	f7fd f859 	bl	80008a4 <__aeabi_d2iz>
 80037f2:	4605      	mov	r5, r0
 80037f4:	f7fc ff64 	bl	80006c0 <__aeabi_i2d>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003800:	a363      	add	r3, pc, #396	@ (adr r3, 8003990 <__ieee754_rem_pio2+0x2e8>)
 8003802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003806:	f7fc fcdf 	bl	80001c8 <__aeabi_dmul>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4630      	mov	r0, r6
 8003810:	4639      	mov	r1, r7
 8003812:	f7fc fe07 	bl	8000424 <__aeabi_dsub>
 8003816:	a360      	add	r3, pc, #384	@ (adr r3, 8003998 <__ieee754_rem_pio2+0x2f0>)
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	4682      	mov	sl, r0
 800381e:	468b      	mov	fp, r1
 8003820:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003824:	f7fc fcd0 	bl	80001c8 <__aeabi_dmul>
 8003828:	2d1f      	cmp	r5, #31
 800382a:	4606      	mov	r6, r0
 800382c:	460f      	mov	r7, r1
 800382e:	dc0c      	bgt.n	800384a <__ieee754_rem_pio2+0x1a2>
 8003830:	4b6a      	ldr	r3, [pc, #424]	@ (80039dc <__ieee754_rem_pio2+0x334>)
 8003832:	1e6a      	subs	r2, r5, #1
 8003834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003838:	4543      	cmp	r3, r8
 800383a:	d006      	beq.n	800384a <__ieee754_rem_pio2+0x1a2>
 800383c:	4632      	mov	r2, r6
 800383e:	463b      	mov	r3, r7
 8003840:	4650      	mov	r0, sl
 8003842:	4659      	mov	r1, fp
 8003844:	f7fc fdee 	bl	8000424 <__aeabi_dsub>
 8003848:	e00e      	b.n	8003868 <__ieee754_rem_pio2+0x1c0>
 800384a:	463b      	mov	r3, r7
 800384c:	4632      	mov	r2, r6
 800384e:	4650      	mov	r0, sl
 8003850:	4659      	mov	r1, fp
 8003852:	f7fc fde7 	bl	8000424 <__aeabi_dsub>
 8003856:	ea4f 5328 	mov.w	r3, r8, asr #20
 800385a:	9305      	str	r3, [sp, #20]
 800385c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003860:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003864:	2b10      	cmp	r3, #16
 8003866:	dc02      	bgt.n	800386e <__ieee754_rem_pio2+0x1c6>
 8003868:	e9c4 0100 	strd	r0, r1, [r4]
 800386c:	e039      	b.n	80038e2 <__ieee754_rem_pio2+0x23a>
 800386e:	a34c      	add	r3, pc, #304	@ (adr r3, 80039a0 <__ieee754_rem_pio2+0x2f8>)
 8003870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003874:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003878:	f7fc fca6 	bl	80001c8 <__aeabi_dmul>
 800387c:	4606      	mov	r6, r0
 800387e:	460f      	mov	r7, r1
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4650      	mov	r0, sl
 8003886:	4659      	mov	r1, fp
 8003888:	f7fc fdcc 	bl	8000424 <__aeabi_dsub>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4680      	mov	r8, r0
 8003892:	4689      	mov	r9, r1
 8003894:	4650      	mov	r0, sl
 8003896:	4659      	mov	r1, fp
 8003898:	f7fc fdc4 	bl	8000424 <__aeabi_dsub>
 800389c:	4632      	mov	r2, r6
 800389e:	463b      	mov	r3, r7
 80038a0:	f7fc fdc0 	bl	8000424 <__aeabi_dsub>
 80038a4:	a340      	add	r3, pc, #256	@ (adr r3, 80039a8 <__ieee754_rem_pio2+0x300>)
 80038a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038aa:	4606      	mov	r6, r0
 80038ac:	460f      	mov	r7, r1
 80038ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80038b2:	f7fc fc89 	bl	80001c8 <__aeabi_dmul>
 80038b6:	4632      	mov	r2, r6
 80038b8:	463b      	mov	r3, r7
 80038ba:	f7fc fdb3 	bl	8000424 <__aeabi_dsub>
 80038be:	4602      	mov	r2, r0
 80038c0:	460b      	mov	r3, r1
 80038c2:	4606      	mov	r6, r0
 80038c4:	460f      	mov	r7, r1
 80038c6:	4640      	mov	r0, r8
 80038c8:	4649      	mov	r1, r9
 80038ca:	f7fc fdab 	bl	8000424 <__aeabi_dsub>
 80038ce:	9a05      	ldr	r2, [sp, #20]
 80038d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b31      	cmp	r3, #49	@ 0x31
 80038d8:	dc20      	bgt.n	800391c <__ieee754_rem_pio2+0x274>
 80038da:	e9c4 0100 	strd	r0, r1, [r4]
 80038de:	46c2      	mov	sl, r8
 80038e0:	46cb      	mov	fp, r9
 80038e2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80038e6:	4650      	mov	r0, sl
 80038e8:	4642      	mov	r2, r8
 80038ea:	464b      	mov	r3, r9
 80038ec:	4659      	mov	r1, fp
 80038ee:	f7fc fd99 	bl	8000424 <__aeabi_dsub>
 80038f2:	463b      	mov	r3, r7
 80038f4:	4632      	mov	r2, r6
 80038f6:	f7fc fd95 	bl	8000424 <__aeabi_dsub>
 80038fa:	9b04      	ldr	r3, [sp, #16]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003902:	f6bf af0e 	bge.w	8003722 <__ieee754_rem_pio2+0x7a>
 8003906:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800390a:	6063      	str	r3, [r4, #4]
 800390c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003910:	f8c4 8000 	str.w	r8, [r4]
 8003914:	60a0      	str	r0, [r4, #8]
 8003916:	60e3      	str	r3, [r4, #12]
 8003918:	426d      	negs	r5, r5
 800391a:	e702      	b.n	8003722 <__ieee754_rem_pio2+0x7a>
 800391c:	a326      	add	r3, pc, #152	@ (adr r3, 80039b8 <__ieee754_rem_pio2+0x310>)
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003926:	f7fc fc4f 	bl	80001c8 <__aeabi_dmul>
 800392a:	4606      	mov	r6, r0
 800392c:	460f      	mov	r7, r1
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4640      	mov	r0, r8
 8003934:	4649      	mov	r1, r9
 8003936:	f7fc fd75 	bl	8000424 <__aeabi_dsub>
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	4682      	mov	sl, r0
 8003940:	468b      	mov	fp, r1
 8003942:	4640      	mov	r0, r8
 8003944:	4649      	mov	r1, r9
 8003946:	f7fc fd6d 	bl	8000424 <__aeabi_dsub>
 800394a:	4632      	mov	r2, r6
 800394c:	463b      	mov	r3, r7
 800394e:	f7fc fd69 	bl	8000424 <__aeabi_dsub>
 8003952:	a31b      	add	r3, pc, #108	@ (adr r3, 80039c0 <__ieee754_rem_pio2+0x318>)
 8003954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003958:	4606      	mov	r6, r0
 800395a:	460f      	mov	r7, r1
 800395c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003960:	f7fc fc32 	bl	80001c8 <__aeabi_dmul>
 8003964:	4632      	mov	r2, r6
 8003966:	463b      	mov	r3, r7
 8003968:	f7fc fd5c 	bl	8000424 <__aeabi_dsub>
 800396c:	4606      	mov	r6, r0
 800396e:	460f      	mov	r7, r1
 8003970:	e764      	b.n	800383c <__ieee754_rem_pio2+0x194>
 8003972:	4b1b      	ldr	r3, [pc, #108]	@ (80039e0 <__ieee754_rem_pio2+0x338>)
 8003974:	4598      	cmp	r8, r3
 8003976:	d935      	bls.n	80039e4 <__ieee754_rem_pio2+0x33c>
 8003978:	4632      	mov	r2, r6
 800397a:	463b      	mov	r3, r7
 800397c:	4630      	mov	r0, r6
 800397e:	4639      	mov	r1, r7
 8003980:	f7fc fd50 	bl	8000424 <__aeabi_dsub>
 8003984:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003988:	e9c4 0100 	strd	r0, r1, [r4]
 800398c:	e69e      	b.n	80036cc <__ieee754_rem_pio2+0x24>
 800398e:	bf00      	nop
 8003990:	54400000 	.word	0x54400000
 8003994:	3ff921fb 	.word	0x3ff921fb
 8003998:	1a626331 	.word	0x1a626331
 800399c:	3dd0b461 	.word	0x3dd0b461
 80039a0:	1a600000 	.word	0x1a600000
 80039a4:	3dd0b461 	.word	0x3dd0b461
 80039a8:	2e037073 	.word	0x2e037073
 80039ac:	3ba3198a 	.word	0x3ba3198a
 80039b0:	6dc9c883 	.word	0x6dc9c883
 80039b4:	3fe45f30 	.word	0x3fe45f30
 80039b8:	2e000000 	.word	0x2e000000
 80039bc:	3ba3198a 	.word	0x3ba3198a
 80039c0:	252049c1 	.word	0x252049c1
 80039c4:	397b839a 	.word	0x397b839a
 80039c8:	3fe921fb 	.word	0x3fe921fb
 80039cc:	4002d97b 	.word	0x4002d97b
 80039d0:	3ff921fb 	.word	0x3ff921fb
 80039d4:	413921fb 	.word	0x413921fb
 80039d8:	3fe00000 	.word	0x3fe00000
 80039dc:	08004370 	.word	0x08004370
 80039e0:	7fefffff 	.word	0x7fefffff
 80039e4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80039e8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80039ec:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80039f0:	4630      	mov	r0, r6
 80039f2:	460f      	mov	r7, r1
 80039f4:	f7fc ff56 	bl	80008a4 <__aeabi_d2iz>
 80039f8:	f7fc fe62 	bl	80006c0 <__aeabi_i2d>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4630      	mov	r0, r6
 8003a02:	4639      	mov	r1, r7
 8003a04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003a08:	f7fc fd0c 	bl	8000424 <__aeabi_dsub>
 8003a0c:	4b22      	ldr	r3, [pc, #136]	@ (8003a98 <__ieee754_rem_pio2+0x3f0>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f7fc fbda 	bl	80001c8 <__aeabi_dmul>
 8003a14:	460f      	mov	r7, r1
 8003a16:	4606      	mov	r6, r0
 8003a18:	f7fc ff44 	bl	80008a4 <__aeabi_d2iz>
 8003a1c:	f7fc fe50 	bl	80006c0 <__aeabi_i2d>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4630      	mov	r0, r6
 8003a26:	4639      	mov	r1, r7
 8003a28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003a2c:	f7fc fcfa 	bl	8000424 <__aeabi_dsub>
 8003a30:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <__ieee754_rem_pio2+0x3f0>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	f7fc fbc8 	bl	80001c8 <__aeabi_dmul>
 8003a38:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003a3c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003a40:	f04f 0803 	mov.w	r8, #3
 8003a44:	2600      	movs	r6, #0
 8003a46:	2700      	movs	r7, #0
 8003a48:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003a4c:	4632      	mov	r2, r6
 8003a4e:	463b      	mov	r3, r7
 8003a50:	46c2      	mov	sl, r8
 8003a52:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a56:	f7fc fef3 	bl	8000840 <__aeabi_dcmpeq>
 8003a5a:	2800      	cmp	r0, #0
 8003a5c:	d1f4      	bne.n	8003a48 <__ieee754_rem_pio2+0x3a0>
 8003a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <__ieee754_rem_pio2+0x3f4>)
 8003a60:	9301      	str	r3, [sp, #4]
 8003a62:	2302      	movs	r3, #2
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	462a      	mov	r2, r5
 8003a68:	4653      	mov	r3, sl
 8003a6a:	4621      	mov	r1, r4
 8003a6c:	a806      	add	r0, sp, #24
 8003a6e:	f000 f81f 	bl	8003ab0 <__kernel_rem_pio2>
 8003a72:	9b04      	ldr	r3, [sp, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	4605      	mov	r5, r0
 8003a78:	f6bf ae53 	bge.w	8003722 <__ieee754_rem_pio2+0x7a>
 8003a7c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003a80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003a84:	e9c4 2300 	strd	r2, r3, [r4]
 8003a88:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003a8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003a90:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003a94:	e740      	b.n	8003918 <__ieee754_rem_pio2+0x270>
 8003a96:	bf00      	nop
 8003a98:	41700000 	.word	0x41700000
 8003a9c:	080043f0 	.word	0x080043f0

08003aa0 <fabs>:
 8003aa0:	ec51 0b10 	vmov	r0, r1, d0
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003aaa:	ec43 2b10 	vmov	d0, r2, r3
 8003aae:	4770      	bx	lr

08003ab0 <__kernel_rem_pio2>:
 8003ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ab4:	ed2d 8b02 	vpush	{d8}
 8003ab8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003abc:	f112 0f14 	cmn.w	r2, #20
 8003ac0:	9306      	str	r3, [sp, #24]
 8003ac2:	9104      	str	r1, [sp, #16]
 8003ac4:	4bc2      	ldr	r3, [pc, #776]	@ (8003dd0 <__kernel_rem_pio2+0x320>)
 8003ac6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8003ac8:	9008      	str	r0, [sp, #32]
 8003aca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	9b06      	ldr	r3, [sp, #24]
 8003ad2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ad6:	bfa8      	it	ge
 8003ad8:	1ed4      	subge	r4, r2, #3
 8003ada:	9305      	str	r3, [sp, #20]
 8003adc:	bfb2      	itee	lt
 8003ade:	2400      	movlt	r4, #0
 8003ae0:	2318      	movge	r3, #24
 8003ae2:	fb94 f4f3 	sdivge	r4, r4, r3
 8003ae6:	f06f 0317 	mvn.w	r3, #23
 8003aea:	fb04 3303 	mla	r3, r4, r3, r3
 8003aee:	eb03 0b02 	add.w	fp, r3, r2
 8003af2:	9b00      	ldr	r3, [sp, #0]
 8003af4:	9a05      	ldr	r2, [sp, #20]
 8003af6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8003dc0 <__kernel_rem_pio2+0x310>
 8003afa:	eb03 0802 	add.w	r8, r3, r2
 8003afe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003b00:	1aa7      	subs	r7, r4, r2
 8003b02:	ae20      	add	r6, sp, #128	@ 0x80
 8003b04:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003b08:	2500      	movs	r5, #0
 8003b0a:	4545      	cmp	r5, r8
 8003b0c:	dd12      	ble.n	8003b34 <__kernel_rem_pio2+0x84>
 8003b0e:	9b06      	ldr	r3, [sp, #24]
 8003b10:	aa20      	add	r2, sp, #128	@ 0x80
 8003b12:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003b16:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8003b1a:	2700      	movs	r7, #0
 8003b1c:	9b00      	ldr	r3, [sp, #0]
 8003b1e:	429f      	cmp	r7, r3
 8003b20:	dc2e      	bgt.n	8003b80 <__kernel_rem_pio2+0xd0>
 8003b22:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8003dc0 <__kernel_rem_pio2+0x310>
 8003b26:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b2a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003b2e:	46a8      	mov	r8, r5
 8003b30:	2600      	movs	r6, #0
 8003b32:	e01b      	b.n	8003b6c <__kernel_rem_pio2+0xbc>
 8003b34:	42ef      	cmn	r7, r5
 8003b36:	d407      	bmi.n	8003b48 <__kernel_rem_pio2+0x98>
 8003b38:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003b3c:	f7fc fdc0 	bl	80006c0 <__aeabi_i2d>
 8003b40:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003b44:	3501      	adds	r5, #1
 8003b46:	e7e0      	b.n	8003b0a <__kernel_rem_pio2+0x5a>
 8003b48:	ec51 0b18 	vmov	r0, r1, d8
 8003b4c:	e7f8      	b.n	8003b40 <__kernel_rem_pio2+0x90>
 8003b4e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003b52:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003b56:	f7fc fb37 	bl	80001c8 <__aeabi_dmul>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b62:	f7fc fc61 	bl	8000428 <__adddf3>
 8003b66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b6a:	3601      	adds	r6, #1
 8003b6c:	9b05      	ldr	r3, [sp, #20]
 8003b6e:	429e      	cmp	r6, r3
 8003b70:	dded      	ble.n	8003b4e <__kernel_rem_pio2+0x9e>
 8003b72:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003b76:	3701      	adds	r7, #1
 8003b78:	ecaa 7b02 	vstmia	sl!, {d7}
 8003b7c:	3508      	adds	r5, #8
 8003b7e:	e7cd      	b.n	8003b1c <__kernel_rem_pio2+0x6c>
 8003b80:	9b00      	ldr	r3, [sp, #0]
 8003b82:	f8dd 8000 	ldr.w	r8, [sp]
 8003b86:	aa0c      	add	r2, sp, #48	@ 0x30
 8003b88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003b8c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003b8e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003b90:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b96:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003b9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003b9c:	ab98      	add	r3, sp, #608	@ 0x260
 8003b9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003ba2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8003ba6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003baa:	ac0c      	add	r4, sp, #48	@ 0x30
 8003bac:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003bae:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8003bb2:	46a1      	mov	r9, r4
 8003bb4:	46c2      	mov	sl, r8
 8003bb6:	f1ba 0f00 	cmp.w	sl, #0
 8003bba:	dc77      	bgt.n	8003cac <__kernel_rem_pio2+0x1fc>
 8003bbc:	4658      	mov	r0, fp
 8003bbe:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003bc2:	f000 fac5 	bl	8004150 <scalbn>
 8003bc6:	ec57 6b10 	vmov	r6, r7, d0
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003bd0:	4630      	mov	r0, r6
 8003bd2:	4639      	mov	r1, r7
 8003bd4:	f7fc faf8 	bl	80001c8 <__aeabi_dmul>
 8003bd8:	ec41 0b10 	vmov	d0, r0, r1
 8003bdc:	f000 fb34 	bl	8004248 <floor>
 8003be0:	4b7c      	ldr	r3, [pc, #496]	@ (8003dd4 <__kernel_rem_pio2+0x324>)
 8003be2:	ec51 0b10 	vmov	r0, r1, d0
 8003be6:	2200      	movs	r2, #0
 8003be8:	f7fc faee 	bl	80001c8 <__aeabi_dmul>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4630      	mov	r0, r6
 8003bf2:	4639      	mov	r1, r7
 8003bf4:	f7fc fc16 	bl	8000424 <__aeabi_dsub>
 8003bf8:	460f      	mov	r7, r1
 8003bfa:	4606      	mov	r6, r0
 8003bfc:	f7fc fe52 	bl	80008a4 <__aeabi_d2iz>
 8003c00:	9002      	str	r0, [sp, #8]
 8003c02:	f7fc fd5d 	bl	80006c0 <__aeabi_i2d>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4630      	mov	r0, r6
 8003c0c:	4639      	mov	r1, r7
 8003c0e:	f7fc fc09 	bl	8000424 <__aeabi_dsub>
 8003c12:	f1bb 0f00 	cmp.w	fp, #0
 8003c16:	4606      	mov	r6, r0
 8003c18:	460f      	mov	r7, r1
 8003c1a:	dd6c      	ble.n	8003cf6 <__kernel_rem_pio2+0x246>
 8003c1c:	f108 31ff 	add.w	r1, r8, #4294967295
 8003c20:	ab0c      	add	r3, sp, #48	@ 0x30
 8003c22:	9d02      	ldr	r5, [sp, #8]
 8003c24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003c28:	f1cb 0018 	rsb	r0, fp, #24
 8003c2c:	fa43 f200 	asr.w	r2, r3, r0
 8003c30:	4415      	add	r5, r2
 8003c32:	4082      	lsls	r2, r0
 8003c34:	1a9b      	subs	r3, r3, r2
 8003c36:	aa0c      	add	r2, sp, #48	@ 0x30
 8003c38:	9502      	str	r5, [sp, #8]
 8003c3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003c3e:	f1cb 0217 	rsb	r2, fp, #23
 8003c42:	fa43 f902 	asr.w	r9, r3, r2
 8003c46:	f1b9 0f00 	cmp.w	r9, #0
 8003c4a:	dd64      	ble.n	8003d16 <__kernel_rem_pio2+0x266>
 8003c4c:	9b02      	ldr	r3, [sp, #8]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	3301      	adds	r3, #1
 8003c52:	9302      	str	r3, [sp, #8]
 8003c54:	4615      	mov	r5, r2
 8003c56:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003c5a:	4590      	cmp	r8, r2
 8003c5c:	f300 80a1 	bgt.w	8003da2 <__kernel_rem_pio2+0x2f2>
 8003c60:	f1bb 0f00 	cmp.w	fp, #0
 8003c64:	dd07      	ble.n	8003c76 <__kernel_rem_pio2+0x1c6>
 8003c66:	f1bb 0f01 	cmp.w	fp, #1
 8003c6a:	f000 80c1 	beq.w	8003df0 <__kernel_rem_pio2+0x340>
 8003c6e:	f1bb 0f02 	cmp.w	fp, #2
 8003c72:	f000 80c8 	beq.w	8003e06 <__kernel_rem_pio2+0x356>
 8003c76:	f1b9 0f02 	cmp.w	r9, #2
 8003c7a:	d14c      	bne.n	8003d16 <__kernel_rem_pio2+0x266>
 8003c7c:	4632      	mov	r2, r6
 8003c7e:	463b      	mov	r3, r7
 8003c80:	4955      	ldr	r1, [pc, #340]	@ (8003dd8 <__kernel_rem_pio2+0x328>)
 8003c82:	2000      	movs	r0, #0
 8003c84:	f7fc fbce 	bl	8000424 <__aeabi_dsub>
 8003c88:	4606      	mov	r6, r0
 8003c8a:	460f      	mov	r7, r1
 8003c8c:	2d00      	cmp	r5, #0
 8003c8e:	d042      	beq.n	8003d16 <__kernel_rem_pio2+0x266>
 8003c90:	4658      	mov	r0, fp
 8003c92:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8003dc8 <__kernel_rem_pio2+0x318>
 8003c96:	f000 fa5b 	bl	8004150 <scalbn>
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	4639      	mov	r1, r7
 8003c9e:	ec53 2b10 	vmov	r2, r3, d0
 8003ca2:	f7fc fbbf 	bl	8000424 <__aeabi_dsub>
 8003ca6:	4606      	mov	r6, r0
 8003ca8:	460f      	mov	r7, r1
 8003caa:	e034      	b.n	8003d16 <__kernel_rem_pio2+0x266>
 8003cac:	4b4b      	ldr	r3, [pc, #300]	@ (8003ddc <__kernel_rem_pio2+0x32c>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cb4:	f7fc fa88 	bl	80001c8 <__aeabi_dmul>
 8003cb8:	f7fc fdf4 	bl	80008a4 <__aeabi_d2iz>
 8003cbc:	f7fc fd00 	bl	80006c0 <__aeabi_i2d>
 8003cc0:	4b47      	ldr	r3, [pc, #284]	@ (8003de0 <__kernel_rem_pio2+0x330>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	4606      	mov	r6, r0
 8003cc6:	460f      	mov	r7, r1
 8003cc8:	f7fc fa7e 	bl	80001c8 <__aeabi_dmul>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003cd4:	f7fc fba6 	bl	8000424 <__aeabi_dsub>
 8003cd8:	f7fc fde4 	bl	80008a4 <__aeabi_d2iz>
 8003cdc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003ce0:	f849 0b04 	str.w	r0, [r9], #4
 8003ce4:	4639      	mov	r1, r7
 8003ce6:	4630      	mov	r0, r6
 8003ce8:	f7fc fb9e 	bl	8000428 <__adddf3>
 8003cec:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003cf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003cf4:	e75f      	b.n	8003bb6 <__kernel_rem_pio2+0x106>
 8003cf6:	d107      	bne.n	8003d08 <__kernel_rem_pio2+0x258>
 8003cf8:	f108 33ff 	add.w	r3, r8, #4294967295
 8003cfc:	aa0c      	add	r2, sp, #48	@ 0x30
 8003cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d02:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003d06:	e79e      	b.n	8003c46 <__kernel_rem_pio2+0x196>
 8003d08:	4b36      	ldr	r3, [pc, #216]	@ (8003de4 <__kernel_rem_pio2+0x334>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f7fc fdb6 	bl	800087c <__aeabi_dcmpge>
 8003d10:	2800      	cmp	r0, #0
 8003d12:	d143      	bne.n	8003d9c <__kernel_rem_pio2+0x2ec>
 8003d14:	4681      	mov	r9, r0
 8003d16:	2200      	movs	r2, #0
 8003d18:	2300      	movs	r3, #0
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	4639      	mov	r1, r7
 8003d1e:	f7fc fd8f 	bl	8000840 <__aeabi_dcmpeq>
 8003d22:	2800      	cmp	r0, #0
 8003d24:	f000 80c1 	beq.w	8003eaa <__kernel_rem_pio2+0x3fa>
 8003d28:	f108 33ff 	add.w	r3, r8, #4294967295
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	9900      	ldr	r1, [sp, #0]
 8003d30:	428b      	cmp	r3, r1
 8003d32:	da70      	bge.n	8003e16 <__kernel_rem_pio2+0x366>
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	f000 808b 	beq.w	8003e50 <__kernel_rem_pio2+0x3a0>
 8003d3a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003d3e:	ab0c      	add	r3, sp, #48	@ 0x30
 8003d40:	f1ab 0b18 	sub.w	fp, fp, #24
 8003d44:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0f6      	beq.n	8003d3a <__kernel_rem_pio2+0x28a>
 8003d4c:	4658      	mov	r0, fp
 8003d4e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8003dc8 <__kernel_rem_pio2+0x318>
 8003d52:	f000 f9fd 	bl	8004150 <scalbn>
 8003d56:	f108 0301 	add.w	r3, r8, #1
 8003d5a:	00da      	lsls	r2, r3, #3
 8003d5c:	9205      	str	r2, [sp, #20]
 8003d5e:	ec55 4b10 	vmov	r4, r5, d0
 8003d62:	aa70      	add	r2, sp, #448	@ 0x1c0
 8003d64:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8003ddc <__kernel_rem_pio2+0x32c>
 8003d68:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8003d6c:	4646      	mov	r6, r8
 8003d6e:	f04f 0a00 	mov.w	sl, #0
 8003d72:	2e00      	cmp	r6, #0
 8003d74:	f280 80d1 	bge.w	8003f1a <__kernel_rem_pio2+0x46a>
 8003d78:	4644      	mov	r4, r8
 8003d7a:	2c00      	cmp	r4, #0
 8003d7c:	f2c0 80ff 	blt.w	8003f7e <__kernel_rem_pio2+0x4ce>
 8003d80:	4b19      	ldr	r3, [pc, #100]	@ (8003de8 <__kernel_rem_pio2+0x338>)
 8003d82:	461f      	mov	r7, r3
 8003d84:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003d86:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003d8a:	9306      	str	r3, [sp, #24]
 8003d8c:	f04f 0a00 	mov.w	sl, #0
 8003d90:	f04f 0b00 	mov.w	fp, #0
 8003d94:	2600      	movs	r6, #0
 8003d96:	eba8 0504 	sub.w	r5, r8, r4
 8003d9a:	e0e4      	b.n	8003f66 <__kernel_rem_pio2+0x4b6>
 8003d9c:	f04f 0902 	mov.w	r9, #2
 8003da0:	e754      	b.n	8003c4c <__kernel_rem_pio2+0x19c>
 8003da2:	f854 3b04 	ldr.w	r3, [r4], #4
 8003da6:	bb0d      	cbnz	r5, 8003dec <__kernel_rem_pio2+0x33c>
 8003da8:	b123      	cbz	r3, 8003db4 <__kernel_rem_pio2+0x304>
 8003daa:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8003dae:	f844 3c04 	str.w	r3, [r4, #-4]
 8003db2:	2301      	movs	r3, #1
 8003db4:	3201      	adds	r2, #1
 8003db6:	461d      	mov	r5, r3
 8003db8:	e74f      	b.n	8003c5a <__kernel_rem_pio2+0x1aa>
 8003dba:	bf00      	nop
 8003dbc:	f3af 8000 	nop.w
	...
 8003dcc:	3ff00000 	.word	0x3ff00000
 8003dd0:	08004538 	.word	0x08004538
 8003dd4:	40200000 	.word	0x40200000
 8003dd8:	3ff00000 	.word	0x3ff00000
 8003ddc:	3e700000 	.word	0x3e700000
 8003de0:	41700000 	.word	0x41700000
 8003de4:	3fe00000 	.word	0x3fe00000
 8003de8:	080044f8 	.word	0x080044f8
 8003dec:	1acb      	subs	r3, r1, r3
 8003dee:	e7de      	b.n	8003dae <__kernel_rem_pio2+0x2fe>
 8003df0:	f108 32ff 	add.w	r2, r8, #4294967295
 8003df4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dfa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003dfe:	a90c      	add	r1, sp, #48	@ 0x30
 8003e00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003e04:	e737      	b.n	8003c76 <__kernel_rem_pio2+0x1c6>
 8003e06:	f108 32ff 	add.w	r2, r8, #4294967295
 8003e0a:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e10:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003e14:	e7f3      	b.n	8003dfe <__kernel_rem_pio2+0x34e>
 8003e16:	a90c      	add	r1, sp, #48	@ 0x30
 8003e18:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	e785      	b.n	8003d2e <__kernel_rem_pio2+0x27e>
 8003e22:	3401      	adds	r4, #1
 8003e24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003e28:	2a00      	cmp	r2, #0
 8003e2a:	d0fa      	beq.n	8003e22 <__kernel_rem_pio2+0x372>
 8003e2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003e2e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003e32:	eb0d 0503 	add.w	r5, sp, r3
 8003e36:	9b06      	ldr	r3, [sp, #24]
 8003e38:	aa20      	add	r2, sp, #128	@ 0x80
 8003e3a:	4443      	add	r3, r8
 8003e3c:	f108 0701 	add.w	r7, r8, #1
 8003e40:	3d98      	subs	r5, #152	@ 0x98
 8003e42:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8003e46:	4444      	add	r4, r8
 8003e48:	42bc      	cmp	r4, r7
 8003e4a:	da04      	bge.n	8003e56 <__kernel_rem_pio2+0x3a6>
 8003e4c:	46a0      	mov	r8, r4
 8003e4e:	e6a2      	b.n	8003b96 <__kernel_rem_pio2+0xe6>
 8003e50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e52:	2401      	movs	r4, #1
 8003e54:	e7e6      	b.n	8003e24 <__kernel_rem_pio2+0x374>
 8003e56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e58:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8003e5c:	f7fc fc30 	bl	80006c0 <__aeabi_i2d>
 8003e60:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8004120 <__kernel_rem_pio2+0x670>
 8003e64:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003e68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e70:	46b2      	mov	sl, r6
 8003e72:	f04f 0800 	mov.w	r8, #0
 8003e76:	9b05      	ldr	r3, [sp, #20]
 8003e78:	4598      	cmp	r8, r3
 8003e7a:	dd05      	ble.n	8003e88 <__kernel_rem_pio2+0x3d8>
 8003e7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003e80:	3701      	adds	r7, #1
 8003e82:	eca5 7b02 	vstmia	r5!, {d7}
 8003e86:	e7df      	b.n	8003e48 <__kernel_rem_pio2+0x398>
 8003e88:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8003e8c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003e90:	f7fc f99a 	bl	80001c8 <__aeabi_dmul>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e9c:	f7fc fac4 	bl	8000428 <__adddf3>
 8003ea0:	f108 0801 	add.w	r8, r8, #1
 8003ea4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ea8:	e7e5      	b.n	8003e76 <__kernel_rem_pio2+0x3c6>
 8003eaa:	f1cb 0000 	rsb	r0, fp, #0
 8003eae:	ec47 6b10 	vmov	d0, r6, r7
 8003eb2:	f000 f94d 	bl	8004150 <scalbn>
 8003eb6:	ec55 4b10 	vmov	r4, r5, d0
 8003eba:	4b9b      	ldr	r3, [pc, #620]	@ (8004128 <__kernel_rem_pio2+0x678>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	f7fc fcdb 	bl	800087c <__aeabi_dcmpge>
 8003ec6:	b300      	cbz	r0, 8003f0a <__kernel_rem_pio2+0x45a>
 8003ec8:	4b98      	ldr	r3, [pc, #608]	@ (800412c <__kernel_rem_pio2+0x67c>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	4620      	mov	r0, r4
 8003ece:	4629      	mov	r1, r5
 8003ed0:	f7fc f97a 	bl	80001c8 <__aeabi_dmul>
 8003ed4:	f7fc fce6 	bl	80008a4 <__aeabi_d2iz>
 8003ed8:	4606      	mov	r6, r0
 8003eda:	f7fc fbf1 	bl	80006c0 <__aeabi_i2d>
 8003ede:	4b92      	ldr	r3, [pc, #584]	@ (8004128 <__kernel_rem_pio2+0x678>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f7fc f971 	bl	80001c8 <__aeabi_dmul>
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4602      	mov	r2, r0
 8003eea:	4629      	mov	r1, r5
 8003eec:	4620      	mov	r0, r4
 8003eee:	f7fc fa99 	bl	8000424 <__aeabi_dsub>
 8003ef2:	f7fc fcd7 	bl	80008a4 <__aeabi_d2iz>
 8003ef6:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ef8:	f10b 0b18 	add.w	fp, fp, #24
 8003efc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003f00:	f108 0801 	add.w	r8, r8, #1
 8003f04:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8003f08:	e720      	b.n	8003d4c <__kernel_rem_pio2+0x29c>
 8003f0a:	4620      	mov	r0, r4
 8003f0c:	4629      	mov	r1, r5
 8003f0e:	f7fc fcc9 	bl	80008a4 <__aeabi_d2iz>
 8003f12:	ab0c      	add	r3, sp, #48	@ 0x30
 8003f14:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003f18:	e718      	b.n	8003d4c <__kernel_rem_pio2+0x29c>
 8003f1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8003f1c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003f20:	f7fc fbce 	bl	80006c0 <__aeabi_i2d>
 8003f24:	4622      	mov	r2, r4
 8003f26:	462b      	mov	r3, r5
 8003f28:	f7fc f94e 	bl	80001c8 <__aeabi_dmul>
 8003f2c:	4652      	mov	r2, sl
 8003f2e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8003f32:	465b      	mov	r3, fp
 8003f34:	4620      	mov	r0, r4
 8003f36:	4629      	mov	r1, r5
 8003f38:	f7fc f946 	bl	80001c8 <__aeabi_dmul>
 8003f3c:	3e01      	subs	r6, #1
 8003f3e:	4604      	mov	r4, r0
 8003f40:	460d      	mov	r5, r1
 8003f42:	e716      	b.n	8003d72 <__kernel_rem_pio2+0x2c2>
 8003f44:	9906      	ldr	r1, [sp, #24]
 8003f46:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8003f4a:	9106      	str	r1, [sp, #24]
 8003f4c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8003f50:	f7fc f93a 	bl	80001c8 <__aeabi_dmul>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	4650      	mov	r0, sl
 8003f5a:	4659      	mov	r1, fp
 8003f5c:	f7fc fa64 	bl	8000428 <__adddf3>
 8003f60:	3601      	adds	r6, #1
 8003f62:	4682      	mov	sl, r0
 8003f64:	468b      	mov	fp, r1
 8003f66:	9b00      	ldr	r3, [sp, #0]
 8003f68:	429e      	cmp	r6, r3
 8003f6a:	dc01      	bgt.n	8003f70 <__kernel_rem_pio2+0x4c0>
 8003f6c:	42ae      	cmp	r6, r5
 8003f6e:	dde9      	ble.n	8003f44 <__kernel_rem_pio2+0x494>
 8003f70:	ab48      	add	r3, sp, #288	@ 0x120
 8003f72:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003f76:	e9c5 ab00 	strd	sl, fp, [r5]
 8003f7a:	3c01      	subs	r4, #1
 8003f7c:	e6fd      	b.n	8003d7a <__kernel_rem_pio2+0x2ca>
 8003f7e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	dc0b      	bgt.n	8003f9c <__kernel_rem_pio2+0x4ec>
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	dc35      	bgt.n	8003ff4 <__kernel_rem_pio2+0x544>
 8003f88:	d059      	beq.n	800403e <__kernel_rem_pio2+0x58e>
 8003f8a:	9b02      	ldr	r3, [sp, #8]
 8003f8c:	f003 0007 	and.w	r0, r3, #7
 8003f90:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003f94:	ecbd 8b02 	vpop	{d8}
 8003f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f9c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d1f3      	bne.n	8003f8a <__kernel_rem_pio2+0x4da>
 8003fa2:	9b05      	ldr	r3, [sp, #20]
 8003fa4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003fa8:	eb0d 0403 	add.w	r4, sp, r3
 8003fac:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8003fb0:	4625      	mov	r5, r4
 8003fb2:	46c2      	mov	sl, r8
 8003fb4:	f1ba 0f00 	cmp.w	sl, #0
 8003fb8:	dc69      	bgt.n	800408e <__kernel_rem_pio2+0x5de>
 8003fba:	4645      	mov	r5, r8
 8003fbc:	2d01      	cmp	r5, #1
 8003fbe:	f300 8087 	bgt.w	80040d0 <__kernel_rem_pio2+0x620>
 8003fc2:	9c05      	ldr	r4, [sp, #20]
 8003fc4:	ab48      	add	r3, sp, #288	@ 0x120
 8003fc6:	441c      	add	r4, r3
 8003fc8:	2000      	movs	r0, #0
 8003fca:	2100      	movs	r1, #0
 8003fcc:	f1b8 0f01 	cmp.w	r8, #1
 8003fd0:	f300 809c 	bgt.w	800410c <__kernel_rem_pio2+0x65c>
 8003fd4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8003fd8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8003fdc:	f1b9 0f00 	cmp.w	r9, #0
 8003fe0:	f040 80a6 	bne.w	8004130 <__kernel_rem_pio2+0x680>
 8003fe4:	9b04      	ldr	r3, [sp, #16]
 8003fe6:	e9c3 5600 	strd	r5, r6, [r3]
 8003fea:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003fee:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003ff2:	e7ca      	b.n	8003f8a <__kernel_rem_pio2+0x4da>
 8003ff4:	9d05      	ldr	r5, [sp, #20]
 8003ff6:	ab48      	add	r3, sp, #288	@ 0x120
 8003ff8:	441d      	add	r5, r3
 8003ffa:	4644      	mov	r4, r8
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	2100      	movs	r1, #0
 8004000:	2c00      	cmp	r4, #0
 8004002:	da35      	bge.n	8004070 <__kernel_rem_pio2+0x5c0>
 8004004:	f1b9 0f00 	cmp.w	r9, #0
 8004008:	d038      	beq.n	800407c <__kernel_rem_pio2+0x5cc>
 800400a:	4602      	mov	r2, r0
 800400c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004010:	9c04      	ldr	r4, [sp, #16]
 8004012:	e9c4 2300 	strd	r2, r3, [r4]
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800401e:	f7fc fa01 	bl	8000424 <__aeabi_dsub>
 8004022:	ad4a      	add	r5, sp, #296	@ 0x128
 8004024:	2401      	movs	r4, #1
 8004026:	45a0      	cmp	r8, r4
 8004028:	da2b      	bge.n	8004082 <__kernel_rem_pio2+0x5d2>
 800402a:	f1b9 0f00 	cmp.w	r9, #0
 800402e:	d002      	beq.n	8004036 <__kernel_rem_pio2+0x586>
 8004030:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004034:	4619      	mov	r1, r3
 8004036:	9b04      	ldr	r3, [sp, #16]
 8004038:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800403c:	e7a5      	b.n	8003f8a <__kernel_rem_pio2+0x4da>
 800403e:	9c05      	ldr	r4, [sp, #20]
 8004040:	ab48      	add	r3, sp, #288	@ 0x120
 8004042:	441c      	add	r4, r3
 8004044:	2000      	movs	r0, #0
 8004046:	2100      	movs	r1, #0
 8004048:	f1b8 0f00 	cmp.w	r8, #0
 800404c:	da09      	bge.n	8004062 <__kernel_rem_pio2+0x5b2>
 800404e:	f1b9 0f00 	cmp.w	r9, #0
 8004052:	d002      	beq.n	800405a <__kernel_rem_pio2+0x5aa>
 8004054:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004058:	4619      	mov	r1, r3
 800405a:	9b04      	ldr	r3, [sp, #16]
 800405c:	e9c3 0100 	strd	r0, r1, [r3]
 8004060:	e793      	b.n	8003f8a <__kernel_rem_pio2+0x4da>
 8004062:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004066:	f7fc f9df 	bl	8000428 <__adddf3>
 800406a:	f108 38ff 	add.w	r8, r8, #4294967295
 800406e:	e7eb      	b.n	8004048 <__kernel_rem_pio2+0x598>
 8004070:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004074:	f7fc f9d8 	bl	8000428 <__adddf3>
 8004078:	3c01      	subs	r4, #1
 800407a:	e7c1      	b.n	8004000 <__kernel_rem_pio2+0x550>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	e7c6      	b.n	8004010 <__kernel_rem_pio2+0x560>
 8004082:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8004086:	f7fc f9cf 	bl	8000428 <__adddf3>
 800408a:	3401      	adds	r4, #1
 800408c:	e7cb      	b.n	8004026 <__kernel_rem_pio2+0x576>
 800408e:	ed35 7b02 	vldmdb	r5!, {d7}
 8004092:	ed8d 7b00 	vstr	d7, [sp]
 8004096:	ed95 7b02 	vldr	d7, [r5, #8]
 800409a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800409e:	ec53 2b17 	vmov	r2, r3, d7
 80040a2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80040a6:	f7fc f9bf 	bl	8000428 <__adddf3>
 80040aa:	4602      	mov	r2, r0
 80040ac:	460b      	mov	r3, r1
 80040ae:	4606      	mov	r6, r0
 80040b0:	460f      	mov	r7, r1
 80040b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040b6:	f7fc f9b5 	bl	8000424 <__aeabi_dsub>
 80040ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80040be:	f7fc f9b3 	bl	8000428 <__adddf3>
 80040c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040c6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80040ca:	e9c5 6700 	strd	r6, r7, [r5]
 80040ce:	e771      	b.n	8003fb4 <__kernel_rem_pio2+0x504>
 80040d0:	ed34 7b02 	vldmdb	r4!, {d7}
 80040d4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80040d8:	ec51 0b17 	vmov	r0, r1, d7
 80040dc:	4652      	mov	r2, sl
 80040de:	465b      	mov	r3, fp
 80040e0:	ed8d 7b00 	vstr	d7, [sp]
 80040e4:	f7fc f9a0 	bl	8000428 <__adddf3>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4606      	mov	r6, r0
 80040ee:	460f      	mov	r7, r1
 80040f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040f4:	f7fc f996 	bl	8000424 <__aeabi_dsub>
 80040f8:	4652      	mov	r2, sl
 80040fa:	465b      	mov	r3, fp
 80040fc:	f7fc f994 	bl	8000428 <__adddf3>
 8004100:	3d01      	subs	r5, #1
 8004102:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004106:	e9c4 6700 	strd	r6, r7, [r4]
 800410a:	e757      	b.n	8003fbc <__kernel_rem_pio2+0x50c>
 800410c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004110:	f7fc f98a 	bl	8000428 <__adddf3>
 8004114:	f108 38ff 	add.w	r8, r8, #4294967295
 8004118:	e758      	b.n	8003fcc <__kernel_rem_pio2+0x51c>
 800411a:	bf00      	nop
 800411c:	f3af 8000 	nop.w
	...
 8004128:	41700000 	.word	0x41700000
 800412c:	3e700000 	.word	0x3e700000
 8004130:	9b04      	ldr	r3, [sp, #16]
 8004132:	9a04      	ldr	r2, [sp, #16]
 8004134:	601d      	str	r5, [r3, #0]
 8004136:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800413a:	605c      	str	r4, [r3, #4]
 800413c:	609f      	str	r7, [r3, #8]
 800413e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8004142:	60d3      	str	r3, [r2, #12]
 8004144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004148:	6110      	str	r0, [r2, #16]
 800414a:	6153      	str	r3, [r2, #20]
 800414c:	e71d      	b.n	8003f8a <__kernel_rem_pio2+0x4da>
 800414e:	bf00      	nop

08004150 <scalbn>:
 8004150:	b570      	push	{r4, r5, r6, lr}
 8004152:	ec55 4b10 	vmov	r4, r5, d0
 8004156:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800415a:	4606      	mov	r6, r0
 800415c:	462b      	mov	r3, r5
 800415e:	b991      	cbnz	r1, 8004186 <scalbn+0x36>
 8004160:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004164:	4323      	orrs	r3, r4
 8004166:	d03b      	beq.n	80041e0 <scalbn+0x90>
 8004168:	4b33      	ldr	r3, [pc, #204]	@ (8004238 <scalbn+0xe8>)
 800416a:	4620      	mov	r0, r4
 800416c:	4629      	mov	r1, r5
 800416e:	2200      	movs	r2, #0
 8004170:	f7fc f82a 	bl	80001c8 <__aeabi_dmul>
 8004174:	4b31      	ldr	r3, [pc, #196]	@ (800423c <scalbn+0xec>)
 8004176:	429e      	cmp	r6, r3
 8004178:	4604      	mov	r4, r0
 800417a:	460d      	mov	r5, r1
 800417c:	da0f      	bge.n	800419e <scalbn+0x4e>
 800417e:	a326      	add	r3, pc, #152	@ (adr r3, 8004218 <scalbn+0xc8>)
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	e01e      	b.n	80041c4 <scalbn+0x74>
 8004186:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800418a:	4291      	cmp	r1, r2
 800418c:	d10b      	bne.n	80041a6 <scalbn+0x56>
 800418e:	4622      	mov	r2, r4
 8004190:	4620      	mov	r0, r4
 8004192:	4629      	mov	r1, r5
 8004194:	f7fc f948 	bl	8000428 <__adddf3>
 8004198:	4604      	mov	r4, r0
 800419a:	460d      	mov	r5, r1
 800419c:	e020      	b.n	80041e0 <scalbn+0x90>
 800419e:	460b      	mov	r3, r1
 80041a0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80041a4:	3936      	subs	r1, #54	@ 0x36
 80041a6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80041aa:	4296      	cmp	r6, r2
 80041ac:	dd0d      	ble.n	80041ca <scalbn+0x7a>
 80041ae:	2d00      	cmp	r5, #0
 80041b0:	a11b      	add	r1, pc, #108	@ (adr r1, 8004220 <scalbn+0xd0>)
 80041b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041b6:	da02      	bge.n	80041be <scalbn+0x6e>
 80041b8:	a11b      	add	r1, pc, #108	@ (adr r1, 8004228 <scalbn+0xd8>)
 80041ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041be:	a318      	add	r3, pc, #96	@ (adr r3, 8004220 <scalbn+0xd0>)
 80041c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c4:	f7fc f800 	bl	80001c8 <__aeabi_dmul>
 80041c8:	e7e6      	b.n	8004198 <scalbn+0x48>
 80041ca:	1872      	adds	r2, r6, r1
 80041cc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80041d0:	428a      	cmp	r2, r1
 80041d2:	dcec      	bgt.n	80041ae <scalbn+0x5e>
 80041d4:	2a00      	cmp	r2, #0
 80041d6:	dd06      	ble.n	80041e6 <scalbn+0x96>
 80041d8:	f36f 531e 	bfc	r3, #20, #11
 80041dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80041e0:	ec45 4b10 	vmov	d0, r4, r5
 80041e4:	bd70      	pop	{r4, r5, r6, pc}
 80041e6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80041ea:	da08      	bge.n	80041fe <scalbn+0xae>
 80041ec:	2d00      	cmp	r5, #0
 80041ee:	a10a      	add	r1, pc, #40	@ (adr r1, 8004218 <scalbn+0xc8>)
 80041f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041f4:	dac3      	bge.n	800417e <scalbn+0x2e>
 80041f6:	a10e      	add	r1, pc, #56	@ (adr r1, 8004230 <scalbn+0xe0>)
 80041f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041fc:	e7bf      	b.n	800417e <scalbn+0x2e>
 80041fe:	3236      	adds	r2, #54	@ 0x36
 8004200:	f36f 531e 	bfc	r3, #20, #11
 8004204:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004208:	4620      	mov	r0, r4
 800420a:	4b0d      	ldr	r3, [pc, #52]	@ (8004240 <scalbn+0xf0>)
 800420c:	4629      	mov	r1, r5
 800420e:	2200      	movs	r2, #0
 8004210:	e7d8      	b.n	80041c4 <scalbn+0x74>
 8004212:	bf00      	nop
 8004214:	f3af 8000 	nop.w
 8004218:	c2f8f359 	.word	0xc2f8f359
 800421c:	01a56e1f 	.word	0x01a56e1f
 8004220:	8800759c 	.word	0x8800759c
 8004224:	7e37e43c 	.word	0x7e37e43c
 8004228:	8800759c 	.word	0x8800759c
 800422c:	fe37e43c 	.word	0xfe37e43c
 8004230:	c2f8f359 	.word	0xc2f8f359
 8004234:	81a56e1f 	.word	0x81a56e1f
 8004238:	43500000 	.word	0x43500000
 800423c:	ffff3cb0 	.word	0xffff3cb0
 8004240:	3c900000 	.word	0x3c900000
 8004244:	00000000 	.word	0x00000000

08004248 <floor>:
 8004248:	ec51 0b10 	vmov	r0, r1, d0
 800424c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004254:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004258:	2e13      	cmp	r6, #19
 800425a:	460c      	mov	r4, r1
 800425c:	4605      	mov	r5, r0
 800425e:	4680      	mov	r8, r0
 8004260:	dc34      	bgt.n	80042cc <floor+0x84>
 8004262:	2e00      	cmp	r6, #0
 8004264:	da17      	bge.n	8004296 <floor+0x4e>
 8004266:	a332      	add	r3, pc, #200	@ (adr r3, 8004330 <floor+0xe8>)
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	f7fc f8dc 	bl	8000428 <__adddf3>
 8004270:	2200      	movs	r2, #0
 8004272:	2300      	movs	r3, #0
 8004274:	f7fc fb0c 	bl	8000890 <__aeabi_dcmpgt>
 8004278:	b150      	cbz	r0, 8004290 <floor+0x48>
 800427a:	2c00      	cmp	r4, #0
 800427c:	da55      	bge.n	800432a <floor+0xe2>
 800427e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004282:	432c      	orrs	r4, r5
 8004284:	2500      	movs	r5, #0
 8004286:	42ac      	cmp	r4, r5
 8004288:	4c2b      	ldr	r4, [pc, #172]	@ (8004338 <floor+0xf0>)
 800428a:	bf08      	it	eq
 800428c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004290:	4621      	mov	r1, r4
 8004292:	4628      	mov	r0, r5
 8004294:	e023      	b.n	80042de <floor+0x96>
 8004296:	4f29      	ldr	r7, [pc, #164]	@ (800433c <floor+0xf4>)
 8004298:	4137      	asrs	r7, r6
 800429a:	ea01 0307 	and.w	r3, r1, r7
 800429e:	4303      	orrs	r3, r0
 80042a0:	d01d      	beq.n	80042de <floor+0x96>
 80042a2:	a323      	add	r3, pc, #140	@ (adr r3, 8004330 <floor+0xe8>)
 80042a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a8:	f7fc f8be 	bl	8000428 <__adddf3>
 80042ac:	2200      	movs	r2, #0
 80042ae:	2300      	movs	r3, #0
 80042b0:	f7fc faee 	bl	8000890 <__aeabi_dcmpgt>
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d0eb      	beq.n	8004290 <floor+0x48>
 80042b8:	2c00      	cmp	r4, #0
 80042ba:	bfbe      	ittt	lt
 80042bc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80042c0:	4133      	asrlt	r3, r6
 80042c2:	18e4      	addlt	r4, r4, r3
 80042c4:	ea24 0407 	bic.w	r4, r4, r7
 80042c8:	2500      	movs	r5, #0
 80042ca:	e7e1      	b.n	8004290 <floor+0x48>
 80042cc:	2e33      	cmp	r6, #51	@ 0x33
 80042ce:	dd0a      	ble.n	80042e6 <floor+0x9e>
 80042d0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80042d4:	d103      	bne.n	80042de <floor+0x96>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	f7fc f8a5 	bl	8000428 <__adddf3>
 80042de:	ec41 0b10 	vmov	d0, r0, r1
 80042e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042e6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80042ea:	f04f 37ff 	mov.w	r7, #4294967295
 80042ee:	40df      	lsrs	r7, r3
 80042f0:	4207      	tst	r7, r0
 80042f2:	d0f4      	beq.n	80042de <floor+0x96>
 80042f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8004330 <floor+0xe8>)
 80042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fa:	f7fc f895 	bl	8000428 <__adddf3>
 80042fe:	2200      	movs	r2, #0
 8004300:	2300      	movs	r3, #0
 8004302:	f7fc fac5 	bl	8000890 <__aeabi_dcmpgt>
 8004306:	2800      	cmp	r0, #0
 8004308:	d0c2      	beq.n	8004290 <floor+0x48>
 800430a:	2c00      	cmp	r4, #0
 800430c:	da0a      	bge.n	8004324 <floor+0xdc>
 800430e:	2e14      	cmp	r6, #20
 8004310:	d101      	bne.n	8004316 <floor+0xce>
 8004312:	3401      	adds	r4, #1
 8004314:	e006      	b.n	8004324 <floor+0xdc>
 8004316:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800431a:	2301      	movs	r3, #1
 800431c:	40b3      	lsls	r3, r6
 800431e:	441d      	add	r5, r3
 8004320:	4545      	cmp	r5, r8
 8004322:	d3f6      	bcc.n	8004312 <floor+0xca>
 8004324:	ea25 0507 	bic.w	r5, r5, r7
 8004328:	e7b2      	b.n	8004290 <floor+0x48>
 800432a:	2500      	movs	r5, #0
 800432c:	462c      	mov	r4, r5
 800432e:	e7af      	b.n	8004290 <floor+0x48>
 8004330:	8800759c 	.word	0x8800759c
 8004334:	7e37e43c 	.word	0x7e37e43c
 8004338:	bff00000 	.word	0xbff00000
 800433c:	000fffff 	.word	0x000fffff

08004340 <_init>:
 8004340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004342:	bf00      	nop
 8004344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004346:	bc08      	pop	{r3}
 8004348:	469e      	mov	lr, r3
 800434a:	4770      	bx	lr

0800434c <_fini>:
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434e:	bf00      	nop
 8004350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004352:	bc08      	pop	{r3}
 8004354:	469e      	mov	lr, r3
 8004356:	4770      	bx	lr
