<stg><name>vel_der</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:0 %p_read_7 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:1 %p_read_8 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:2 %p_read_9 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:5 %p_read28 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read2

]]></Node>
<StgValue><ssdm name="p_read28"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:6 %p_read17 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read1

]]></Node>
<StgValue><ssdm name="p_read17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:7 %p_read_10 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="81" op_0_bw="64">
<![CDATA[
entry:8 %Q_V_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_V_2_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="161" op_0_bw="64">
<![CDATA[
entry:9 %X_V_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_V_4_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="80" op_0_bw="64">
<![CDATA[
entry:10 %r_in_V_0_01_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_0_01_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="80" op_0_bw="64">
<![CDATA[
entry:11 %r_in_V_1_02_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_1_02_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="80" op_0_bw="64">
<![CDATA[
entry:12 %r_in_V_2_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_in_V_2_03_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="80" op_5_bw="80" op_6_bw="80" op_7_bw="80" op_8_bw="80" op_9_bw="80">
<![CDATA[
entry:13 %call_ln0 = call void @vel_der_Pipeline_VITIS_LOOP_70_1, i80 %p_read_10, i80 %p_read17, i80 %p_read28, i80 %p_read_9, i80 %p_read_8, i80 %p_read_7, i80 %r_in_V_2_03_loc, i80 %r_in_V_1_02_loc, i80 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="80" op_5_bw="80" op_6_bw="80" op_7_bw="80" op_8_bw="80" op_9_bw="80">
<![CDATA[
entry:13 %call_ln0 = call void @vel_der_Pipeline_VITIS_LOOP_70_1, i80 %p_read_10, i80 %p_read17, i80 %p_read28, i80 %p_read_9, i80 %p_read_8, i80 %p_read_7, i80 %r_in_V_2_03_loc, i80 %r_in_V_1_02_loc, i80 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
entry:14 %r_in_V_2_03_loc_load = load i80 %r_in_V_2_03_loc

]]></Node>
<StgValue><ssdm name="r_in_V_2_03_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
entry:15 %r_in_V_1_02_loc_load = load i80 %r_in_V_1_02_loc

]]></Node>
<StgValue><ssdm name="r_in_V_1_02_loc_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="80" op_0_bw="80" op_1_bw="0">
<![CDATA[
entry:16 %r_in_V_0_01_loc_load = load i80 %r_in_V_0_01_loc

]]></Node>
<StgValue><ssdm name="r_in_V_0_01_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="161">
<![CDATA[
entry:17 %call_ln0 = call void @vel_der_Pipeline_sq_sum_loop, i80 %r_in_V_0_01_loc_load, i80 %r_in_V_1_02_loc_load, i80 %r_in_V_2_03_loc_load, i161 %X_V_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="2">
<![CDATA[
entry:22 %tmp_4 = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %r_in_V_0_01_loc_load, i80 %r_in_V_1_02_loc_load, i80 %r_in_V_2_03_loc_load, i2 %i_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="161">
<![CDATA[
entry:17 %call_ln0 = call void @vel_der_Pipeline_sq_sum_loop, i80 %r_in_V_0_01_loc_load, i80 %r_in_V_1_02_loc_load, i80 %r_in_V_2_03_loc_load, i161 %X_V_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:3 %mu_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="161" op_0_bw="161" op_1_bw="0">
<![CDATA[
entry:18 %X_V_4_loc_load = load i161 %X_V_4_loc

]]></Node>
<StgValue><ssdm name="X_V_4_loc_load"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="161" op_2_bw="81">
<![CDATA[
entry:19 %call_ln0 = call void @vel_der_Pipeline_sqrt_loop, i161 %X_V_4_loc_load, i81 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="140" op_0_bw="140" op_1_bw="80" op_2_bw="161">
<![CDATA[
entry:21 %mu_over_r_squared_V = call i140 @division, i80 %mu_read, i161 %X_V_4_loc_load

]]></Node>
<StgValue><ssdm name="mu_over_r_squared_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="161" op_2_bw="81">
<![CDATA[
entry:19 %call_ln0 = call void @vel_der_Pipeline_sqrt_loop, i161 %X_V_4_loc_load, i81 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="140" op_0_bw="140" op_1_bw="80" op_2_bw="161">
<![CDATA[
entry:21 %mu_over_r_squared_V = call i140 @division, i80 %mu_read, i161 %X_V_4_loc_load

]]></Node>
<StgValue><ssdm name="mu_over_r_squared_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="81" op_0_bw="81" op_1_bw="0">
<![CDATA[
entry:20 %Q_V_2_loc_load = load i81 %Q_V_2_loc

]]></Node>
<StgValue><ssdm name="Q_V_2_loc_load"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="141" op_0_bw="141" op_1_bw="81" op_2_bw="60">
<![CDATA[
entry:23 %shl_ln = bitconcatenate i141 @_ssdm_op_BitConcatenate.i141.i81.i60, i81 %Q_V_2_loc_load, i60 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="161" op_0_bw="141">
<![CDATA[
entry:24 %zext_ln84 = zext i141 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="140" op_0_bw="140" op_1_bw="80" op_2_bw="161">
<![CDATA[
entry:25 %versor_r_i = call i140 @division, i80 %tmp_4, i161 %zext_ln84

]]></Node>
<StgValue><ssdm name="versor_r_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="140" op_0_bw="140" op_1_bw="80" op_2_bw="161">
<![CDATA[
entry:25 %versor_r_i = call i140 @division, i80 %tmp_4, i161 %zext_ln84

]]></Node>
<StgValue><ssdm name="versor_r_i"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry:26 %r_V_2 = sub i140 0, i140 %mu_over_r_squared_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
entry:27 %r_V_3 = mul i140 %versor_r_i, i140 %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="80" op_0_bw="80" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %this_V_write_assign = partselect i80 @_ssdm_op_PartSelect.i80.i140.i32.i32, i140 %r_V_3, i32 60, i32 139

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="80">
<![CDATA[
entry:29 %ret_ln87 = ret i80 %this_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
