// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_flashReceiveNoFilter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flash_Disp2rec_V_V_dout,
        flash_Disp2rec_V_V_empty_n,
        flash_Disp2rec_V_V_read,
        memRdData_V_V_TVALID,
        flashGetPath2remux_V_V_din,
        flashGetPath2remux_V_V_full_n,
        flashGetPath2remux_V_V_write,
        memRdData_V_V_TDATA,
        memRdData_V_V_TREADY
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] flash_Disp2rec_V_V_dout;
input   flash_Disp2rec_V_V_empty_n;
output   flash_Disp2rec_V_V_read;
input   memRdData_V_V_TVALID;
output  [63:0] flashGetPath2remux_V_V_din;
input   flashGetPath2remux_V_V_full_n;
output   flashGetPath2remux_V_V_write;
input  [63:0] memRdData_V_V_TDATA;
output   memRdData_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flash_Disp2rec_V_V_read;
reg flashGetPath2remux_V_V_write;
reg memRdData_V_V_TREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_17_nbreadreq_fu_66_p3;
wire   [0:0] grp_nbreadreq_fu_74_p3;
reg    ap_sig_bdd_67;
reg   [0:0] flashGetState_load_reg_203 = 1'b0;
reg   [0:0] tmp_17_reg_207 = 1'b0;
reg   [0:0] tmp_18_reg_211 = 1'b0;
reg   [0:0] tmp_reg_215 = 1'b0;
reg    ap_sig_bdd_95;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_101;
reg   [0:0] flashGetState = 1'b0;
reg   [15:0] getValueLength_V = 16'b0000000000000000;
reg   [7:0] getCounter = 8'b00000000;
reg   [63:0] reg_102 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_41_fu_169_p2;
reg   [0:0] tmp_41_reg_219 = 1'b0;
wire   [0:0] ap_reg_ppstg_tmp_41_reg_219_pp0_it0;
wire   [15:0] tmp_42_fu_115_p2;
wire   [15:0] storemerge_fu_155_p3;
wire   [7:0] tmp_43_fu_185_p2;
wire   [12:0] tmp_56_fu_133_p4;
wire   [0:0] icmp_fu_143_p2;
wire   [15:0] tmp_s_fu_149_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_50;
reg    ap_sig_bdd_217;
reg    ap_sig_bdd_215;
reg    ap_sig_bdd_86;
reg    ap_sig_bdd_156;
reg    ap_sig_bdd_139;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// flashGetState assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_flashGetState
    if (ap_rst == 1'b1) begin
        flashGetState <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_215) begin
            if (ap_sig_bdd_217) begin
                flashGetState <= ap_const_lv1_0;
            end else if (ap_sig_bdd_50) begin
                flashGetState <= ap_const_lv1_1;
            end
        end
    end
end

/// flashGetState_load_reg_203 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_flashGetState_load_reg_203
    if (ap_rst == 1'b1) begin
        flashGetState_load_reg_203 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashGetState_load_reg_203 <= flashGetState;
        end
    end
end

/// getCounter assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_getCounter
    if (ap_rst == 1'b1) begin
        getCounter <= ap_const_lv8_0;
    end else begin
        if (ap_sig_bdd_139) begin
            if (ap_sig_bdd_156) begin
                getCounter <= ap_const_lv8_0;
            end else if (ap_sig_bdd_86) begin
                getCounter <= tmp_43_fu_185_p2;
            end
        end
    end
end

/// getValueLength_V assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_getValueLength_V
    if (ap_rst == 1'b1) begin
        getValueLength_V <= ap_const_lv16_0;
    end else begin
        if (ap_sig_bdd_215) begin
            if (~(flashGetState == ap_const_lv1_0)) begin
                getValueLength_V <= storemerge_fu_155_p3;
            end else if (ap_sig_bdd_50) begin
                getValueLength_V <= tmp_42_fu_115_p2;
            end
        end
    end
end

/// reg_102 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_reg_102
    if (ap_rst == 1'b1) begin
        reg_102 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~(flashGetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_102 <= memRdData_V_V_TDATA;
        end
    end
end

/// tmp_17_reg_207 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_17_reg_207
    if (ap_rst == 1'b1) begin
        tmp_17_reg_207 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashGetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_17_reg_207 <= tmp_17_nbreadreq_fu_66_p3;
        end
    end
end

/// tmp_18_reg_211 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_18_reg_211
    if (ap_rst == 1'b1) begin
        tmp_18_reg_211 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_18_reg_211 <= grp_nbreadreq_fu_74_p3;
        end
    end
end

/// tmp_41_reg_219 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_41_reg_219
    if (ap_rst == 1'b1) begin
        tmp_41_reg_219 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~(flashGetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_41_reg_219 <= tmp_41_fu_169_p2;
        end
    end
end

/// tmp_reg_215 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_tmp_reg_215
    if (ap_rst == 1'b1) begin
        tmp_reg_215 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(flashGetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_215 <= grp_nbreadreq_fu_74_p3;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_101)
begin
    if (ap_sig_bdd_101) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// flashGetPath2remux_V_V_write assign process. ///
always @ (ap_done_reg or flashGetState_load_reg_203 or tmp_17_reg_207 or tmp_18_reg_211 or tmp_reg_215 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_17_reg_207) & ~(ap_const_lv1_0 == tmp_18_reg_211) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95)) | (~(ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_reg_215) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95)))) begin
        flashGetPath2remux_V_V_write = ap_const_logic_1;
    end else begin
        flashGetPath2remux_V_V_write = ap_const_logic_0;
    end
end

/// flash_Disp2rec_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_nbreadreq_fu_66_p3 or grp_nbreadreq_fu_74_p3 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1 or flashGetState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        flash_Disp2rec_V_V_read = ap_const_logic_1;
    end else begin
        flash_Disp2rec_V_V_read = ap_const_logic_0;
    end
end

/// memRdData_V_V_TREADY assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_nbreadreq_fu_66_p3 or grp_nbreadreq_fu_74_p3 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1 or flashGetState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~(flashGetState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        memRdData_V_V_TREADY = ap_const_logic_1;
    end else begin
        memRdData_V_V_TREADY = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95) & ~ap_sig_bdd_67)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_67)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_tmp_41_reg_219_pp0_it0 = tmp_41_reg_219;

/// ap_sig_bdd_101 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_101 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_139 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_139 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_95));
end

/// ap_sig_bdd_156 assign process. ///
always @ (flashGetState_load_reg_203 or tmp_reg_215 or ap_reg_ppstg_tmp_41_reg_219_pp0_it0)
begin
    ap_sig_bdd_156 = (~(ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_reg_215) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_41_reg_219_pp0_it0));
end

/// ap_sig_bdd_215 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_74_p3 or ap_sig_bdd_67 or ap_sig_bdd_95 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_215 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_67 | (ap_sig_bdd_95 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_217 assign process. ///
always @ (flashGetState or tmp_41_fu_169_p2)
begin
    ap_sig_bdd_217 = (~(flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_41_fu_169_p2));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_50 assign process. ///
always @ (tmp_17_nbreadreq_fu_66_p3 or flashGetState)
begin
    ap_sig_bdd_50 = ((flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3));
end

/// ap_sig_bdd_67 assign process. ///
always @ (ap_start or ap_done_reg or flash_Disp2rec_V_V_empty_n or tmp_17_nbreadreq_fu_66_p3 or grp_nbreadreq_fu_74_p3 or memRdData_V_V_TVALID or flashGetState)
begin
    ap_sig_bdd_67 = (((flash_Disp2rec_V_V_empty_n == ap_const_logic_0) & (flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3)) | ((flashGetState == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_66_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & (memRdData_V_V_TVALID == ap_const_logic_0)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_74_p3) & (memRdData_V_V_TVALID == ap_const_logic_0) & ~(flashGetState == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_86 assign process. ///
always @ (flashGetState_load_reg_203 or tmp_17_reg_207 or tmp_18_reg_211)
begin
    ap_sig_bdd_86 = ((ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_17_reg_207) & ~(ap_const_lv1_0 == tmp_18_reg_211));
end

/// ap_sig_bdd_95 assign process. ///
always @ (flashGetPath2remux_V_V_full_n or flashGetState_load_reg_203 or tmp_17_reg_207 or tmp_18_reg_211 or tmp_reg_215)
begin
    ap_sig_bdd_95 = (((flashGetPath2remux_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_17_reg_207) & ~(ap_const_lv1_0 == tmp_18_reg_211)) | ((flashGetPath2remux_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == flashGetState_load_reg_203) & ~(ap_const_lv1_0 == tmp_reg_215)));
end
assign flashGetPath2remux_V_V_din = reg_102;
assign grp_nbreadreq_fu_74_p3 = memRdData_V_V_TVALID;
assign icmp_fu_143_p2 = (tmp_56_fu_133_p4 != ap_const_lv13_0? 1'b1: 1'b0);
assign storemerge_fu_155_p3 = ((icmp_fu_143_p2[0:0]===1'b1)? tmp_s_fu_149_p2: ap_const_lv16_0);
assign tmp_17_nbreadreq_fu_66_p3 = flash_Disp2rec_V_V_empty_n;
assign tmp_41_fu_169_p2 = (storemerge_fu_155_p3 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_42_fu_115_p2 = ($signed(flash_Disp2rec_V_V_dout) + $signed(ap_const_lv16_FFF8));
assign tmp_43_fu_185_p2 = (getCounter + ap_const_lv8_1);
assign tmp_56_fu_133_p4 = {{getValueLength_V[ap_const_lv32_F : ap_const_lv32_3]}};
assign tmp_s_fu_149_p2 = ($signed(getValueLength_V) + $signed(ap_const_lv16_FFF8));


endmodule //memcachedPipeline_flashReceiveNoFilter

