package zibal.peripherals.misc.mtimer

import spinal.core._
import spinal.lib._
import spinal.lib.bus.misc._
import spinal.lib.bus.amba3.apb._
import spinal.lib.bus.avalon._
import spinal.lib.bus.wishbone._


object MachineTimer {
  class Core[T <: spinal.core.Data with IMasterSlave](
    p: MachineTimerCtrl.Parameter,
    busType: HardType[T],
    factory: T => BusSlaveFactory
  ) extends Component {
    val io = new Bundle {
      val bus = slave(busType())
      val interrupt = out(Bool)
    }

    val ctrl = MachineTimerCtrl(p)
    io.interrupt := ctrl.io.interrupt

    val mapper = MachineTimerCtrl.Mapper(factory(io.bus), ctrl.io, p)
  }
}

case class Apb3MachineTimer(
  parameter: MachineTimerCtrl.Parameter,
  busConfig: Apb3Config = Apb3Config(12, 32)
) extends MachineTimer.Core[Apb3] (
  parameter,
  Apb3(busConfig),
  Apb3SlaveFactory(_)
) { val dummy = 0 }

case class WishboneMachineTimer(
  parameter: MachineTimerCtrl.Parameter,
  busConfig: WishboneConfig = WishboneConfig(12, 32)
) extends MachineTimer.Core[Wishbone] (
  parameter,
  Wishbone(busConfig),
  WishboneSlaveFactory(_)
) { val dummy = 0 }

case class AvalonMMMachineTimer(
  parameter: MachineTimerCtrl.Parameter,
  busConfig: AvalonMMConfig = AvalonMMConfig.fixed(12, 32, 1)
) extends MachineTimer.Core[AvalonMM] (
  parameter,
  AvalonMM(busConfig),
  AvalonMMSlaveFactory(_)
) { val dummy = 0 }
