module mux (
  input in_0,
  input in_1,
  input in_2,
  input in_3,
  input select_0,
  input select_1,
  output reg out
);
  assign out = !((!((!((!((select_1) & (in_2))) & (!((in_0) & (!select_1))))) & (!select_0))) & (!((select_0) & (!((!((in_1) & (!select_1))) & (!((in_3) & (select_1))))))));
endmodule