--lpm_mux CASCADE_CHAIN="MANUAL" DEVICE_FAMILY="Cyclone IV E" IGNORE_CASCADE_BUFFERS="OFF" LPM_PIPELINE=2 LPM_SIZE=32 LPM_WIDTH=4 LPM_WIDTHS=5 clock data result sel
--VERSION_BEGIN 19.1 cbx_lpm_mux 2019:09:22:11:00:28:SJ cbx_mgl 2019:09:22:11:02:15:SJ  VERSION_END


-- Copyright (C) 2019  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and any partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details, at
--  https://fpgasoftware.intel.com/eula.



--synthesis_resources = lut 4 reg 50 
SUBDESIGN mux_qqe
( 
	clock	:	input;
	data[127..0]	:	input;
	result[3..0]	:	output;
	sel[4..0]	:	input;
) 
VARIABLE 
	dffe10 : dffe;
	dffe11 : dffe;
	dffe12 : dffe;
	dffe13 : dffe;
	dffe14 : dffe;
	dffe15 : dffe;
	dffe16 : dffe;
	dffe17 : dffe;
	dffe18 : dffe;
	dffe19 : dffe;
	dffe1a[4..0] : dffe;
	dffe20 : dffe;
	dffe21 : dffe;
	dffe22 : dffe;
	dffe23 : dffe;
	dffe24 : dffe;
	dffe25 : dffe;
	dffe26 : dffe;
	dffe27 : dffe;
	dffe28 : dffe;
	dffe29 : dffe;
	dffe2a[4..0] : dffe;
	dffe3 : dffe;
	dffe30 : dffe;
	dffe31 : dffe;
	dffe32 : dffe;
	dffe33 : dffe;
	dffe34 : dffe;
	dffe35 : dffe;
	dffe36 : dffe;
	dffe37 : dffe;
	dffe38 : dffe;
	dffe39 : dffe;
	dffe4 : dffe;
	dffe40 : dffe;
	dffe41 : dffe;
	dffe42 : dffe;
	dffe5 : dffe;
	dffe6 : dffe;
	dffe7 : dffe;
	dffe8 : dffe;
	dffe9 : dffe;
	result_node[3..0]	: WIRE;
	sel_ffs_wire[9..0]	: WIRE;
	sel_node[4..0]	: WIRE;
	w_data1039w[3..0]	: WIRE;
	w_data1040w[3..0]	: WIRE;
	w_data1041w[3..0]	: WIRE;
	w_data1042w[3..0]	: WIRE;
	w_data13w[31..0]	: WIRE;
	w_data197w[3..0]	: WIRE;
	w_data198w[3..0]	: WIRE;
	w_data199w[3..0]	: WIRE;
	w_data200w[3..0]	: WIRE;
	w_data296w[31..0]	: WIRE;
	w_data376w[3..0]	: WIRE;
	w_data377w[3..0]	: WIRE;
	w_data378w[3..0]	: WIRE;
	w_data379w[3..0]	: WIRE;
	w_data479w[3..0]	: WIRE;
	w_data480w[3..0]	: WIRE;
	w_data481w[3..0]	: WIRE;
	w_data482w[3..0]	: WIRE;
	w_data576w[31..0]	: WIRE;
	w_data656w[3..0]	: WIRE;
	w_data657w[3..0]	: WIRE;
	w_data658w[3..0]	: WIRE;
	w_data659w[3..0]	: WIRE;
	w_data759w[3..0]	: WIRE;
	w_data760w[3..0]	: WIRE;
	w_data761w[3..0]	: WIRE;
	w_data762w[3..0]	: WIRE;
	w_data856w[31..0]	: WIRE;
	w_data936w[3..0]	: WIRE;
	w_data937w[3..0]	: WIRE;
	w_data938w[3..0]	: WIRE;
	w_data939w[3..0]	: WIRE;
	w_data94w[3..0]	: WIRE;
	w_data95w[3..0]	: WIRE;
	w_data96w[3..0]	: WIRE;
	w_data97w[3..0]	: WIRE;
	w_sel1043w[1..0]	: WIRE;
	w_sel201w[1..0]	: WIRE;
	w_sel368w[3..0]	: WIRE;
	w_sel380w[1..0]	: WIRE;
	w_sel483w[1..0]	: WIRE;
	w_sel648w[3..0]	: WIRE;
	w_sel660w[1..0]	: WIRE;
	w_sel763w[1..0]	: WIRE;
	w_sel85w[3..0]	: WIRE;
	w_sel928w[3..0]	: WIRE;
	w_sel940w[1..0]	: WIRE;
	w_sel98w[1..0]	: WIRE;

BEGIN 
	dffe10.clk = clock;
	dffe10.d = (((w_data199w[1..1] & w_sel201w[0..0]) & (! (((w_data199w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data199w[2..2]))))) # ((((w_data199w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data199w[2..2]))) & (w_data199w[3..3] # (! w_sel201w[0..0]))));
	dffe11.clk = clock;
	dffe11.d = (((w_data200w[1..1] & w_sel201w[0..0]) & (! (((w_data200w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data200w[2..2]))))) # ((((w_data200w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data200w[2..2]))) & (w_data200w[3..3] # (! w_sel201w[0..0]))));
	dffe12.clk = clock;
	dffe12.d = (((dffe9.q & w_sel85w[2..2]) & (! (((dffe8.q & (! w_sel85w[3..3])) & (! w_sel85w[2..2])) # (w_sel85w[3..3] & (w_sel85w[2..2] # dffe10.q))))) # ((((dffe8.q & (! w_sel85w[3..3])) & (! w_sel85w[2..2])) # (w_sel85w[3..3] & (w_sel85w[2..2] # dffe10.q))) & (dffe11.q # (! w_sel85w[2..2]))));
	dffe13.clk = clock;
	dffe13.d = (((w_data376w[1..1] & w_sel380w[0..0]) & (! (((w_data376w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data376w[2..2]))))) # ((((w_data376w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data376w[2..2]))) & (w_data376w[3..3] # (! w_sel380w[0..0]))));
	dffe14.clk = clock;
	dffe14.d = (((w_data377w[1..1] & w_sel380w[0..0]) & (! (((w_data377w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data377w[2..2]))))) # ((((w_data377w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data377w[2..2]))) & (w_data377w[3..3] # (! w_sel380w[0..0]))));
	dffe15.clk = clock;
	dffe15.d = (((w_data378w[1..1] & w_sel380w[0..0]) & (! (((w_data378w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data378w[2..2]))))) # ((((w_data378w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data378w[2..2]))) & (w_data378w[3..3] # (! w_sel380w[0..0]))));
	dffe16.clk = clock;
	dffe16.d = (((w_data379w[1..1] & w_sel380w[0..0]) & (! (((w_data379w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data379w[2..2]))))) # ((((w_data379w[0..0] & (! w_sel380w[1..1])) & (! w_sel380w[0..0])) # (w_sel380w[1..1] & (w_sel380w[0..0] # w_data379w[2..2]))) & (w_data379w[3..3] # (! w_sel380w[0..0]))));
	dffe17.clk = clock;
	dffe17.d = (((dffe14.q & w_sel368w[2..2]) & (! (((dffe13.q & (! w_sel368w[3..3])) & (! w_sel368w[2..2])) # (w_sel368w[3..3] & (w_sel368w[2..2] # dffe15.q))))) # ((((dffe13.q & (! w_sel368w[3..3])) & (! w_sel368w[2..2])) # (w_sel368w[3..3] & (w_sel368w[2..2] # dffe15.q))) & (dffe16.q # (! w_sel368w[2..2]))));
	dffe18.clk = clock;
	dffe18.d = (((w_data479w[1..1] & w_sel483w[0..0]) & (! (((w_data479w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data479w[2..2]))))) # ((((w_data479w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data479w[2..2]))) & (w_data479w[3..3] # (! w_sel483w[0..0]))));
	dffe19.clk = clock;
	dffe19.d = (((w_data480w[1..1] & w_sel483w[0..0]) & (! (((w_data480w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data480w[2..2]))))) # ((((w_data480w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data480w[2..2]))) & (w_data480w[3..3] # (! w_sel483w[0..0]))));
	dffe1a[].clk = clock;
	dffe1a[].d = sel[4..0];
	dffe20.clk = clock;
	dffe20.d = (((w_data481w[1..1] & w_sel483w[0..0]) & (! (((w_data481w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data481w[2..2]))))) # ((((w_data481w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data481w[2..2]))) & (w_data481w[3..3] # (! w_sel483w[0..0]))));
	dffe21.clk = clock;
	dffe21.d = (((w_data482w[1..1] & w_sel483w[0..0]) & (! (((w_data482w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data482w[2..2]))))) # ((((w_data482w[0..0] & (! w_sel483w[1..1])) & (! w_sel483w[0..0])) # (w_sel483w[1..1] & (w_sel483w[0..0] # w_data482w[2..2]))) & (w_data482w[3..3] # (! w_sel483w[0..0]))));
	dffe22.clk = clock;
	dffe22.d = (((dffe19.q & w_sel368w[2..2]) & (! (((dffe18.q & (! w_sel368w[3..3])) & (! w_sel368w[2..2])) # (w_sel368w[3..3] & (w_sel368w[2..2] # dffe20.q))))) # ((((dffe18.q & (! w_sel368w[3..3])) & (! w_sel368w[2..2])) # (w_sel368w[3..3] & (w_sel368w[2..2] # dffe20.q))) & (dffe21.q # (! w_sel368w[2..2]))));
	dffe23.clk = clock;
	dffe23.d = (((w_data656w[1..1] & w_sel660w[0..0]) & (! (((w_data656w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data656w[2..2]))))) # ((((w_data656w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data656w[2..2]))) & (w_data656w[3..3] # (! w_sel660w[0..0]))));
	dffe24.clk = clock;
	dffe24.d = (((w_data657w[1..1] & w_sel660w[0..0]) & (! (((w_data657w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data657w[2..2]))))) # ((((w_data657w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data657w[2..2]))) & (w_data657w[3..3] # (! w_sel660w[0..0]))));
	dffe25.clk = clock;
	dffe25.d = (((w_data658w[1..1] & w_sel660w[0..0]) & (! (((w_data658w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data658w[2..2]))))) # ((((w_data658w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data658w[2..2]))) & (w_data658w[3..3] # (! w_sel660w[0..0]))));
	dffe26.clk = clock;
	dffe26.d = (((w_data659w[1..1] & w_sel660w[0..0]) & (! (((w_data659w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data659w[2..2]))))) # ((((w_data659w[0..0] & (! w_sel660w[1..1])) & (! w_sel660w[0..0])) # (w_sel660w[1..1] & (w_sel660w[0..0] # w_data659w[2..2]))) & (w_data659w[3..3] # (! w_sel660w[0..0]))));
	dffe27.clk = clock;
	dffe27.d = (((dffe24.q & w_sel648w[2..2]) & (! (((dffe23.q & (! w_sel648w[3..3])) & (! w_sel648w[2..2])) # (w_sel648w[3..3] & (w_sel648w[2..2] # dffe25.q))))) # ((((dffe23.q & (! w_sel648w[3..3])) & (! w_sel648w[2..2])) # (w_sel648w[3..3] & (w_sel648w[2..2] # dffe25.q))) & (dffe26.q # (! w_sel648w[2..2]))));
	dffe28.clk = clock;
	dffe28.d = (((w_data759w[1..1] & w_sel763w[0..0]) & (! (((w_data759w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data759w[2..2]))))) # ((((w_data759w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data759w[2..2]))) & (w_data759w[3..3] # (! w_sel763w[0..0]))));
	dffe29.clk = clock;
	dffe29.d = (((w_data760w[1..1] & w_sel763w[0..0]) & (! (((w_data760w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data760w[2..2]))))) # ((((w_data760w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data760w[2..2]))) & (w_data760w[3..3] # (! w_sel763w[0..0]))));
	dffe2a[].clk = clock;
	dffe2a[].d = sel_ffs_wire[4..0];
	dffe3.clk = clock;
	dffe3.d = (((w_data94w[1..1] & w_sel98w[0..0]) & (! (((w_data94w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data94w[2..2]))))) # ((((w_data94w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data94w[2..2]))) & (w_data94w[3..3] # (! w_sel98w[0..0]))));
	dffe30.clk = clock;
	dffe30.d = (((w_data761w[1..1] & w_sel763w[0..0]) & (! (((w_data761w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data761w[2..2]))))) # ((((w_data761w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data761w[2..2]))) & (w_data761w[3..3] # (! w_sel763w[0..0]))));
	dffe31.clk = clock;
	dffe31.d = (((w_data762w[1..1] & w_sel763w[0..0]) & (! (((w_data762w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data762w[2..2]))))) # ((((w_data762w[0..0] & (! w_sel763w[1..1])) & (! w_sel763w[0..0])) # (w_sel763w[1..1] & (w_sel763w[0..0] # w_data762w[2..2]))) & (w_data762w[3..3] # (! w_sel763w[0..0]))));
	dffe32.clk = clock;
	dffe32.d = (((dffe29.q & w_sel648w[2..2]) & (! (((dffe28.q & (! w_sel648w[3..3])) & (! w_sel648w[2..2])) # (w_sel648w[3..3] & (w_sel648w[2..2] # dffe30.q))))) # ((((dffe28.q & (! w_sel648w[3..3])) & (! w_sel648w[2..2])) # (w_sel648w[3..3] & (w_sel648w[2..2] # dffe30.q))) & (dffe31.q # (! w_sel648w[2..2]))));
	dffe33.clk = clock;
	dffe33.d = (((w_data936w[1..1] & w_sel940w[0..0]) & (! (((w_data936w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data936w[2..2]))))) # ((((w_data936w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data936w[2..2]))) & (w_data936w[3..3] # (! w_sel940w[0..0]))));
	dffe34.clk = clock;
	dffe34.d = (((w_data937w[1..1] & w_sel940w[0..0]) & (! (((w_data937w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data937w[2..2]))))) # ((((w_data937w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data937w[2..2]))) & (w_data937w[3..3] # (! w_sel940w[0..0]))));
	dffe35.clk = clock;
	dffe35.d = (((w_data938w[1..1] & w_sel940w[0..0]) & (! (((w_data938w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data938w[2..2]))))) # ((((w_data938w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data938w[2..2]))) & (w_data938w[3..3] # (! w_sel940w[0..0]))));
	dffe36.clk = clock;
	dffe36.d = (((w_data939w[1..1] & w_sel940w[0..0]) & (! (((w_data939w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data939w[2..2]))))) # ((((w_data939w[0..0] & (! w_sel940w[1..1])) & (! w_sel940w[0..0])) # (w_sel940w[1..1] & (w_sel940w[0..0] # w_data939w[2..2]))) & (w_data939w[3..3] # (! w_sel940w[0..0]))));
	dffe37.clk = clock;
	dffe37.d = (((dffe34.q & w_sel928w[2..2]) & (! (((dffe33.q & (! w_sel928w[3..3])) & (! w_sel928w[2..2])) # (w_sel928w[3..3] & (w_sel928w[2..2] # dffe35.q))))) # ((((dffe33.q & (! w_sel928w[3..3])) & (! w_sel928w[2..2])) # (w_sel928w[3..3] & (w_sel928w[2..2] # dffe35.q))) & (dffe36.q # (! w_sel928w[2..2]))));
	dffe38.clk = clock;
	dffe38.d = (((w_data1039w[1..1] & w_sel1043w[0..0]) & (! (((w_data1039w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1039w[2..2]))))) # ((((w_data1039w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1039w[2..2]))) & (w_data1039w[3..3] # (! w_sel1043w[0..0]))));
	dffe39.clk = clock;
	dffe39.d = (((w_data1040w[1..1] & w_sel1043w[0..0]) & (! (((w_data1040w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1040w[2..2]))))) # ((((w_data1040w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1040w[2..2]))) & (w_data1040w[3..3] # (! w_sel1043w[0..0]))));
	dffe4.clk = clock;
	dffe4.d = (((w_data95w[1..1] & w_sel98w[0..0]) & (! (((w_data95w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data95w[2..2]))))) # ((((w_data95w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data95w[2..2]))) & (w_data95w[3..3] # (! w_sel98w[0..0]))));
	dffe40.clk = clock;
	dffe40.d = (((w_data1041w[1..1] & w_sel1043w[0..0]) & (! (((w_data1041w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1041w[2..2]))))) # ((((w_data1041w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1041w[2..2]))) & (w_data1041w[3..3] # (! w_sel1043w[0..0]))));
	dffe41.clk = clock;
	dffe41.d = (((w_data1042w[1..1] & w_sel1043w[0..0]) & (! (((w_data1042w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1042w[2..2]))))) # ((((w_data1042w[0..0] & (! w_sel1043w[1..1])) & (! w_sel1043w[0..0])) # (w_sel1043w[1..1] & (w_sel1043w[0..0] # w_data1042w[2..2]))) & (w_data1042w[3..3] # (! w_sel1043w[0..0]))));
	dffe42.clk = clock;
	dffe42.d = (((dffe39.q & w_sel928w[2..2]) & (! (((dffe38.q & (! w_sel928w[3..3])) & (! w_sel928w[2..2])) # (w_sel928w[3..3] & (w_sel928w[2..2] # dffe40.q))))) # ((((dffe38.q & (! w_sel928w[3..3])) & (! w_sel928w[2..2])) # (w_sel928w[3..3] & (w_sel928w[2..2] # dffe40.q))) & (dffe41.q # (! w_sel928w[2..2]))));
	dffe5.clk = clock;
	dffe5.d = (((w_data96w[1..1] & w_sel98w[0..0]) & (! (((w_data96w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data96w[2..2]))))) # ((((w_data96w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data96w[2..2]))) & (w_data96w[3..3] # (! w_sel98w[0..0]))));
	dffe6.clk = clock;
	dffe6.d = (((w_data97w[1..1] & w_sel98w[0..0]) & (! (((w_data97w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data97w[2..2]))))) # ((((w_data97w[0..0] & (! w_sel98w[1..1])) & (! w_sel98w[0..0])) # (w_sel98w[1..1] & (w_sel98w[0..0] # w_data97w[2..2]))) & (w_data97w[3..3] # (! w_sel98w[0..0]))));
	dffe7.clk = clock;
	dffe7.d = (((dffe4.q & w_sel85w[2..2]) & (! (((dffe3.q & (! w_sel85w[3..3])) & (! w_sel85w[2..2])) # (w_sel85w[3..3] & (w_sel85w[2..2] # dffe5.q))))) # ((((dffe3.q & (! w_sel85w[3..3])) & (! w_sel85w[2..2])) # (w_sel85w[3..3] & (w_sel85w[2..2] # dffe5.q))) & (dffe6.q # (! w_sel85w[2..2]))));
	dffe8.clk = clock;
	dffe8.d = (((w_data197w[1..1] & w_sel201w[0..0]) & (! (((w_data197w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data197w[2..2]))))) # ((((w_data197w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data197w[2..2]))) & (w_data197w[3..3] # (! w_sel201w[0..0]))));
	dffe9.clk = clock;
	dffe9.d = (((w_data198w[1..1] & w_sel201w[0..0]) & (! (((w_data198w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data198w[2..2]))))) # ((((w_data198w[0..0] & (! w_sel201w[1..1])) & (! w_sel201w[0..0])) # (w_sel201w[1..1] & (w_sel201w[0..0] # w_data198w[2..2]))) & (w_data198w[3..3] # (! w_sel201w[0..0]))));
	result[] = result_node[];
	result_node[] = ( ((sel_node[4..4] & dffe42.q) # ((! sel_node[4..4]) & dffe37.q)), ((sel_node[4..4] & dffe32.q) # ((! sel_node[4..4]) & dffe27.q)), ((sel_node[4..4] & dffe22.q) # ((! sel_node[4..4]) & dffe17.q)), ((sel_node[4..4] & dffe12.q) # ((! sel_node[4..4]) & dffe7.q)));
	sel_ffs_wire[] = ( dffe2a[].q, dffe1a[].q);
	sel_node[] = ( sel_ffs_wire[9..9], sel_ffs_wire[3..2], sel[1..0]);
	w_data1039w[3..0] = w_data856w[19..16];
	w_data1040w[3..0] = w_data856w[23..20];
	w_data1041w[3..0] = w_data856w[27..24];
	w_data1042w[3..0] = w_data856w[31..28];
	w_data13w[] = ( data[124..124], data[120..120], data[116..116], data[112..112], data[108..108], data[104..104], data[100..100], data[96..96], data[92..92], data[88..88], data[84..84], data[80..80], data[76..76], data[72..72], data[68..68], data[64..64], data[60..60], data[56..56], data[52..52], data[48..48], data[44..44], data[40..40], data[36..36], data[32..32], data[28..28], data[24..24], data[20..20], data[16..16], data[12..12], data[8..8], data[4..4], data[0..0]);
	w_data197w[3..0] = w_data13w[19..16];
	w_data198w[3..0] = w_data13w[23..20];
	w_data199w[3..0] = w_data13w[27..24];
	w_data200w[3..0] = w_data13w[31..28];
	w_data296w[] = ( data[125..125], data[121..121], data[117..117], data[113..113], data[109..109], data[105..105], data[101..101], data[97..97], data[93..93], data[89..89], data[85..85], data[81..81], data[77..77], data[73..73], data[69..69], data[65..65], data[61..61], data[57..57], data[53..53], data[49..49], data[45..45], data[41..41], data[37..37], data[33..33], data[29..29], data[25..25], data[21..21], data[17..17], data[13..13], data[9..9], data[5..5], data[1..1]);
	w_data376w[3..0] = w_data296w[3..0];
	w_data377w[3..0] = w_data296w[7..4];
	w_data378w[3..0] = w_data296w[11..8];
	w_data379w[3..0] = w_data296w[15..12];
	w_data479w[3..0] = w_data296w[19..16];
	w_data480w[3..0] = w_data296w[23..20];
	w_data481w[3..0] = w_data296w[27..24];
	w_data482w[3..0] = w_data296w[31..28];
	w_data576w[] = ( data[126..126], data[122..122], data[118..118], data[114..114], data[110..110], data[106..106], data[102..102], data[98..98], data[94..94], data[90..90], data[86..86], data[82..82], data[78..78], data[74..74], data[70..70], data[66..66], data[62..62], data[58..58], data[54..54], data[50..50], data[46..46], data[42..42], data[38..38], data[34..34], data[30..30], data[26..26], data[22..22], data[18..18], data[14..14], data[10..10], data[6..6], data[2..2]);
	w_data656w[3..0] = w_data576w[3..0];
	w_data657w[3..0] = w_data576w[7..4];
	w_data658w[3..0] = w_data576w[11..8];
	w_data659w[3..0] = w_data576w[15..12];
	w_data759w[3..0] = w_data576w[19..16];
	w_data760w[3..0] = w_data576w[23..20];
	w_data761w[3..0] = w_data576w[27..24];
	w_data762w[3..0] = w_data576w[31..28];
	w_data856w[] = ( data[127..127], data[123..123], data[119..119], data[115..115], data[111..111], data[107..107], data[103..103], data[99..99], data[95..95], data[91..91], data[87..87], data[83..83], data[79..79], data[75..75], data[71..71], data[67..67], data[63..63], data[59..59], data[55..55], data[51..51], data[47..47], data[43..43], data[39..39], data[35..35], data[31..31], data[27..27], data[23..23], data[19..19], data[15..15], data[11..11], data[7..7], data[3..3]);
	w_data936w[3..0] = w_data856w[3..0];
	w_data937w[3..0] = w_data856w[7..4];
	w_data938w[3..0] = w_data856w[11..8];
	w_data939w[3..0] = w_data856w[15..12];
	w_data94w[3..0] = w_data13w[3..0];
	w_data95w[3..0] = w_data13w[7..4];
	w_data96w[3..0] = w_data13w[11..8];
	w_data97w[3..0] = w_data13w[15..12];
	w_sel1043w[1..0] = sel_node[1..0];
	w_sel201w[1..0] = sel_node[1..0];
	w_sel368w[3..0] = sel_node[3..0];
	w_sel380w[1..0] = sel_node[1..0];
	w_sel483w[1..0] = sel_node[1..0];
	w_sel648w[3..0] = sel_node[3..0];
	w_sel660w[1..0] = sel_node[1..0];
	w_sel763w[1..0] = sel_node[1..0];
	w_sel85w[3..0] = sel_node[3..0];
	w_sel928w[3..0] = sel_node[3..0];
	w_sel940w[1..0] = sel_node[1..0];
	w_sel98w[1..0] = sel_node[1..0];
END;
--VALID FILE
