// Seed: 953627347
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output wor id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output tri0 id_12
);
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    input wand id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12
);
  tri id_14, id_15;
  assign id_1 = 1;
  module_0(
      id_8, id_11, id_4, id_4, id_9, id_5, id_15, id_4, id_1, id_12, id_9, id_7, id_10
  );
  wire id_16;
  wire id_17;
  assign id_1 = id_14;
endmodule
