#+DATE: <2025-06-16 Mon>

* note

<2025-07-08 Tue 09:10>

表紙の印刷がすごい

#+begin_src java :tangle ./chisel-template/src/main/scala/common/Instructions.scala :mkdirp yes
  package common
      import chisel3._
      import chisel3.util._

      object Instructions {
	  val LW = BitPat("b??????????????????010?????0000011")
	  val SW = BitPat("b??????????????????010?????0100011")

	  val ADD = BitPat("b0000000???????????000?????0110011")
	  val ADDI = BitPat("b??????????????????000?????0010011")

	  val SUB = BitPat("b0100000???????????010?????0100011")

	  val AND = BitPat("b0000000???????????111?????0110011")
	  val OR = BitPat("b0000000???????????110?????0110011")
	  val XOR = BitPat("b0000000???????????100?????0110011")
	  val ANDI = BitPat("b??????????????????111?????0010011")
	  val ORI = BitPat("b??????????????????110?????0010011")
	  val XORI = BitPat("b??????????????????100?????0010011")

	  val SLL = BitPat("b??????????????????010?????0100011")
	  val SRL = BitPat("b??????????????????010?????0100011")
	  val SRA = BitPat("b??????????????????010?????0100011")
	  val SLLI = BitPat("b??????????????????010?????0100011")
	  val SRLI = BitPat("b??????????????????010?????0100011")
	  val SRAI = BitPat("b??????????????????010?????0100011")
	      
	  val SLT = BitPat("b??????????????????010?????0100011")
	  val SLTU = BitPat("b??????????????????010?????0100011")
      }
#+end_src

<2025-06-16 Mon>

pp. 60

src_shell{git clone https://github.com/freechipsproject/chisel-template}

RISC-VのCPUを作る。

