bus Rc Rdc  Effc    Effdc   SOC
1   0   0   1       1       0