#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 11 09:37:20 2022
# Process ID: 644
# Current directory: C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16152 C:\everything\college\UCF stuff\Year 5 term 1\FPGA Design Labs\FPGA final project\vivado projects\bomberman_basys3\bomberman_basys3.xpr
# Log file: C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/vivado.log
# Journal file: C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/block_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/enemy_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/debounce_button.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/game_lives.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/bomb_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/pillar_display.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/top_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/numbers_rom.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/score_display.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/bomberman_module.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/block_module.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/bomb_module.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/bomberman_module.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/debounce_button.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/enemy_module.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/game_lives.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/numbers_rom.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/pillar_display.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/score_display.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/top_module.v}}] -no_script -reset -force -quiet
remove_files  {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/block_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/bomb_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/bomberman_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/debounce_button.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/enemy_module.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/game_lives.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/numbers_rom.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/pillar_display.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/score_display.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/top_module.v}}
reset_run synth_1
reset_run pillar_dm_synth_1
reset_run bm_sprite_br_synth_1
reset_run block_map_synth_1
reset_run block_dm_synth_1
reset_run bomb_dm_synth_1
reset_run explosions_br_synth_1
reset_run enemy_sprite_br_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/pillar_display.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/block.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/block_map.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/bomb.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/bomberman_sprites_10.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/enemy_sprites.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/explosions.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/pillar.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/pillar_display.v} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/block.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/block_map.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/bomb.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/bomberman_sprites_10.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/enemy_sprites.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/explosions.coe} {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/graphics/pillar.coe}}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pillar_dm1 -dir {c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {pillar_dm1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/pillar.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips pillar_dm1]
generate_target {instantiation_template} [get_files {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}]
generate_target all [get_files  {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}]
catch { config_ip_cache -export [get_ips -all pillar_dm1] }
export_ip_user_files -of_objects [get_files {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}]
launch_runs -jobs 6 pillar_dm1_synth_1
export_simulation -of_objects [get_files {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}] -directory {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files} -ipstatic_source_dir {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/modelsim} {questa=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/questa} {riviera=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/riviera} {activehdl=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/pillar.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/pillar.coe}}
export_ip_user_files -of_objects  [get_files {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}] -no_script -reset -force -quiet
remove_files  -fileset pillar_dm1 {{c:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm1/pillar_dm1.xci}}
set_property -dict [list CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/pillar.coe}] [get_ips pillar_dm]
generate_target all [get_files  {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm/pillar_dm.xci}}]
catch { config_ip_cache -export [get_ips -all pillar_dm] }
export_ip_user_files -of_objects [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm/pillar_dm.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 6 pillar_dm_synth_1
export_simulation -of_objects [get_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/pillar_dm/pillar_dm.xci}}] -directory {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files} -ipstatic_source_dir {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/modelsim} {questa=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/questa} {riviera=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/riviera} {activehdl=C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/vivado projects/bomberman_basys3/bomberman_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/bomberman_sprites_10.coe}] [get_ips bm_sprite_br]
set_property -dict [list CONFIG.coefficient_file {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/block.coe}] [get_ips block_dm]
set_property -dict [list CONFIG.coefficient_file {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/block_map.coe}] [get_ips block_map]
set_property -dict [list CONFIG.coefficient_file {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/bomb.coe}] [get_ips bomb_dm]
set_property -dict [list CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/explosions.coe}] [get_ips explosions_br]
set_property -dict [list CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/explosions.coe}] [get_ips explosions_br]
set_property -dict [list CONFIG.Coe_File {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/coe files/enemy_sprites.coe}] [get_ips enemy_sprite_br]
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_files -from_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman verilog sources/basys3.xdc}} -to_files {{C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA final project/bomberman_student/HDL_Incomplete/basys3.xdc}} -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
