#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7ff14d764af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff14d76d390 .scope module, "tb_processor_pipelined" "tb_processor_pipelined" 3 14;
 .timescale -9 -12;
P_0x7ff14d78d870 .param/l "CLK_PERIOD" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x7ff14d78d8b0 .param/l "MAX_CYCLES" 0 3 18, +C4<00000000000000011000011010100000>;
v0x7ff14d7b3540_0 .var "clock", 0 0;
v0x7ff14d7b3600_0 .var/i "cycle_count", 31 0;
v0x7ff14d7b36a0_0 .net "debug_cycle", 31 0, L_0x7ff14d7b3df0;  1 drivers
v0x7ff14d7b3770_0 .net "debug_instr", 15 0, L_0x7ff14d7b3d30;  1 drivers
v0x7ff14d7b3820_0 .net "debug_pc", 15 0, L_0x7ff14d7b3cc0;  1 drivers
v0x7ff14d7b38f0_0 .var/i "file_handle", 31 0;
v0x7ff14d7b3990_0 .net "halt", 0 0, L_0x7ff14d7b3ec0;  1 drivers
v0x7ff14d7b3a40_0 .var/i "mem_init_idx", 31 0;
v0x7ff14d7b3ae0_0 .var "program_file", 1599 0;
v0x7ff14d7b3c10_0 .var "reset", 0 0;
E_0x7ff14d73ada0 .event posedge, v0x7ff14d7b0c00_0;
S_0x7ff14d76c800 .scope module, "dut" "processor_pipelined" 3 34, 4 25 0, S_0x7ff14d76d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 16 "debug_pc";
    .port_info 4 /OUTPUT 16 "debug_instr";
    .port_info 5 /OUTPUT 32 "debug_cycle";
P_0x7ff14d812600 .param/l "ADD" 1 4 53, C4<0000>;
P_0x7ff14d812640 .param/l "ADDI" 1 4 44, C4<001>;
P_0x7ff14d812680 .param/l "ALU_ADD" 1 4 72, C4<000>;
P_0x7ff14d8126c0 .param/l "ALU_AND" 1 4 74, C4<010>;
P_0x7ff14d812700 .param/l "ALU_NOR" 1 4 78, C4<110>;
P_0x7ff14d812740 .param/l "ALU_OR" 1 4 75, C4<011>;
P_0x7ff14d812780 .param/l "ALU_SLT" 1 4 76, C4<100>;
P_0x7ff14d8127c0 .param/l "ALU_SUB" 1 4 73, C4<001>;
P_0x7ff14d812800 .param/l "ALU_XOR" 1 4 77, C4<101>;
P_0x7ff14d812840 .param/l "AND" 1 4 56, C4<0011>;
P_0x7ff14d812880 .param/l "J" 1 4 45, C4<010>;
P_0x7ff14d8128c0 .param/l "JAL" 1 4 46, C4<011>;
P_0x7ff14d812900 .param/l "JEQ" 1 4 49, C4<110>;
P_0x7ff14d812940 .param/l "JR" 1 4 60, C4<1000>;
P_0x7ff14d812980 .param/l "LINK_REG" 1 4 66, C4<111>;
P_0x7ff14d8129c0 .param/l "LW" 1 4 47, C4<100>;
P_0x7ff14d812a00 .param/l "MEM_SIZE" 0 4 38, +C4<00000000000000000010000000000000>;
P_0x7ff14d812a40 .param/l "NOP" 1 4 69, C4<0000000000000000>;
P_0x7ff14d812a80 .param/l "NOR" 1 4 59, C4<0110>;
P_0x7ff14d812ac0 .param/l "NUM_REGS" 0 4 39, +C4<00000000000000000000000000001000>;
P_0x7ff14d812b00 .param/l "OR" 1 4 55, C4<0010>;
P_0x7ff14d812b40 .param/l "REG_BITS" 0 4 40, +C4<00000000000000000000000000000011>;
P_0x7ff14d812b80 .param/l "SLL" 1 4 61, C4<1001>;
P_0x7ff14d812bc0 .param/l "SLT" 1 4 57, C4<0100>;
P_0x7ff14d812c00 .param/l "SLTI" 1 4 50, C4<111>;
P_0x7ff14d812c40 .param/l "SRA" 1 4 63, C4<1011>;
P_0x7ff14d812c80 .param/l "SRL" 1 4 62, C4<1010>;
P_0x7ff14d812cc0 .param/l "SUB" 1 4 54, C4<0001>;
P_0x7ff14d812d00 .param/l "SW" 1 4 48, C4<101>;
P_0x7ff14d812d40 .param/l "THREE_REG" 1 4 43, C4<000>;
P_0x7ff14d812d80 .param/l "XOR" 1 4 58, C4<0101>;
L_0x7ff14d7b3cc0 .functor BUFZ 16, v0x7ff14d7a99e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff14d7b3d30 .functor BUFZ 16, v0x7ff14d7a8e90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff14d7b3df0 .functor BUFZ 32, v0x7ff14d7b0ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff14d7b3ec0 .functor BUFZ 1, v0x7ff14d7b1000_0, C4<0>, C4<0>, C4<0>;
L_0x7ff14d7b4540 .functor AND 1, L_0x7ff14d7b4310, L_0x7ff14d7b4460, C4<1>, C4<1>;
L_0x7ff14d7b4860 .functor AND 1, L_0x7ff14d7b4660, L_0x7ff14d7b4780, C4<1>, C4<1>;
L_0x7ff14d7b4950 .functor OR 1, L_0x7ff14d7b4540, L_0x7ff14d7b4860, C4<0>, C4<0>;
L_0x7ff14d7b4a80 .functor AND 1, L_0x7ff14d7b3f70, L_0x7ff14d7b4950, C4<1>, C4<1>;
L_0x7ff14d7b4b70 .functor BUFZ 1, L_0x7ff14d7b4a80, C4<0>, C4<0>, C4<0>;
L_0x7ff14d7b4c70 .functor BUFZ 1, L_0x7ff14d7b4a80, C4<0>, C4<0>, C4<0>;
L_0x7ff14d7b53c0 .functor OR 1, L_0x7ff14d7b5130, L_0x7ff14d7b52e0, C4<0>, C4<0>;
L_0x7ff14d7b6420 .functor OR 1, L_0x7ff14d7b6030, L_0x7ff14d7b5db0, C4<0>, C4<0>;
L_0x7ff14d7b6700 .functor OR 1, L_0x7ff14d7b6420, L_0x7ff14d7b6530, C4<0>, C4<0>;
L_0x7ff14d7b5830 .functor OR 1, L_0x7ff14d7b6700, L_0x7ff14d7b6990, C4<0>, C4<0>;
L_0x7ff14d7b6c50 .functor BUFZ 3, v0x7ff14d7b07e0_0, C4<000>, C4<000>, C4<000>;
L_0x7ff14d7b7700 .functor AND 1, L_0x7ff14d7b7200, L_0x7ff14d7b73d0, C4<1>, C4<1>;
L_0x7ff14d7b8460 .functor OR 1, L_0x7ff14d7b6df0, L_0x7ff14d7b7040, C4<0>, C4<0>;
L_0x7ff14d7b8930 .functor OR 1, L_0x7ff14d7b8460, L_0x7ff14d7b7700, C4<0>, C4<0>;
L_0x7ff14d7b89a0 .functor AND 1, L_0x7ff14d7b6f00, L_0x7ff14d7b8650, C4<1>, C4<1>;
L_0x7ff14d7b8b00 .functor OR 1, L_0x7ff14d7b8930, L_0x7ff14d7b89a0, C4<0>, C4<0>;
L_0x7ff14d7b8b70 .functor BUFZ 1, L_0x7ff14d7b8b00, C4<0>, C4<0>, C4<0>;
L_0x7ff14d7b8ce0 .functor BUFZ 1, L_0x7ff14d7b8b00, C4<0>, C4<0>, C4<0>;
L_0x7ff14d7ba020 .functor AND 1, L_0x7ff14d7b9c70, L_0x7ff14d7b9f40, C4<1>, C4<1>;
L_0x7ff14d7ba320 .functor BUFZ 16, L_0x7ff14d7ba570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff14d7bc470 .functor BUFZ 16, L_0x7ff14d7bc2b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff14d7bce70 .functor BUFZ 16, L_0x7ff14d7ba400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff14d7a8bc0_0 .var "A2", 15 0;
v0x7ff14d7a8c80_0 .var "B2", 15 0;
v0x7ff14d7a8d30_0 .var "B3", 15 0;
v0x7ff14d7a8df0_0 .net "EQ", 0 0, L_0x7ff14d7b8650;  1 drivers
v0x7ff14d7a8e90_0 .var "IR1", 15 0;
v0x7ff14d7a8f80_0 .var "IR2", 15 0;
v0x7ff14d7a9030_0 .var "IR3", 15 0;
v0x7ff14d7a90e0_0 .var "IR4", 15 0;
v0x7ff14d7a9190_0 .var "IR5", 15 0;
v0x7ff14d7a92a0_0 .net "MUXalu1", 1 0, v0x7ff14d7b1f40_0;  1 drivers
v0x7ff14d7a9350_0 .net "MUXalu2", 1 0, v0x7ff14d7b20a0_0;  1 drivers
v0x7ff14d7a9400_0 .net "MUXalu3", 0 0, L_0x7ff14d7b6b30;  1 drivers
v0x7ff14d7a94a0_0 .net "MUXb", 0 0, L_0x7ff14d7b5590;  1 drivers
v0x7ff14d7a9540_0 .net "MUXifpc", 0 0, L_0x7ff14d7b8ce0;  1 drivers
v0x7ff14d7a95e0_0 .net "MUXjmp", 15 0, L_0x7ff14d7b8ed0;  1 drivers
v0x7ff14d7a9690_0 .net "MUXmout", 0 0, L_0x7ff14d7b9290;  1 drivers
v0x7ff14d7a9730_0 .net "MUXr1", 0 0, L_0x7ff14d7b4e50;  1 drivers
v0x7ff14d7a98c0_0 .net "MUXrw", 1 0, L_0x7ff14d7b9930;  1 drivers
v0x7ff14d7a9950_0 .net "MUXtgt", 0 0, L_0x7ff14d7b9b10;  1 drivers
v0x7ff14d7a99e0_0 .var "PC0", 15 0;
v0x7ff14d7a9a90_0 .var "PC1", 15 0;
v0x7ff14d7a9b40_0 .var "PC2", 15 0;
v0x7ff14d7a9bf0_0 .var "PC3", 15 0;
v0x7ff14d7a9ca0_0 .var "PC4", 15 0;
L_0x7ff150088098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7a9d50_0 .net "Pnop1", 0 0, L_0x7ff150088098;  1 drivers
v0x7ff14d7a9df0_0 .net "Pnop2", 0 0, L_0x7ff14d7b4c70;  1 drivers
v0x7ff14d7a9e90_0 .net "Pnop2_exec2", 0 0, L_0x7ff14d7b8b70;  1 drivers
v0x7ff14d7a9f30_0 .net "Pstall", 0 0, L_0x7ff14d7b4b70;  1 drivers
v0x7ff14d7a9fd0_0 .net "WEpc", 0 0, L_0x7ff14d7ba4d0;  1 drivers
v0x7ff14d7aa070_0 .net "WEram", 0 0, L_0x7ff14d7b93e0;  1 drivers
v0x7ff14d7aa110_0 .net "WEreg", 0 0, L_0x7ff14d7ba020;  1 drivers
L_0x7ff150088320 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa1b0_0 .net/2u *"_ivl_100", 2 0, L_0x7ff150088320;  1 drivers
v0x7ff14d7aa260_0 .net *"_ivl_102", 0 0, L_0x7ff14d7b5db0;  1 drivers
v0x7ff14d7a97d0_0 .net *"_ivl_105", 0 0, L_0x7ff14d7b6420;  1 drivers
v0x7ff14d7aa4f0_0 .net *"_ivl_107", 2 0, L_0x7ff14d7b6490;  1 drivers
L_0x7ff150088368 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa580_0 .net/2u *"_ivl_108", 2 0, L_0x7ff150088368;  1 drivers
v0x7ff14d7aa610_0 .net *"_ivl_110", 0 0, L_0x7ff14d7b6530;  1 drivers
v0x7ff14d7aa6a0_0 .net *"_ivl_113", 0 0, L_0x7ff14d7b6700;  1 drivers
v0x7ff14d7aa740_0 .net *"_ivl_115", 2 0, L_0x7ff14d7b67f0;  1 drivers
L_0x7ff1500883b0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa7f0_0 .net/2u *"_ivl_116", 2 0, L_0x7ff1500883b0;  1 drivers
v0x7ff14d7aa8a0_0 .net *"_ivl_118", 0 0, L_0x7ff14d7b6990;  1 drivers
v0x7ff14d7aa940_0 .net *"_ivl_121", 0 0, L_0x7ff14d7b5830;  1 drivers
L_0x7ff1500883f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa9e0_0 .net/2u *"_ivl_122", 0 0, L_0x7ff1500883f8;  1 drivers
L_0x7ff150088440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aaa90_0 .net/2u *"_ivl_124", 0 0, L_0x7ff150088440;  1 drivers
v0x7ff14d7aab40_0 .net *"_ivl_131", 2 0, L_0x7ff14d7b6d50;  1 drivers
L_0x7ff150088488 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aabf0_0 .net/2u *"_ivl_132", 2 0, L_0x7ff150088488;  1 drivers
v0x7ff14d7aaca0_0 .net *"_ivl_137", 2 0, L_0x7ff14d7b6fa0;  1 drivers
L_0x7ff1500884d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aad50_0 .net/2u *"_ivl_138", 2 0, L_0x7ff1500884d0;  1 drivers
v0x7ff14d7aae00_0 .net *"_ivl_143", 2 0, L_0x7ff14d7b7160;  1 drivers
L_0x7ff150088518 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aaeb0_0 .net/2u *"_ivl_144", 2 0, L_0x7ff150088518;  1 drivers
v0x7ff14d7aaf60_0 .net *"_ivl_149", 2 0, L_0x7ff14d7b7330;  1 drivers
L_0x7ff150088560 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab010_0 .net/2u *"_ivl_150", 2 0, L_0x7ff150088560;  1 drivers
v0x7ff14d7ab0c0_0 .net *"_ivl_152", 0 0, L_0x7ff14d7b7200;  1 drivers
v0x7ff14d7ab160_0 .net *"_ivl_155", 3 0, L_0x7ff14d7b7510;  1 drivers
L_0x7ff1500885a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab210_0 .net/2u *"_ivl_156", 3 0, L_0x7ff1500885a8;  1 drivers
v0x7ff14d7ab2c0_0 .net *"_ivl_158", 0 0, L_0x7ff14d7b73d0;  1 drivers
v0x7ff14d7ab360_0 .net *"_ivl_16", 0 0, L_0x7ff14d7b4310;  1 drivers
L_0x7ff1500885f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab400_0 .net/2u *"_ivl_162", 1 0, L_0x7ff1500885f0;  1 drivers
v0x7ff14d7ab4b0_0 .net *"_ivl_164", 0 0, L_0x7ff14d7b77f0;  1 drivers
L_0x7ff150088638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab550_0 .net/2u *"_ivl_166", 1 0, L_0x7ff150088638;  1 drivers
v0x7ff14d7ab600_0 .net *"_ivl_168", 0 0, L_0x7ff14d7b75b0;  1 drivers
L_0x7ff150088680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab6a0_0 .net/2u *"_ivl_170", 1 0, L_0x7ff150088680;  1 drivers
v0x7ff14d7ab750_0 .net *"_ivl_172", 0 0, L_0x7ff14d7b7a70;  1 drivers
v0x7ff14d7ab7f0_0 .net *"_ivl_174", 15 0, L_0x7ff14d7b7910;  1 drivers
v0x7ff14d7ab8a0_0 .net *"_ivl_176", 15 0, L_0x7ff14d7b79d0;  1 drivers
L_0x7ff150088008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa310_0 .net/2u *"_ivl_18", 2 0, L_0x7ff150088008;  1 drivers
L_0x7ff1500886c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aa3c0_0 .net/2u *"_ivl_180", 1 0, L_0x7ff1500886c8;  1 drivers
v0x7ff14d7ab930_0 .net *"_ivl_182", 0 0, L_0x7ff14d7b7ed0;  1 drivers
L_0x7ff150088710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ab9c0_0 .net/2u *"_ivl_184", 1 0, L_0x7ff150088710;  1 drivers
v0x7ff14d7aba50_0 .net *"_ivl_186", 0 0, L_0x7ff14d7b7b90;  1 drivers
L_0x7ff150088758 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7abae0_0 .net/2u *"_ivl_188", 1 0, L_0x7ff150088758;  1 drivers
v0x7ff14d7abb70_0 .net *"_ivl_190", 0 0, L_0x7ff14d7b7c70;  1 drivers
v0x7ff14d7abc00_0 .net *"_ivl_192", 15 0, L_0x7ff14d7b8010;  1 drivers
v0x7ff14d7abca0_0 .net *"_ivl_194", 15 0, L_0x7ff14d7b83c0;  1 drivers
v0x7ff14d7abd50_0 .net *"_ivl_20", 0 0, L_0x7ff14d7b4460;  1 drivers
v0x7ff14d7abdf0_0 .net *"_ivl_201", 0 0, L_0x7ff14d7b8460;  1 drivers
v0x7ff14d7abe90_0 .net *"_ivl_203", 0 0, L_0x7ff14d7b8930;  1 drivers
v0x7ff14d7abf30_0 .net *"_ivl_205", 0 0, L_0x7ff14d7b89a0;  1 drivers
v0x7ff14d7abfd0_0 .net *"_ivl_213", 15 0, L_0x7ff14d7b8a50;  1 drivers
v0x7ff14d7ac080_0 .net *"_ivl_214", 15 0, L_0x7ff14d7b8d50;  1 drivers
L_0x7ff1500887a0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac130_0 .net/2u *"_ivl_216", 15 0, L_0x7ff1500887a0;  1 drivers
v0x7ff14d7ac1e0_0 .net *"_ivl_218", 15 0, L_0x7ff14d7b8770;  1 drivers
L_0x7ff1500887e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac290_0 .net/2u *"_ivl_220", 2 0, L_0x7ff1500887e8;  1 drivers
v0x7ff14d7ac340_0 .net *"_ivl_223", 12 0, L_0x7ff14d7b8890;  1 drivers
v0x7ff14d7ac3f0_0 .net *"_ivl_224", 15 0, L_0x7ff14d7b9030;  1 drivers
v0x7ff14d7ac4a0_0 .net *"_ivl_226", 15 0, L_0x7ff14d7b9150;  1 drivers
v0x7ff14d7ac550_0 .net *"_ivl_23", 0 0, L_0x7ff14d7b4540;  1 drivers
v0x7ff14d7ac5f0_0 .net *"_ivl_233", 0 0, L_0x7ff14d7b91f0;  1 drivers
L_0x7ff150088830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac6a0_0 .net/2u *"_ivl_234", 0 0, L_0x7ff150088830;  1 drivers
L_0x7ff150088878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac750_0 .net/2u *"_ivl_236", 0 0, L_0x7ff150088878;  1 drivers
v0x7ff14d7ac800_0 .net *"_ivl_24", 0 0, L_0x7ff14d7b4660;  1 drivers
L_0x7ff1500888c0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac8a0_0 .net/2u *"_ivl_242", 2 0, L_0x7ff1500888c0;  1 drivers
v0x7ff14d7ac950_0 .net *"_ivl_244", 0 0, L_0x7ff14d7b9730;  1 drivers
L_0x7ff150088908 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ac9f0_0 .net/2u *"_ivl_246", 1 0, L_0x7ff150088908;  1 drivers
L_0x7ff150088950 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7acaa0_0 .net/2u *"_ivl_248", 2 0, L_0x7ff150088950;  1 drivers
v0x7ff14d7acb50_0 .net *"_ivl_250", 0 0, L_0x7ff14d7b6a30;  1 drivers
L_0x7ff150088998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7acbf0_0 .net/2u *"_ivl_252", 1 0, L_0x7ff150088998;  1 drivers
L_0x7ff1500889e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7acca0_0 .net/2u *"_ivl_254", 1 0, L_0x7ff1500889e0;  1 drivers
v0x7ff14d7acd50_0 .net *"_ivl_256", 1 0, L_0x7ff14d7b9a70;  1 drivers
L_0x7ff150088050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ace00_0 .net/2u *"_ivl_26", 2 0, L_0x7ff150088050;  1 drivers
L_0x7ff150088a28 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aceb0_0 .net/2u *"_ivl_260", 2 0, L_0x7ff150088a28;  1 drivers
v0x7ff14d7acf60_0 .net *"_ivl_262", 0 0, L_0x7ff14d7b9d80;  1 drivers
L_0x7ff150088a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad000_0 .net/2u *"_ivl_264", 0 0, L_0x7ff150088a70;  1 drivers
L_0x7ff150088ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad0b0_0 .net/2u *"_ivl_266", 0 0, L_0x7ff150088ab8;  1 drivers
v0x7ff14d7ad160_0 .net *"_ivl_271", 0 0, L_0x7ff14d7b9c70;  1 drivers
v0x7ff14d7ad210_0 .net *"_ivl_273", 2 0, L_0x7ff14d7b9ea0;  1 drivers
L_0x7ff150088b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad2c0_0 .net/2u *"_ivl_274", 2 0, L_0x7ff150088b00;  1 drivers
v0x7ff14d7ad370_0 .net *"_ivl_276", 0 0, L_0x7ff14d7b9f40;  1 drivers
v0x7ff14d7ad410_0 .net *"_ivl_28", 0 0, L_0x7ff14d7b4780;  1 drivers
v0x7ff14d7ad4b0_0 .net *"_ivl_282", 15 0, L_0x7ff14d7ba570;  1 drivers
v0x7ff14d7ad560_0 .net *"_ivl_285", 12 0, L_0x7ff14d7ba160;  1 drivers
v0x7ff14d7ad610_0 .net *"_ivl_286", 14 0, L_0x7ff14d7ba200;  1 drivers
L_0x7ff150088b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad6c0_0 .net *"_ivl_289", 1 0, L_0x7ff150088b48;  1 drivers
L_0x7ff150088b90 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad770_0 .net/2u *"_ivl_292", 15 0, L_0x7ff150088b90;  1 drivers
v0x7ff14d7ad820_0 .net *"_ivl_294", 15 0, L_0x7ff14d7ba8d0;  1 drivers
v0x7ff14d7ad8d0_0 .net *"_ivl_299", 2 0, L_0x7ff14d7ba6d0;  1 drivers
L_0x7ff150088bd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ad980_0 .net/2u *"_ivl_300", 2 0, L_0x7ff150088bd8;  1 drivers
L_0x7ff150088c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ada30_0 .net/2u *"_ivl_306", 2 0, L_0x7ff150088c20;  1 drivers
v0x7ff14d7adae0_0 .net *"_ivl_308", 0 0, L_0x7ff14d7badf0;  1 drivers
v0x7ff14d7adb80_0 .net *"_ivl_31", 0 0, L_0x7ff14d7b4860;  1 drivers
L_0x7ff150088c68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7adc20_0 .net/2u *"_ivl_310", 15 0, L_0x7ff150088c68;  1 drivers
v0x7ff14d7adcd0_0 .net *"_ivl_312", 15 0, L_0x7ff14d7baa70;  1 drivers
v0x7ff14d7add80_0 .net *"_ivl_314", 4 0, L_0x7ff14d7bab10;  1 drivers
L_0x7ff150088cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ade30_0 .net *"_ivl_317", 1 0, L_0x7ff150088cb0;  1 drivers
L_0x7ff150088cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7adee0_0 .net/2u *"_ivl_320", 2 0, L_0x7ff150088cf8;  1 drivers
v0x7ff14d7adf90_0 .net *"_ivl_322", 0 0, L_0x7ff14d7bb250;  1 drivers
L_0x7ff150088d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae030_0 .net/2u *"_ivl_324", 15 0, L_0x7ff150088d40;  1 drivers
v0x7ff14d7ae0e0_0 .net *"_ivl_326", 15 0, L_0x7ff14d7baf10;  1 drivers
v0x7ff14d7ae190_0 .net *"_ivl_328", 4 0, L_0x7ff14d7bafb0;  1 drivers
v0x7ff14d7ae240_0 .net *"_ivl_33", 0 0, L_0x7ff14d7b4950;  1 drivers
L_0x7ff150088d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae2e0_0 .net *"_ivl_331", 1 0, L_0x7ff150088d88;  1 drivers
L_0x7ff150088dd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae390_0 .net/2u *"_ivl_334", 2 0, L_0x7ff150088dd0;  1 drivers
v0x7ff14d7ae440_0 .net *"_ivl_337", 12 0, L_0x7ff14d7bb6d0;  1 drivers
v0x7ff14d7ae4f0_0 .net *"_ivl_338", 15 0, L_0x7ff14d7bb370;  1 drivers
L_0x7ff150088e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae5a0_0 .net/2u *"_ivl_342", 1 0, L_0x7ff150088e18;  1 drivers
v0x7ff14d7ae650_0 .net *"_ivl_344", 0 0, L_0x7ff14d7bb570;  1 drivers
L_0x7ff150088e60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae6f0_0 .net/2u *"_ivl_346", 1 0, L_0x7ff150088e60;  1 drivers
v0x7ff14d7ae7a0_0 .net *"_ivl_348", 0 0, L_0x7ff14d7bbb70;  1 drivers
L_0x7ff150088ea8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7ae840_0 .net/2u *"_ivl_350", 1 0, L_0x7ff150088ea8;  1 drivers
v0x7ff14d7ae8f0_0 .net *"_ivl_352", 0 0, L_0x7ff14d7bb870;  1 drivers
v0x7ff14d7ae990_0 .net *"_ivl_354", 15 0, L_0x7ff14d7bb950;  1 drivers
v0x7ff14d7aea40_0 .net *"_ivl_356", 15 0, L_0x7ff14d7bba70;  1 drivers
L_0x7ff150088ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aeaf0_0 .net/2u *"_ivl_360", 1 0, L_0x7ff150088ef0;  1 drivers
v0x7ff14d7aeba0_0 .net *"_ivl_362", 0 0, L_0x7ff14d7bbcd0;  1 drivers
L_0x7ff150088f38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aec40_0 .net/2u *"_ivl_364", 1 0, L_0x7ff150088f38;  1 drivers
v0x7ff14d7aecf0_0 .net *"_ivl_366", 0 0, L_0x7ff14d7bbdb0;  1 drivers
L_0x7ff150088f80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7aed90_0 .net/2u *"_ivl_368", 1 0, L_0x7ff150088f80;  1 drivers
v0x7ff14d7aee40_0 .net *"_ivl_370", 0 0, L_0x7ff14d7bbe90;  1 drivers
v0x7ff14d7aeee0_0 .net *"_ivl_372", 15 0, L_0x7ff14d7bc390;  1 drivers
v0x7ff14d7aef90_0 .net *"_ivl_374", 15 0, L_0x7ff14d7bc150;  1 drivers
v0x7ff14d7af040_0 .net *"_ivl_386", 15 0, L_0x7ff14d7ba400;  1 drivers
v0x7ff14d7af0f0_0 .net *"_ivl_388", 14 0, L_0x7ff14d7bc660;  1 drivers
L_0x7ff150088fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af1a0_0 .net *"_ivl_391", 1 0, L_0x7ff150088fc8;  1 drivers
L_0x7ff150089010 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af250_0 .net/2u *"_ivl_396", 15 0, L_0x7ff150089010;  1 drivers
v0x7ff14d7af300_0 .net *"_ivl_398", 15 0, L_0x7ff14d7bcb30;  1 drivers
L_0x7ff150089058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af3b0_0 .net/2u *"_ivl_402", 1 0, L_0x7ff150089058;  1 drivers
v0x7ff14d7af460_0 .net *"_ivl_404", 0 0, L_0x7ff14d7bcd30;  1 drivers
L_0x7ff1500890a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af500_0 .net/2u *"_ivl_406", 2 0, L_0x7ff1500890a0;  1 drivers
L_0x7ff1500890e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af5b0_0 .net/2u *"_ivl_408", 1 0, L_0x7ff1500890e8;  1 drivers
v0x7ff14d7af660_0 .net *"_ivl_410", 0 0, L_0x7ff14d7bd3a0;  1 drivers
v0x7ff14d7af700_0 .net *"_ivl_413", 2 0, L_0x7ff14d7bcfc0;  1 drivers
v0x7ff14d7af7b0_0 .net *"_ivl_415", 2 0, L_0x7ff14d7bd060;  1 drivers
v0x7ff14d7af860_0 .net *"_ivl_416", 2 0, L_0x7ff14d7bd100;  1 drivers
L_0x7ff1500880e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7af910_0 .net/2u *"_ivl_42", 2 0, L_0x7ff1500880e0;  1 drivers
v0x7ff14d7af9c0_0 .net *"_ivl_44", 0 0, L_0x7ff14d7b4ce0;  1 drivers
L_0x7ff150088128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7afa60_0 .net/2u *"_ivl_46", 0 0, L_0x7ff150088128;  1 drivers
L_0x7ff150088170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7afb10_0 .net/2u *"_ivl_48", 0 0, L_0x7ff150088170;  1 drivers
v0x7ff14d7afbc0_0 .net *"_ivl_53", 2 0, L_0x7ff14d7b4fb0;  1 drivers
L_0x7ff1500881b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7afc70_0 .net/2u *"_ivl_54", 2 0, L_0x7ff1500881b8;  1 drivers
v0x7ff14d7afd20_0 .net *"_ivl_56", 0 0, L_0x7ff14d7b5130;  1 drivers
v0x7ff14d7afdc0_0 .net *"_ivl_59", 2 0, L_0x7ff14d7b51d0;  1 drivers
L_0x7ff150088200 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7afe70_0 .net/2u *"_ivl_60", 2 0, L_0x7ff150088200;  1 drivers
v0x7ff14d7aff20_0 .net *"_ivl_62", 0 0, L_0x7ff14d7b52e0;  1 drivers
v0x7ff14d7affc0_0 .net *"_ivl_65", 0 0, L_0x7ff14d7b53c0;  1 drivers
L_0x7ff150088248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7b0060_0 .net/2u *"_ivl_66", 0 0, L_0x7ff150088248;  1 drivers
L_0x7ff150088290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7b0110_0 .net/2u *"_ivl_68", 0 0, L_0x7ff150088290;  1 drivers
v0x7ff14d7b01c0_0 .net *"_ivl_93", 2 0, L_0x7ff14d7b5f70;  1 drivers
L_0x7ff1500882d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff14d7b0270_0 .net/2u *"_ivl_94", 2 0, L_0x7ff1500882d8;  1 drivers
v0x7ff14d7b0320_0 .net *"_ivl_96", 0 0, L_0x7ff14d7b6030;  1 drivers
v0x7ff14d7b03c0_0 .net *"_ivl_99", 2 0, L_0x7ff14d7b6220;  1 drivers
v0x7ff14d7b0470_0 .net "aluOp", 2 0, L_0x7ff14d7b6c50;  1 drivers
v0x7ff14d7b0520_0 .var "aluOut", 15 0;
v0x7ff14d7b05d0_0 .net "alu_imm7", 15 0, L_0x7ff14d7bc810;  1 drivers
v0x7ff14d7b0680_0 .net "alu_in1", 15 0, L_0x7ff14d7b7db0;  1 drivers
v0x7ff14d7b0730_0 .net "alu_in2", 15 0, L_0x7ff14d7b82a0;  1 drivers
v0x7ff14d7b07e0_0 .var "alu_op_val", 2 0;
v0x7ff14d7b0890_0 .net "alu_operand1", 15 0, L_0x7ff14d7bbfb0;  1 drivers
v0x7ff14d7b0940_0 .net "alu_operand2", 15 0, L_0x7ff14d7b6890;  1 drivers
v0x7ff14d7b09f0_0 .var "alu_result", 15 0;
v0x7ff14d7b0aa0_0 .net "b2_next", 15 0, L_0x7ff14d7bb410;  1 drivers
v0x7ff14d7b0b50_0 .net "b3_next", 15 0, L_0x7ff14d7bc470;  1 drivers
v0x7ff14d7b0c00_0 .net "clock", 0 0, v0x7ff14d7b3540_0;  1 drivers
v0x7ff14d7b0ca0_0 .var "cycle_count", 31 0;
v0x7ff14d7b0d50_0 .net "debug_cycle", 31 0, L_0x7ff14d7b3df0;  alias, 1 drivers
v0x7ff14d7b0e00_0 .net "debug_instr", 15 0, L_0x7ff14d7b3d30;  alias, 1 drivers
v0x7ff14d7b0eb0_0 .net "debug_pc", 15 0, L_0x7ff14d7b3cc0;  alias, 1 drivers
v0x7ff14d7b0f60_0 .net "halt", 0 0, L_0x7ff14d7b3ec0;  alias, 1 drivers
v0x7ff14d7b1000_0 .var "halted", 0 0;
v0x7ff14d7b10a0_0 .var/i "i", 31 0;
v0x7ff14d7b1150_0 .net "instr_fetched", 15 0, L_0x7ff14d7ba320;  1 drivers
v0x7ff14d7b1200_0 .net "ir1_reg1", 2 0, L_0x7ff14d7b4050;  1 drivers
v0x7ff14d7b12b0_0 .net "ir1_reg2", 2 0, L_0x7ff14d7b4150;  1 drivers
v0x7ff14d7b1360_0 .net "ir2_dest", 2 0, L_0x7ff14d7b4210;  1 drivers
v0x7ff14d7b1410_0 .net "ir2_is_lw", 0 0, L_0x7ff14d7b3f70;  1 drivers
v0x7ff14d7b14b0_0 .net "ir2_reg1", 2 0, L_0x7ff14d7b56f0;  1 drivers
v0x7ff14d7b1560_0 .net "ir2_reg2", 2 0, L_0x7ff14d7b5790;  1 drivers
v0x7ff14d7b1610_0 .net "ir3_dest", 2 0, L_0x7ff14d7b5940;  1 drivers
v0x7ff14d7b16c0_0 .net "ir3_writes", 0 0, L_0x7ff14d7b5bc0;  1 drivers
v0x7ff14d7b1760_0 .net "ir4_dest", 2 0, L_0x7ff14d7b59e0;  1 drivers
v0x7ff14d7b1810_0 .net "ir4_writes", 0 0, L_0x7ff14d7b5a80;  1 drivers
v0x7ff14d7b18b0_0 .net "ir5_dest", 2 0, L_0x7ff14d7b5b20;  1 drivers
v0x7ff14d7b1960_0 .net "ir5_writes", 0 0, L_0x7ff14d7b5d10;  1 drivers
v0x7ff14d7b1a00_0 .net "is_j", 0 0, L_0x7ff14d7b6df0;  1 drivers
v0x7ff14d7b1aa0_0 .net "is_jal", 0 0, L_0x7ff14d7b7040;  1 drivers
v0x7ff14d7b1b40_0 .net "is_jeq", 0 0, L_0x7ff14d7b6f00;  1 drivers
v0x7ff14d7b1be0_0 .net "is_jr", 0 0, L_0x7ff14d7b7700;  1 drivers
v0x7ff14d7b1c80_0 .var "mOut", 15 0;
v0x7ff14d7b1d30_0 .net "mem_addr", 12 0, L_0x7ff14d7bc5c0;  1 drivers
v0x7ff14d7b1de0_0 .net "mem_data", 15 0, L_0x7ff14d7bce70;  1 drivers
v0x7ff14d7b1e90_0 .net "mout_next", 15 0, L_0x7ff14d7bcf20;  1 drivers
v0x7ff14d7b1f40_0 .var "muxalu1_val", 1 0;
v0x7ff14d7b1ff0_0 .net "muxalu2_out", 15 0, L_0x7ff14d7bc2b0;  1 drivers
v0x7ff14d7b20a0_0 .var "muxalu2_val", 1 0;
v0x7ff14d7b2150_0 .net "needs_stall", 0 0, L_0x7ff14d7b4a80;  1 drivers
v0x7ff14d7b21f0_0 .net "pc_next", 15 0, L_0x7ff14d7ba9d0;  1 drivers
v0x7ff14d7b22a0_0 .var "pc_unchanged_count", 3 0;
v0x7ff14d7b2350_0 .var "prev_pc0", 15 0;
v0x7ff14d7b2400_0 .net "r1_addr", 2 0, L_0x7ff14d7ba770;  1 drivers
v0x7ff14d7b24b0_0 .net "r1_data", 15 0, L_0x7ff14d7bac30;  1 drivers
v0x7ff14d7b2560_0 .net "r2_addr", 2 0, L_0x7ff14d7bad50;  1 drivers
v0x7ff14d7b2610_0 .net "r2_data", 15 0, L_0x7ff14d7bb0d0;  1 drivers
v0x7ff14d7b26c0 .array "ram", 8191 0, 15 0;
v0x7ff14d7b2760 .array "regs", 7 0, 15 0;
v0x7ff14d7b2800_0 .net "reset", 0 0, v0x7ff14d7b3c10_0;  1 drivers
v0x7ff14d7b28a0_0 .net "take_jump", 0 0, L_0x7ff14d7b8b00;  1 drivers
v0x7ff14d7b2940_0 .var "wbOut", 15 0;
v0x7ff14d7b29f0_0 .net "wb_addr", 2 0, L_0x7ff14d7bd260;  1 drivers
v0x7ff14d7b2aa0_0 .net "wb_data", 15 0, L_0x7ff14d7bcc10;  1 drivers
v0x7ff14d7b2b50_0 .net "wb_opcode", 2 0, L_0x7ff14d7b9690;  1 drivers
E_0x7ff14d714590 .event posedge, v0x7ff14d7b2800_0, v0x7ff14d7b0c00_0;
E_0x7ff14d723680 .event anyedge, v0x7ff14d7b0470_0, v0x7ff14d7b0890_0, v0x7ff14d7b0940_0, v0x7ff14d7a8f80_0;
E_0x7ff14d723440 .event anyedge, v0x7ff14d7a8f80_0;
E_0x7ff14d723560/0 .event anyedge, v0x7ff14d7b16c0_0, v0x7ff14d7b1610_0, v0x7ff14d7b1560_0, v0x7ff14d7b1810_0;
E_0x7ff14d723560/1 .event anyedge, v0x7ff14d7b1760_0, v0x7ff14d7b1960_0, v0x7ff14d7b18b0_0;
E_0x7ff14d723560 .event/or E_0x7ff14d723560/0, E_0x7ff14d723560/1;
E_0x7ff14d71bce0/0 .event anyedge, v0x7ff14d7b16c0_0, v0x7ff14d7b1610_0, v0x7ff14d7b14b0_0, v0x7ff14d7b1810_0;
E_0x7ff14d71bce0/1 .event anyedge, v0x7ff14d7b1760_0, v0x7ff14d7b1960_0, v0x7ff14d7b18b0_0;
E_0x7ff14d71bce0 .event/or E_0x7ff14d71bce0/0, E_0x7ff14d71bce0/1;
L_0x7ff14d7b3f70 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_lw, 1, v0x7ff14d7a8f80_0 (v0x7ff14d7a82b0_0) S_0x7ff14d7a80f0;
L_0x7ff14d7b4050 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7510_0) S_0x7ff14d7a72a0;
L_0x7ff14d7b4150 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7840_0) S_0x7ff14d7a75c0;
L_0x7ff14d7b4210 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a6390_0) S_0x7ff14d76c3f0;
L_0x7ff14d7b4310 .cmp/eq 3, L_0x7ff14d7b4050, L_0x7ff14d7b4210;
L_0x7ff14d7b4460 .cmp/ne 3, L_0x7ff14d7b4050, L_0x7ff150088008;
L_0x7ff14d7b4660 .cmp/eq 3, L_0x7ff14d7b4150, L_0x7ff14d7b4210;
L_0x7ff14d7b4780 .cmp/ne 3, L_0x7ff14d7b4150, L_0x7ff150088050;
L_0x7ff14d7b4ce0 .cmp/ne 3, L_0x7ff14d7b4050, L_0x7ff1500880e0;
L_0x7ff14d7b4e50 .functor MUXZ 1, L_0x7ff150088170, L_0x7ff150088128, L_0x7ff14d7b4ce0, C4<>;
L_0x7ff14d7b4fb0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b5130 .cmp/eq 3, L_0x7ff14d7b4fb0, L_0x7ff1500881b8;
L_0x7ff14d7b51d0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b52e0 .cmp/eq 3, L_0x7ff14d7b51d0, L_0x7ff150088200;
L_0x7ff14d7b5590 .functor MUXZ 1, L_0x7ff150088290, L_0x7ff150088248, L_0x7ff14d7b53c0, C4<>;
L_0x7ff14d7b56f0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7510_0) S_0x7ff14d7a72a0;
L_0x7ff14d7b5790 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7840_0) S_0x7ff14d7a75c0;
L_0x7ff14d7b5940 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7ff14d7a9030_0 (v0x7ff14d7a6390_0) S_0x7ff14d76c3f0;
L_0x7ff14d7b59e0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7ff14d7a90e0_0 (v0x7ff14d7a6390_0) S_0x7ff14d76c3f0;
L_0x7ff14d7b5b20 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7ff14d7a9190_0 (v0x7ff14d7a6390_0) S_0x7ff14d76c3f0;
L_0x7ff14d7b5bc0 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7ff14d7a9030_0 (v0x7ff14d7a89b0_0) S_0x7ff14d7a8730;
L_0x7ff14d7b5a80 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7ff14d7a90e0_0 (v0x7ff14d7a89b0_0) S_0x7ff14d7a8730;
L_0x7ff14d7b5d10 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7ff14d7a9190_0 (v0x7ff14d7a89b0_0) S_0x7ff14d7a8730;
L_0x7ff14d7b5f70 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b6030 .cmp/eq 3, L_0x7ff14d7b5f70, L_0x7ff1500882d8;
L_0x7ff14d7b6220 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b5db0 .cmp/eq 3, L_0x7ff14d7b6220, L_0x7ff150088320;
L_0x7ff14d7b6490 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b6530 .cmp/eq 3, L_0x7ff14d7b6490, L_0x7ff150088368;
L_0x7ff14d7b67f0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b6990 .cmp/eq 3, L_0x7ff14d7b67f0, L_0x7ff1500883b0;
L_0x7ff14d7b6b30 .functor MUXZ 1, L_0x7ff150088440, L_0x7ff1500883f8, L_0x7ff14d7b5830, C4<>;
L_0x7ff14d7b6d50 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b6f00 .cmp/eq 3, L_0x7ff14d7b6d50, L_0x7ff150088488;
L_0x7ff14d7b6fa0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b6df0 .cmp/eq 3, L_0x7ff14d7b6fa0, L_0x7ff1500884d0;
L_0x7ff14d7b7160 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b7040 .cmp/eq 3, L_0x7ff14d7b7160, L_0x7ff150088518;
L_0x7ff14d7b7330 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a8f80_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b7200 .cmp/eq 3, L_0x7ff14d7b7330, L_0x7ff150088560;
L_0x7ff14d7b7510 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_func, 4, v0x7ff14d7a8f80_0 (v0x7ff14d7a6760_0) S_0x7ff14d7a64e0;
L_0x7ff14d7b73d0 .cmp/eq 4, L_0x7ff14d7b7510, L_0x7ff1500885a8;
L_0x7ff14d7b77f0 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff1500885f0;
L_0x7ff14d7b75b0 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff150088638;
L_0x7ff14d7b7a70 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff150088680;
L_0x7ff14d7b7910 .functor MUXZ 16, v0x7ff14d7a8bc0_0, v0x7ff14d7b2940_0, L_0x7ff14d7b7a70, C4<>;
L_0x7ff14d7b79d0 .functor MUXZ 16, L_0x7ff14d7b7910, v0x7ff14d7b1c80_0, L_0x7ff14d7b75b0, C4<>;
L_0x7ff14d7b7db0 .functor MUXZ 16, L_0x7ff14d7b79d0, v0x7ff14d7b0520_0, L_0x7ff14d7b77f0, C4<>;
L_0x7ff14d7b7ed0 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff1500886c8;
L_0x7ff14d7b7b90 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff150088710;
L_0x7ff14d7b7c70 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff150088758;
L_0x7ff14d7b8010 .functor MUXZ 16, v0x7ff14d7a8c80_0, v0x7ff14d7b2940_0, L_0x7ff14d7b7c70, C4<>;
L_0x7ff14d7b83c0 .functor MUXZ 16, L_0x7ff14d7b8010, v0x7ff14d7b1c80_0, L_0x7ff14d7b7b90, C4<>;
L_0x7ff14d7b82a0 .functor MUXZ 16, L_0x7ff14d7b83c0, v0x7ff14d7b0520_0, L_0x7ff14d7b7ed0, C4<>;
L_0x7ff14d7b8650 .cmp/eq 16, L_0x7ff14d7b7db0, L_0x7ff14d7b82a0;
L_0x7ff14d7b8a50 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm7_signed, 16, v0x7ff14d7a8f80_0 (v0x7ff14d7a6e80_0) S_0x7ff14d7a6b50;
L_0x7ff14d7b8d50 .arith/sum 16, v0x7ff14d7a9b40_0, L_0x7ff14d7b8a50;
L_0x7ff14d7b8770 .arith/sum 16, L_0x7ff14d7b8d50, L_0x7ff1500887a0;
L_0x7ff14d7b8890 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm13, 13, v0x7ff14d7a8f80_0 (v0x7ff14d7a6aa0_0) S_0x7ff14d7a6810;
L_0x7ff14d7b9030 .concat [ 13 3 0 0], L_0x7ff14d7b8890, L_0x7ff1500887e8;
L_0x7ff14d7b9150 .functor MUXZ 16, L_0x7ff14d7b9030, L_0x7ff14d7b8770, L_0x7ff14d7b6f00, C4<>;
L_0x7ff14d7b8ed0 .functor MUXZ 16, L_0x7ff14d7b9150, L_0x7ff14d7b7db0, L_0x7ff14d7b7700, C4<>;
L_0x7ff14d7b93e0 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_sw, 1, v0x7ff14d7a9030_0 (v0x7ff14d7a85d0_0) S_0x7ff14d7a8410;
L_0x7ff14d7b91f0 .ufunc/vec4 TD_tb_processor_pipelined.dut.is_lw, 1, v0x7ff14d7a9030_0 (v0x7ff14d7a82b0_0) S_0x7ff14d7a80f0;
L_0x7ff14d7b9290 .functor MUXZ 1, L_0x7ff150088878, L_0x7ff150088830, L_0x7ff14d7b91f0, C4<>;
L_0x7ff14d7b9690 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_opcode, 3, v0x7ff14d7a90e0_0 (v0x7ff14d7a7200_0) S_0x7ff14d7a6f40;
L_0x7ff14d7b9730 .cmp/eq 3, L_0x7ff14d7b9690, L_0x7ff1500888c0;
L_0x7ff14d7b6a30 .cmp/eq 3, L_0x7ff14d7b9690, L_0x7ff150088950;
L_0x7ff14d7b9a70 .functor MUXZ 2, L_0x7ff1500889e0, L_0x7ff150088998, L_0x7ff14d7b6a30, C4<>;
L_0x7ff14d7b9930 .functor MUXZ 2, L_0x7ff14d7b9a70, L_0x7ff150088908, L_0x7ff14d7b9730, C4<>;
L_0x7ff14d7b9d80 .cmp/eq 3, L_0x7ff14d7b9690, L_0x7ff150088a28;
L_0x7ff14d7b9b10 .functor MUXZ 1, L_0x7ff150088ab8, L_0x7ff150088a70, L_0x7ff14d7b9d80, C4<>;
L_0x7ff14d7b9c70 .ufunc/vec4 TD_tb_processor_pipelined.dut.writes_register, 1, v0x7ff14d7a90e0_0 (v0x7ff14d7a89b0_0) S_0x7ff14d7a8730;
L_0x7ff14d7b9ea0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_dest_reg, 3, v0x7ff14d7a90e0_0 (v0x7ff14d7a6390_0) S_0x7ff14d76c3f0;
L_0x7ff14d7b9f40 .cmp/ne 3, L_0x7ff14d7b9ea0, L_0x7ff150088b00;
L_0x7ff14d7ba4d0 .reduce/nor L_0x7ff14d7b4b70;
L_0x7ff14d7ba570 .array/port v0x7ff14d7b26c0, L_0x7ff14d7ba200;
L_0x7ff14d7ba160 .part v0x7ff14d7a99e0_0, 0, 13;
L_0x7ff14d7ba200 .concat [ 13 2 0 0], L_0x7ff14d7ba160, L_0x7ff150088b48;
L_0x7ff14d7ba8d0 .arith/sum 16, v0x7ff14d7a99e0_0, L_0x7ff150088b90;
L_0x7ff14d7ba9d0 .functor MUXZ 16, L_0x7ff14d7ba8d0, L_0x7ff14d7b8ed0, L_0x7ff14d7b8ce0, C4<>;
L_0x7ff14d7ba6d0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg1, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7510_0) S_0x7ff14d7a72a0;
L_0x7ff14d7ba770 .functor MUXZ 3, L_0x7ff150088bd8, L_0x7ff14d7ba6d0, L_0x7ff14d7b4e50, C4<>;
L_0x7ff14d7bad50 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7ff14d7a8e90_0 (v0x7ff14d7a7840_0) S_0x7ff14d7a75c0;
L_0x7ff14d7badf0 .cmp/eq 3, L_0x7ff14d7ba770, L_0x7ff150088c20;
L_0x7ff14d7baa70 .array/port v0x7ff14d7b2760, L_0x7ff14d7bab10;
L_0x7ff14d7bab10 .concat [ 3 2 0 0], L_0x7ff14d7ba770, L_0x7ff150088cb0;
L_0x7ff14d7bac30 .functor MUXZ 16, L_0x7ff14d7baa70, L_0x7ff150088c68, L_0x7ff14d7badf0, C4<>;
L_0x7ff14d7bb250 .cmp/eq 3, L_0x7ff14d7bad50, L_0x7ff150088cf8;
L_0x7ff14d7baf10 .array/port v0x7ff14d7b2760, L_0x7ff14d7bafb0;
L_0x7ff14d7bafb0 .concat [ 3 2 0 0], L_0x7ff14d7bad50, L_0x7ff150088d88;
L_0x7ff14d7bb0d0 .functor MUXZ 16, L_0x7ff14d7baf10, L_0x7ff150088d40, L_0x7ff14d7bb250, C4<>;
L_0x7ff14d7bb6d0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm13, 13, v0x7ff14d7a8e90_0 (v0x7ff14d7a6aa0_0) S_0x7ff14d7a6810;
L_0x7ff14d7bb370 .concat [ 13 3 0 0], L_0x7ff14d7bb6d0, L_0x7ff150088dd0;
L_0x7ff14d7bb410 .functor MUXZ 16, L_0x7ff14d7bb0d0, L_0x7ff14d7bb370, L_0x7ff14d7b5590, C4<>;
L_0x7ff14d7bb570 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff150088e18;
L_0x7ff14d7bbb70 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff150088e60;
L_0x7ff14d7bb870 .cmp/eq 2, v0x7ff14d7b1f40_0, L_0x7ff150088ea8;
L_0x7ff14d7bb950 .functor MUXZ 16, v0x7ff14d7a8bc0_0, v0x7ff14d7b2940_0, L_0x7ff14d7bb870, C4<>;
L_0x7ff14d7bba70 .functor MUXZ 16, L_0x7ff14d7bb950, v0x7ff14d7b1c80_0, L_0x7ff14d7bbb70, C4<>;
L_0x7ff14d7bbfb0 .functor MUXZ 16, L_0x7ff14d7bba70, v0x7ff14d7b0520_0, L_0x7ff14d7bb570, C4<>;
L_0x7ff14d7bbcd0 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff150088ef0;
L_0x7ff14d7bbdb0 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff150088f38;
L_0x7ff14d7bbe90 .cmp/eq 2, v0x7ff14d7b20a0_0, L_0x7ff150088f80;
L_0x7ff14d7bc390 .functor MUXZ 16, v0x7ff14d7a8c80_0, v0x7ff14d7b2940_0, L_0x7ff14d7bbe90, C4<>;
L_0x7ff14d7bc150 .functor MUXZ 16, L_0x7ff14d7bc390, v0x7ff14d7b1c80_0, L_0x7ff14d7bbdb0, C4<>;
L_0x7ff14d7bc2b0 .functor MUXZ 16, L_0x7ff14d7bc150, v0x7ff14d7b0520_0, L_0x7ff14d7bbcd0, C4<>;
L_0x7ff14d7bc810 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_imm7_signed, 16, v0x7ff14d7a8f80_0 (v0x7ff14d7a6e80_0) S_0x7ff14d7a6b50;
L_0x7ff14d7b6890 .functor MUXZ 16, L_0x7ff14d7bc810, L_0x7ff14d7bc2b0, L_0x7ff14d7b6b30, C4<>;
L_0x7ff14d7bc5c0 .part v0x7ff14d7b0520_0, 0, 13;
L_0x7ff14d7ba400 .array/port v0x7ff14d7b26c0, L_0x7ff14d7bc660;
L_0x7ff14d7bc660 .concat [ 13 2 0 0], L_0x7ff14d7bc5c0, L_0x7ff150088fc8;
L_0x7ff14d7bcf20 .functor MUXZ 16, v0x7ff14d7b0520_0, L_0x7ff14d7bce70, L_0x7ff14d7b9290, C4<>;
L_0x7ff14d7bcb30 .arith/sum 16, v0x7ff14d7a9ca0_0, L_0x7ff150089010;
L_0x7ff14d7bcc10 .functor MUXZ 16, v0x7ff14d7b1c80_0, L_0x7ff14d7bcb30, L_0x7ff14d7b9b10, C4<>;
L_0x7ff14d7bcd30 .cmp/eq 2, L_0x7ff14d7b9930, L_0x7ff150089058;
L_0x7ff14d7bd3a0 .cmp/eq 2, L_0x7ff14d7b9930, L_0x7ff1500890e8;
L_0x7ff14d7bcfc0 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg3, 3, v0x7ff14d7a90e0_0 (v0x7ff14d7a7b70_0) S_0x7ff14d7a78f0;
L_0x7ff14d7bd060 .ufunc/vec4 TD_tb_processor_pipelined.dut.get_reg2, 3, v0x7ff14d7a90e0_0 (v0x7ff14d7a7840_0) S_0x7ff14d7a75c0;
L_0x7ff14d7bd100 .functor MUXZ 3, L_0x7ff14d7bd060, L_0x7ff14d7bcfc0, L_0x7ff14d7bd3a0, C4<>;
L_0x7ff14d7bd260 .functor MUXZ 3, L_0x7ff14d7bd100, L_0x7ff1500890a0, L_0x7ff14d7bcd30, C4<>;
S_0x7ff14d76c3f0 .scope function.vec4.s3, "get_dest_reg" "get_dest_reg" 4 258, 4 258 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_dest_reg is vec4 return value of scope S_0x7ff14d76c3f0
v0x7ff14d7a6390_0 .var "instr", 15 0;
v0x7ff14d7a6430_0 .var "op", 2 0;
TD_tb_processor_pipelined.dut.get_dest_reg ;
    %load/vec4 v0x7ff14d7a6390_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %store/vec4 v0x7ff14d7a6430_0, 0, 3;
    %load/vec4 v0x7ff14d7a6430_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7ff14d7a6390_0;
    %store/vec4 v0x7ff14d7a7b70_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_reg3, S_0x7ff14d7a78f0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff14d7a6430_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7ff14d7a6390_0;
    %store/vec4 v0x7ff14d7a7840_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_reg2, S_0x7ff14d7a75c0;
    %ret/vec4 0, 0, 3;  Assign to get_dest_reg (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0x7ff14d7a64e0 .scope function.vec4.s4, "get_func" "get_func" 4 188, 4 188 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_func is vec4 return value of scope S_0x7ff14d7a64e0
v0x7ff14d7a6760_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_func ;
    %load/vec4 v0x7ff14d7a6760_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to get_func (store_vec4_to_lval)
    %end;
S_0x7ff14d7a6810 .scope function.vec4.s13, "get_imm13" "get_imm13" 4 225, 4 225 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_imm13 is vec4 return value of scope S_0x7ff14d7a6810
v0x7ff14d7a6aa0_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_imm13 ;
    %load/vec4 v0x7ff14d7a6aa0_0;
    %parti/s 13, 0, 2;
    %ret/vec4 0, 0, 13;  Assign to get_imm13 (store_vec4_to_lval)
    %end;
S_0x7ff14d7a6b50 .scope function.vec4.s16, "get_imm7_signed" "get_imm7_signed" 4 216, 4 216 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_imm7_signed is vec4 return value of scope S_0x7ff14d7a6b50
v0x7ff14d7a6dd0_0 .var "imm7", 6 0;
v0x7ff14d7a6e80_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_imm7_signed ;
    %load/vec4 v0x7ff14d7a6e80_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7ff14d7a6dd0_0, 0, 7;
    %load/vec4 v0x7ff14d7a6dd0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x7ff14d7a6dd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7ff14d7a6dd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %ret/vec4 0, 0, 16;  Assign to get_imm7_signed (store_vec4_to_lval)
    %end;
S_0x7ff14d7a6f40 .scope function.vec4.s3, "get_opcode" "get_opcode" 4 181, 4 181 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_opcode is vec4 return value of scope S_0x7ff14d7a6f40
v0x7ff14d7a7200_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_opcode ;
    %load/vec4 v0x7ff14d7a7200_0;
    %parti/s 3, 13, 5;
    %ret/vec4 0, 0, 3;  Assign to get_opcode (store_vec4_to_lval)
    %end;
S_0x7ff14d7a72a0 .scope function.vec4.s3, "get_reg1" "get_reg1" 4 195, 4 195 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_reg1 is vec4 return value of scope S_0x7ff14d7a72a0
v0x7ff14d7a7510_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg1 ;
    %load/vec4 v0x7ff14d7a7510_0;
    %parti/s 3, 10, 5;
    %ret/vec4 0, 0, 3;  Assign to get_reg1 (store_vec4_to_lval)
    %end;
S_0x7ff14d7a75c0 .scope function.vec4.s3, "get_reg2" "get_reg2" 4 202, 4 202 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_reg2 is vec4 return value of scope S_0x7ff14d7a75c0
v0x7ff14d7a7840_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg2 ;
    %load/vec4 v0x7ff14d7a7840_0;
    %parti/s 3, 7, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg2 (store_vec4_to_lval)
    %end;
S_0x7ff14d7a78f0 .scope function.vec4.s3, "get_reg3" "get_reg3" 4 209, 4 209 0, S_0x7ff14d76c800;
 .timescale 0 0;
; Variable get_reg3 is vec4 return value of scope S_0x7ff14d7a78f0
v0x7ff14d7a7b70_0 .var "instr", 15 0;
TD_tb_processor_pipelined.dut.get_reg3 ;
    %load/vec4 v0x7ff14d7a7b70_0;
    %parti/s 3, 4, 4;
    %ret/vec4 0, 0, 3;  Assign to get_reg3 (store_vec4_to_lval)
    %end;
S_0x7ff14d7a7c20 .scope function.vec4.s1, "is_jump" "is_jump" 4 246, 4 246 0, S_0x7ff14d76c800;
 .timescale 0 0;
v0x7ff14d7a7e60_0 .var "fn", 3 0;
v0x7ff14d7a7f20_0 .var "instr", 15 0;
; Variable is_jump is vec4 return value of scope S_0x7ff14d7a7c20
v0x7ff14d7a8050_0 .var "op", 2 0;
TD_tb_processor_pipelined.dut.is_jump ;
    %load/vec4 v0x7ff14d7a7f20_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %store/vec4 v0x7ff14d7a8050_0, 0, 3;
    %load/vec4 v0x7ff14d7a7f20_0;
    %store/vec4 v0x7ff14d7a6760_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7ff14d7a64e0;
    %store/vec4 v0x7ff14d7a7e60_0, 0, 4;
    %load/vec4 v0x7ff14d7a8050_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_8.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff14d7a8050_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_8.8;
    %jmp/1 T_8.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff14d7a8050_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_8.7;
    %flag_get/vec4 4;
    %jmp/1 T_8.6, 4;
    %load/vec4 v0x7ff14d7a8050_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x7ff14d7a7e60_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %or;
T_8.6;
    %ret/vec4 0, 0, 1;  Assign to is_jump (store_vec4_to_lval)
    %end;
S_0x7ff14d7a80f0 .scope function.vec4.s1, "is_lw" "is_lw" 4 232, 4 232 0, S_0x7ff14d76c800;
 .timescale 0 0;
v0x7ff14d7a82b0_0 .var "instr", 15 0;
; Variable is_lw is vec4 return value of scope S_0x7ff14d7a80f0
TD_tb_processor_pipelined.dut.is_lw ;
    %load/vec4 v0x7ff14d7a82b0_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_lw (store_vec4_to_lval)
    %end;
S_0x7ff14d7a8410 .scope function.vec4.s1, "is_sw" "is_sw" 4 239, 4 239 0, S_0x7ff14d76c800;
 .timescale 0 0;
v0x7ff14d7a85d0_0 .var "instr", 15 0;
; Variable is_sw is vec4 return value of scope S_0x7ff14d7a8410
TD_tb_processor_pipelined.dut.is_sw ;
    %load/vec4 v0x7ff14d7a85d0_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to is_sw (store_vec4_to_lval)
    %end;
S_0x7ff14d7a8730 .scope function.vec4.s1, "writes_register" "writes_register" 4 272, 4 272 0, S_0x7ff14d76c800;
 .timescale 0 0;
v0x7ff14d7a88f0_0 .var "fn", 3 0;
v0x7ff14d7a89b0_0 .var "instr", 15 0;
v0x7ff14d7a8a60_0 .var "op", 2 0;
; Variable writes_register is vec4 return value of scope S_0x7ff14d7a8730
TD_tb_processor_pipelined.dut.writes_register ;
    %load/vec4 v0x7ff14d7a89b0_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %store/vec4 v0x7ff14d7a8a60_0, 0, 3;
    %load/vec4 v0x7ff14d7a89b0_0;
    %store/vec4 v0x7ff14d7a6760_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7ff14d7a64e0;
    %store/vec4 v0x7ff14d7a88f0_0, 0, 4;
    %load/vec4 v0x7ff14d7a8a60_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff14d7a8a60_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_11.11;
    %flag_get/vec4 4;
    %jmp/1 T_11.10, 4;
    %load/vec4 v0x7ff14d7a8a60_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.12, 4;
    %load/vec4 v0x7ff14d7a88f0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.12;
    %or;
T_11.10;
    %nor/r;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
    %end;
S_0x7ff14d7b2c90 .scope task, "load_program_from_file" "load_program_from_file" 3 114, 3 114 0, S_0x7ff14d76d390;
 .timescale -9 -12;
v0x7ff14d7b2e00_0 .var "addr", 15 0;
v0x7ff14d7b2e90_0 .var "data", 15 0;
v0x7ff14d7b2f20_0 .var "filename", 1599 0;
v0x7ff14d7b2fd0_0 .var "line", 799 0;
v0x7ff14d7b3080_0 .var/i "line_count", 31 0;
v0x7ff14d7b3170_0 .var/i "result", 31 0;
TD_tb_processor_pipelined.load_program_from_file ;
    %vpi_call/w 3 122 "$display", "Loading program: %s", v0x7ff14d7b2f20_0 {0 0 0};
    %vpi_func 3 123 "$fopen" 32, v0x7ff14d7b2f20_0, "r" {0 0 0};
    %store/vec4 v0x7ff14d7b38f0_0, 0, 32;
    %load/vec4 v0x7ff14d7b38f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.13, 4;
    %vpi_call/w 3 126 "$display", "ERROR: Cannot open file %s", v0x7ff14d7b2f20_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "LOG: %0t : ERROR : tb_processor_pipelined : file_open : expected_value: valid_handle actual_value: 0", $time {0 0 0};
    %vpi_call/w 3 128 "$error", "File open failed" {0 0 0};
    %vpi_call/w 3 129 "$finish" {0 0 0};
T_12.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b3080_0, 0, 32;
T_12.15 ;
    %vpi_func 3 133 "$feof" 32, v0x7ff14d7b38f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.16, 8;
    %vpi_func 3 134 "$fgets" 32, v0x7ff14d7b2fd0_0, v0x7ff14d7b38f0_0 {0 0 0};
    %store/vec4 v0x7ff14d7b3170_0, 0, 32;
    %load/vec4 v0x7ff14d7b3170_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.17, 4;
    %vpi_func 3 137 "$sscanf" 32, v0x7ff14d7b2fd0_0, "ram[%d] = 16'b%b;", v0x7ff14d7b2e00_0, v0x7ff14d7b2e90_0 {0 0 0};
    %store/vec4 v0x7ff14d7b3170_0, 0, 32;
    %load/vec4 v0x7ff14d7b3170_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x7ff14d7b2e90_0;
    %ix/getv 4, v0x7ff14d7b2e00_0;
    %store/vec4a v0x7ff14d7b26c0, 4, 0;
    %load/vec4 v0x7ff14d7b3080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b3080_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %vpi_func 3 143 "$sscanf" 32, v0x7ff14d7b2fd0_0, "ram[%d] = 16'h%h;", v0x7ff14d7b2e00_0, v0x7ff14d7b2e90_0 {0 0 0};
    %store/vec4 v0x7ff14d7b3170_0, 0, 32;
    %load/vec4 v0x7ff14d7b3170_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x7ff14d7b2e90_0;
    %ix/getv 4, v0x7ff14d7b2e00_0;
    %store/vec4a v0x7ff14d7b26c0, 4, 0;
    %load/vec4 v0x7ff14d7b3080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b3080_0, 0, 32;
T_12.21 ;
T_12.20 ;
T_12.17 ;
    %jmp T_12.15;
T_12.16 ;
    %vpi_call/w 3 152 "$fclose", v0x7ff14d7b38f0_0 {0 0 0};
    %vpi_call/w 3 153 "$display", "Program loaded: %0d instructions\012", v0x7ff14d7b3080_0 {0 0 0};
    %end;
S_0x7ff14d7b3220 .scope task, "print_state" "print_state" 3 158, 3 158 0, S_0x7ff14d76d390;
 .timescale -9 -12;
v0x7ff14d7b33e0_0 .var/i "count", 31 0;
v0x7ff14d7b3490_0 .var/i "i", 31 0;
TD_tb_processor_pipelined.print_state ;
    %vpi_call/w 3 162 "$display", "\012Final state:" {0 0 0};
    %vpi_call/w 3 163 "$display", "    pc=%5d", v0x7ff14d7b3820_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b3490_0, 0, 32;
T_13.23 ;
    %load/vec4 v0x7ff14d7b3490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.24, 5;
    %vpi_call/w 3 167 "$display", "    $%0d=%5d (0x%04h)", v0x7ff14d7b3490_0, &A<v0x7ff14d7b2760, v0x7ff14d7b3490_0 >, &A<v0x7ff14d7b2760, v0x7ff14d7b3490_0 > {0 0 0};
    %load/vec4 v0x7ff14d7b3490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b3490_0, 0, 32;
    %jmp T_13.23;
T_13.24 ;
    %vpi_call/w 3 171 "$display", "\012Memory (first 128 words):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b33e0_0, 0, 32;
T_13.25 ;
    %load/vec4 v0x7ff14d7b33e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_13.26, 5;
    %vpi_call/w 3 174 "$write", "%04h ", &A<v0x7ff14d7b26c0, v0x7ff14d7b33e0_0 > {0 0 0};
    %load/vec4 v0x7ff14d7b33e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b33e0_0, 0, 32;
    %load/vec4 v0x7ff14d7b33e0_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.27, 4;
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
T_13.27 ;
    %jmp T_13.25;
T_13.26 ;
    %end;
    .scope S_0x7ff14d76c800;
T_14 ;
    %wait E_0x7ff14d71bce0;
    %load/vec4 v0x7ff14d7b16c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0x7ff14d7b1610_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x7ff14d7b1610_0;
    %load/vec4 v0x7ff14d7b14b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff14d7b1f40_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff14d7b1810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x7ff14d7b1760_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x7ff14d7b1760_0;
    %load/vec4 v0x7ff14d7b14b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff14d7b1f40_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7ff14d7b1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v0x7ff14d7b18b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x7ff14d7b18b0_0;
    %load/vec4 v0x7ff14d7b14b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff14d7b1f40_0, 0, 2;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff14d7b1f40_0, 0, 2;
T_14.9 ;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff14d76c800;
T_15 ;
    %wait E_0x7ff14d723560;
    %load/vec4 v0x7ff14d7b16c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %load/vec4 v0x7ff14d7b1610_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x7ff14d7b1610_0;
    %load/vec4 v0x7ff14d7b1560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff14d7b20a0_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ff14d7b1810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0x7ff14d7b1760_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x7ff14d7b1760_0;
    %load/vec4 v0x7ff14d7b1560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff14d7b20a0_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7ff14d7b1960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.11, 10;
    %load/vec4 v0x7ff14d7b18b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.10, 9;
    %load/vec4 v0x7ff14d7b18b0_0;
    %load/vec4 v0x7ff14d7b1560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff14d7b20a0_0, 0, 2;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff14d7b20a0_0, 0, 2;
T_15.9 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff14d76c800;
T_16 ;
    %wait E_0x7ff14d723440;
    %load/vec4 v0x7ff14d7a8f80_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x7ff14d7a8f80_0;
    %store/vec4 v0x7ff14d7a6760_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7ff14d7a64e0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.15;
T_16.15 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff14d7b07e0_0, 0, 3;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff14d76c800;
T_17 ;
    %wait E_0x7ff14d723680;
    %load/vec4 v0x7ff14d7b0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %add;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %add;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %sub;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %and;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %or;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.9, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_17.10, 8;
T_17.9 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_17.10, 8;
 ; End of false expr.
    %blend;
T_17.10;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %xor;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %or;
    %inv;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff14d7a8f80_0;
    %store/vec4 v0x7ff14d7a7200_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_opcode, S_0x7ff14d7a6f40;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.11, 4;
    %load/vec4 v0x7ff14d7a8f80_0;
    %store/vec4 v0x7ff14d7a6760_0, 0, 16;
    %callf/vec4 TD_tb_processor_pipelined.dut.get_func, S_0x7ff14d7a64e0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v0x7ff14d7b0890_0;
    %load/vec4 v0x7ff14d7b0940_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7ff14d7b09f0_0, 0, 16;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
T_17.11 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7ff14d76c800;
T_18 ;
    %wait E_0x7ff14d714590;
    %load/vec4 v0x7ff14d7b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a99e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7b0520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8d30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a90e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7b1c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a9190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7b2940_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b10a0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7ff14d7b10a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7ff14d7b10a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff14d7b2760, 0, 4;
    %load/vec4 v0x7ff14d7b10a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b10a0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff14d7b1000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff14d7b0ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7b2350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff14d7b22a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7ff14d7b1000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7ff14d7a90e0_0;
    %assign/vec4 v0x7ff14d7a9190_0, 0;
    %load/vec4 v0x7ff14d7b2aa0_0;
    %assign/vec4 v0x7ff14d7b2940_0, 0;
    %load/vec4 v0x7ff14d7a9030_0;
    %assign/vec4 v0x7ff14d7a90e0_0, 0;
    %load/vec4 v0x7ff14d7a9bf0_0;
    %assign/vec4 v0x7ff14d7a9ca0_0, 0;
    %load/vec4 v0x7ff14d7b1e90_0;
    %assign/vec4 v0x7ff14d7b1c80_0, 0;
    %load/vec4 v0x7ff14d7a8f80_0;
    %assign/vec4 v0x7ff14d7a9030_0, 0;
    %load/vec4 v0x7ff14d7a9b40_0;
    %assign/vec4 v0x7ff14d7a9bf0_0, 0;
    %load/vec4 v0x7ff14d7b09f0_0;
    %assign/vec4 v0x7ff14d7b0520_0, 0;
    %load/vec4 v0x7ff14d7b0b50_0;
    %assign/vec4 v0x7ff14d7a8d30_0, 0;
    %load/vec4 v0x7ff14d7a9df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.8, 8;
    %load/vec4 v0x7ff14d7a9e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8f80_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7ff14d7a8e90_0;
    %assign/vec4 v0x7ff14d7a8f80_0, 0;
T_18.7 ;
    %load/vec4 v0x7ff14d7a9a90_0;
    %assign/vec4 v0x7ff14d7a9b40_0, 0;
    %load/vec4 v0x7ff14d7b24b0_0;
    %assign/vec4 v0x7ff14d7a8bc0_0, 0;
    %load/vec4 v0x7ff14d7b0aa0_0;
    %assign/vec4 v0x7ff14d7a8c80_0, 0;
    %load/vec4 v0x7ff14d7a9d50_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.11, 8;
    %load/vec4 v0x7ff14d7a9e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.11;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff14d7a8e90_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0x7ff14d7a9f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x7ff14d7b1150_0;
    %assign/vec4 v0x7ff14d7a8e90_0, 0;
T_18.12 ;
T_18.10 ;
    %load/vec4 v0x7ff14d7a9f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0x7ff14d7a99e0_0;
    %assign/vec4 v0x7ff14d7a9a90_0, 0;
T_18.14 ;
    %load/vec4 v0x7ff14d7a9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %load/vec4 v0x7ff14d7b21f0_0;
    %assign/vec4 v0x7ff14d7a99e0_0, 0;
T_18.16 ;
    %load/vec4 v0x7ff14d7aa110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x7ff14d7b2aa0_0;
    %load/vec4 v0x7ff14d7b29f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff14d7b2760, 0, 4;
T_18.18 ;
    %load/vec4 v0x7ff14d7aa070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x7ff14d7a8d30_0;
    %load/vec4 v0x7ff14d7b1d30_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff14d7b26c0, 0, 4;
T_18.20 ;
    %load/vec4 v0x7ff14d7a9540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.24, 9;
    %load/vec4 v0x7ff14d7a95e0_0;
    %load/vec4 v0x7ff14d7a9b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff14d7b1000_0, 0;
    %jmp T_18.23;
T_18.22 ;
    %load/vec4 v0x7ff14d7a99e0_0;
    %load/vec4 v0x7ff14d7b2350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.27, 4;
    %load/vec4 v0x7ff14d7a9f30_0;
    %nor/r;
    %and;
T_18.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x7ff14d7b22a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff14d7b22a0_0, 0;
    %load/vec4 v0x7ff14d7b22a0_0;
    %cmpi/u 5, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.28, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff14d7b1000_0, 0;
T_18.28 ;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff14d7b22a0_0, 0;
T_18.26 ;
T_18.23 ;
    %load/vec4 v0x7ff14d7a99e0_0;
    %assign/vec4 v0x7ff14d7b2350_0, 0;
    %load/vec4 v0x7ff14d7b0ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff14d7b0ca0_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff14d76d390;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff14d7b3540_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7ff14d7b3540_0;
    %inv;
    %store/vec4 v0x7ff14d7b3540_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x7ff14d76d390;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b3a40_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7ff14d7b3a40_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7ff14d7b3a40_0;
    %store/vec4a v0x7ff14d7b26c0, 4, 0;
    %load/vec4 v0x7ff14d7b3a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b3a40_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x7ff14d76d390;
T_21 ;
    %vpi_call/w 3 59 "$display", "TEST START" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff14d7b3c10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff14d7b3600_0, 0, 32;
    %vpi_func 3 66 "$value$plusargs" 32, "program=%s", v0x7ff14d7b3ae0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7628147, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952412521, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1836084325, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778201454, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x7ff14d7b3ae0_0, 0, 1600;
T_21.0 ;
    %vpi_call/w 3 70 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 71 "$display", "E20 Pipelined Processor Simulation" {0 0 0};
    %vpi_call/w 3 72 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 73 "$display", "Program: %s\012", v0x7ff14d7b3ae0_0 {0 0 0};
    %load/vec4 v0x7ff14d7b3ae0_0;
    %store/vec4 v0x7ff14d7b2f20_0, 0, 1600;
    %fork TD_tb_processor_pipelined.load_program_from_file, S_0x7ff14d7b2c90;
    %join;
    %pushi/vec4 5, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ff14d73ada0;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff14d7b3c10_0, 0, 1;
    %vpi_call/w 3 81 "$display", "[E20] Pipelined processor reset released, starting execution...\012" {0 0 0};
T_21.4 ;
    %load/vec4 v0x7ff14d7b3990_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0x7ff14d7b3600_0;
    %cmpi/s 100000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz T_21.5, 8;
    %wait E_0x7ff14d73ada0;
    %load/vec4 v0x7ff14d7b3600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff14d7b3600_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %load/vec4 v0x7ff14d7b3990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %vpi_call/w 3 91 "$display", "\012[E20] Pipelined processor halted normally after %0d cycles", v0x7ff14d7b36a0_0 {0 0 0};
    %jmp T_21.8;
T_21.7 ;
    %vpi_call/w 3 93 "$display", "\012[E20] ERROR: Timeout after %0d cycles", P_0x7ff14d78d8b0 {0 0 0};
    %vpi_call/w 3 94 "$display", "LOG: %0t : ERROR : tb_processor_pipelined : dut.halt : expected_value: 1'b1 actual_value: 1'b0", $time {0 0 0};
T_21.8 ;
    %pushi/vec4 2, 0, 32;
T_21.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.10, 5;
    %jmp/1 T_21.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ff14d73ada0;
    %jmp T_21.9;
T_21.10 ;
    %pop/vec4 1;
    %fork TD_tb_processor_pipelined.print_state, S_0x7ff14d7b3220;
    %join;
    %vpi_call/w 3 101 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0x7ff14d7b3990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %vpi_call/w 3 103 "$display", "TEST PASSED" {0 0 0};
    %jmp T_21.12;
T_21.11 ;
    %vpi_call/w 3 105 "$display", "ERROR" {0 0 0};
    %vpi_call/w 3 106 "$error", "TEST FAILED - Timeout" {0 0 0};
T_21.12 ;
    %vpi_call/w 3 108 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7ff14d76d390;
T_22 ;
    %vpi_call/w 3 185 "$dumpfile", "dumpfile.fst" {0 0 0};
    %vpi_call/w 3 186 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_processor_pipelined.v";
    "processor_pipelined.v";
