01gb	10gb	20gb	30gb	40gb	50gb
Elapsed Time	18.510461	225.594417	344.782170	1046.204259	669.376840	1522.245890
Clockticks	329588700000	1985560500000	4594684500000	3445079400000	4144749000000	3943306500000
Instructions Retired	403235700000	3549963900000	7245291900000	7819618800000	9124684800000	9063833100000
CPI Rate	0.817360	0.559319	0.634161	0.440569	0.454235	0.435059
MUX Reliability	0.994383	0.997667	0.998862	0.997488	0.996841	0.996802
Front-End Bound	26.4	22.6	23.8	19.7	20.7	19.0
Front-End Latency	13.4	9.9	10.3	8.8	8.9	8.5
ICache Misses	1.6	0.8	0.7	0.7	0.6	0.6
ITLB Overhead	0.3	0.1	0.1	0.2	0.1	0.2
Branch Resteers	3.7	1.1	1.1	1.3	1.3	2.3
Mispredicts Resteers	2.5	0.8	0.8	0.9	0.8	1.9
Clears Resteers	0.0	0.1	0.1	0.1	0.1	0.1
Unknown Branches	1.2	0.3	0.2	0.3	0.3	0.3
DSB Switches	3.1	3.7	4.0	3.2	3.2	2.6
Length Changing Prefixes	0.0	0.0	0.0	0.0	0.0	0.0
MS Switches	3.8	3.9	4.2	2.6	2.9	2.5
Front-End Bandwidth	13.0	12.7	13.5	10.8	11.8	10.5
Front-End Bandwidth MITE	23.5	23.7	26.4	16.4	19.1	15.6
Front-End Bandwidth DSB	12.0	13.4	12.9	15.7	15.1	16.4
Front-End Bandwidth LSD	1.6	1.8	1.6	1.3	1.0	1.0
(Info) DSB Coverage	39.7	41.4	39.2	48.2	47.5	51.1
(Info) LSD Coverage	11.6	12.8	10.3	14.3	12.1	14.6
Bad Speculation	5.5	1.8	1.5	1.8	1.6	3.4
Branch Mispredict	5.5	1.7	1.4	1.7	1.5	3.3
Machine Clears	0.0	0.2	0.1	0.2	0.2	0.1
Back-End Bound	17.0	14.4	12.2	19.4	19.1	19.1
Memory Bound	10.7	7.4	6.9	7.4	7.0	6.5
L1 Bound	14.6	12.1	13.6	6.3	6.8	5.3
DTLB Overhead	3.3	3.8	5.6	2.1	1.8	1.7
Loads Blocked by Store Forwarding	0.0	0.1	0.1	0.2	0.1	0.1
Lock Latency	0.0	0.0	0.0	0.0	0.0	0.0
Split Loads	0.0	0.2	0.2	0.1	0.2	0.1
4K Aliasing	2.2	4.1	4.3	6.9	8.3	7.0
FB Full	100.0	73.8	71.4	48.9	61.8	42.0
L2 Bound	1.0	1.1	1.6	1.3	1.0	1.4
L3 Bound	3.0	1.3	1.2	1.5	1.2	1.8
Contested Accesses	1.7	0.4	0.2	0.8	0.3	0.2
Data Sharing	0.1	0.2	0.2	1.2	0.2	0.2
L3 Latency	5.3	4.1	3.6	7.7	4.6	8.0
SQ Full	3.7	3.8	5.2	1.8	1.6	0.9
DRAM Bound	9.3	5.5	5.4	5.5	5.2	3.7
Memory Bandwidth	28.6	23.6	27.1	20.0	20.5	19.5
Memory Latency	56.2	55.5	56.5	53.4	54.9	64.7
Local DRAM	11.9	11.1	9.6	20.5	13.1	12.2
Remote DRAM	0.0	0.0	1.3	0.1	0.6	0.0
Remote Cache	0.0	0.0	0.0	0.0	0.0	0.0
Store Bound	9.8	8.5	8.1	8.8	9.3	7.8
Store Latency	26.1	25.9	26.3	25.7	24.7	27.6
Store L2	2.9	4.8	4.4	6.2	6.2	6.5
Store L3	6.4	5.4	5.5	4.3	3.9	3.9
Store Memory	16.7	15.7	16.4	15.2	14.6	17.2
False Sharing	0.2	0.1	0.1	0.2	0.1	0.0
Split Stores	0.4	0.5	0.5	0.5	0.5	0.6
DTLB Store Overhead	0.5	0.6	0.8	0.5	0.4	0.3
Core Bound	6.2	7.0	5.3	12.0	12.0	12.6
Divider	0.0	0.0	0.0	0.0	0.0	0.0
Port Utilization	22.0	27.1	22.9	37.8	40.0	38.9
Cycles of 0 Ports Utilized	65.8	57.7	68.5	42.8	44.4	42.4
Cycles of 1 Port Utilized	11.3	8.3	9.9	6.2	6.5	6.2
Cycles of 2 Ports Utilized	16.3	13.3	16.2	9.9	10.5	9.9
Cycles of 3+ Ports Utilized	38.2	36.1	42.4	26.7	27.3	26.4
Port 0	25.1	31.7	32.2	31.6	31.2	31.5
Port 1	25.6	31.3	31.7	31.2	30.3	30.9
Port 2	34.7	37.9	37.9	38.8	38.4	38.1
Port 3	35.4	39.0	38.9	40.1	39.7	39.0
Port 4	27.8	31.2	32.4	32.1	32.2	31.6
Port 5	25.9	32.5	33.2	32.0	31.8	32.3
Port 6	41.9	46.8	48.5	46.1	46.2	46.8
Port 7	14.5	16.3	16.6	17.1	16.8	17.0
Vector Capacity Usage (FPU)	0.0	25.0	25.0	25.0	25.0	25.0
Retiring	51.1	61.2	62.4	59.1	58.5	58.5
General Retirement	47.2	55.9	57.0	54.0	53.2	53.5
FP Arithmetic	0.0	0.0	0.0	0.0	0.0	0.0
FP x87	0.0	0.0	0.0	0.0	0.0	0.0
FP Scalar	0.0	0.0	0.0	0.0	0.0	0.0
FP Vector	0.0	0.0	0.0	0.0	0.0	0.0
Other	100.0	100.0	100.0	100.0	100.0	100.0
Microcode Sequencer	4.0	5.3	5.4	5.1	5.3	5.0
Assists	0.0	0.0	0.0	0.0	0.0	0.0
Total Thread Count	148	147	150	150	119	118
Paused Time	0.0	0.0	0.0	0.0	0.0	0.0
Frame Count	32	97	133	226	191	948
