# Single-cycle-processor

The goal of this project is to create and comprehend the peripheral elements of a single cycle processor that integrate significant components into a unified system.
![5449680ecbb308e16f95718bdccaef8](https://github.com/TClyj/SystemVerilog-CPU-Design-Single-Cycle-and-Pipelined-Architectures/assets/126134377/36588ff9-6019-4e0a-b928-e5760828a052)
