EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM8S003F3P6
#
DEF STM8S003F3P6 IC 0 40 Y Y 1 L N
F0 "IC" -1000 400 50 H V L BNN
F1 "STM8S003F3P6" -300 401 50 H V L BNN
F2 "TSSOP20" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
DRAW
S -1100 -700 2000 400 0 0 10 f
X UART1_CK/TIM2_CH1/BEEP/(HS)PD4 1 -1300 300 200 R 40 40 0 0 B 
X UART1_TX/AIN5/(HS)PD5 2 -1300 200 200 R 40 40 0 0 B 
X UART1_RX/AIN6/(HS)PD6 3 -1300 100 200 R 40 40 0 0 B 
X NRST 4 -1300 0 200 R 40 40 0 0 B 
X OSCIN/PA1 5 -1300 -100 200 R 40 40 0 0 B 
X OSCOUT/PA2 6 -1300 -200 200 R 40 40 0 0 B 
X VSS 7 -1300 -300 200 R 40 40 0 0 B 
X VCAP 8 -1300 -400 200 R 40 40 0 0 B 
X VDD 9 -1300 -500 200 R 40 40 0 0 B 
X [SPI_NSS]TIM2_CH3/(HS)PA3 10 -1300 -600 200 R 40 40 0 0 B 
X PB5(T)/I2C_SDA[TIM1_BKIN] 11 2200 -600 200 L 40 40 0 0 B 
X PB4(T)/I2C_SCL[ADC_ETR] 12 2200 -500 200 L 40 40 0 0 B 
X PC3(HS)/TIM1_CH3[TLI][TIM1_CH1N] 13 2200 -400 200 L 40 40 0 0 B 
X PC4(HS)/TIM1_CH4/CLK_CCO/AIN2/[TIM1_CH2N] 14 2200 -300 200 L 40 40 0 0 B 
X PC5(HS)/SPI_SCK[TIM2_CH1] 15 2200 -200 200 L 40 40 0 0 B 
X PC6(HS)/SPI_MOSI[TIM1_CH1] 16 2200 -100 200 L 40 40 0 0 B 
X PC7(HS)/SPI_MISO[TIM1_CH2] 17 2200 0 200 L 40 40 0 0 B 
X PD1(HS)/SWIM 18 2200 100 200 L 40 40 0 0 B 
X PD2(HS)/AIN3/[TIM2_CH3] 19 2200 200 200 L 40 40 0 0 B 
X PD3(HS)/AIN4/TIM2_CH2/ADC_ETR 20 2200 300 200 L 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library