// Seed: 1043266590
module module_0 (
    input wand id_0
);
  assign id_2 = 1'b0;
  always id_2 <= 1;
  reg id_3, id_4, id_5, id_6, id_7;
  id_8(
      id_0 - 1, id_6, id_7 * id_6 == 1, 1, id_2, 1, 1, 1'b0, 1, 1 & id_5, 1
  ); id_9(
      .id_0(), .id_1(id_8), .id_2(1), .id_3(1), .id_4(1), .id_5(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output logic id_2,
    input tri0 id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  always_latch id_2 <= 1;
  xnor (id_2, id_7, id_1, id_5, id_4, id_3);
  module_0(
      id_7
  );
  always id_2 = 1;
endmodule
