Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  7 19:58:57 2019
| Host         : DESKTOP-DTGJROB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UartTop_control_sets_placed.rpt
| Design       : UartTop
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            1 |
|     14 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              33 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+------------------+------------------+----------------+
|  sys_clock_IBUF_BUFG | tx/txPin_i_1_n_0            |                  |                1 |              1 |
|  sys_clock_IBUF_BUFG | rx/rxData[2]_i_1_n_0        |                  |                1 |              1 |
|  sys_clock_IBUF_BUFG | rx/rxData[1]_i_1_n_0        |                  |                1 |              1 |
|  sys_clock_IBUF_BUFG | rx/rxData[0]_i_1_n_0        |                  |                1 |              1 |
|  sys_clock_IBUF_BUFG | rx/rxData[3]_i_1_n_0        |                  |                1 |              1 |
|  rx/CLK              |                             |                  |                2 |              4 |
|  sys_clock_IBUF_BUFG | rx/clockCounter[13]_i_1_n_0 |                  |                6 |             14 |
|  sys_clock_IBUF_BUFG | tx/clockCounter             |                  |                4 |             14 |
|  sys_clock_IBUF_BUFG |                             |                  |                9 |             20 |
+----------------------+-----------------------------+------------------+------------------+----------------+


