// Seed: 371199901
module module_0;
  logic [7:0] id_1;
  wire id_2;
  assign id_2 = id_1 == 1;
  assign id_1[-1'b0] = 1 ? (id_2) : 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd64,
    parameter id_5 = 32'd23
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire _id_2;
  input wire _id_1;
  wand [id_1 : 1] id_6 = -1;
  module_0 modCall_1 ();
  logic [!  id_2 : id_5] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
