// Seed: 4232687986
module module_0 ();
  always @(posedge 1) begin : LABEL_0
    id_1 = 1;
    deassign id_1;
  end
  string id_2 = "";
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8;
  assign id_7 = id_1;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = "";
  wire id_10 = id_4[1'd0==1];
  wire id_11, id_12;
  wire id_13;
  task id_14;
    begin : LABEL_0
      id_2 <= id_14;
    end
  endtask
  wire id_15;
  always @(posedge 1) forever id_16;
endmodule
