// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_rdma_hdr_cut_payload_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        payload_params_internal_dout,
        payload_params_internal_empty_n,
        payload_params_internal_read,
        rx_internal_dout,
        rx_internal_empty_n,
        rx_internal_read,
        rx_payload_din,
        rx_payload_full_n,
        rx_payload_write,
        state_cut_payload,
        state_cut_payload_ap_vld
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] payload_params_internal_dout;
input   payload_params_internal_empty_n;
output   payload_params_internal_read;
input  [1023:0] rx_internal_dout;
input   rx_internal_empty_n;
output   rx_internal_read;
output  [1023:0] rx_payload_din;
input   rx_payload_full_n;
output   rx_payload_write;
output  [31:0] state_cut_payload;
output   state_cut_payload_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg payload_params_internal_read;
reg rx_internal_read;
reg[1023:0] rx_payload_din;
reg rx_payload_write;
reg[31:0] state_cut_payload;
reg state_cut_payload_ap_vld;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
wire   [0:0] fsmState_load_load_fu_1086_p1;
wire   [0:0] tmp_i_nbreadreq_fu_412_p3;
wire   [0:0] grp_nbreadreq_fu_404_p3;
reg    ap_predicate_op31_read_state1;
reg    ap_predicate_op39_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] fsmState_load_reg_2544;
reg   [0:0] rs_firstWord_load_reg_2555;
reg   [0:0] tmp_i_46_reg_2559;
reg   [0:0] icmp_ln327_reg_2654;
reg    ap_predicate_op383_write_state2;
reg   [0:0] icmp_ln366_reg_2719;
reg    ap_predicate_op421_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] fsmState;
reg   [7:0] offset;
reg   [15:0] length_r;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [0:0] rs_firstWord;
reg    payload_params_internal_blk_n;
reg    rx_internal_blk_n;
reg    rx_payload_blk_n;
reg   [7:0] offset_loc_0_i_reg_446;
reg   [7:0] offset_load_reg_2549;
wire   [511:0] currWord_data_V_fu_1134_p1;
reg   [511:0] currWord_data_V_reg_2569;
wire   [63:0] currWord_keep_V_fu_1138_p4;
reg   [63:0] currWord_keep_V_reg_2574;
wire   [0:0] icmp_ln309_fu_1160_p2;
reg   [0:0] icmp_ln309_reg_2582;
wire   [9:0] sub_ln674_19_fu_1266_p2;
reg   [9:0] sub_ln674_19_reg_2588;
wire   [511:0] lshr_ln674_11_fu_1276_p2;
reg   [511:0] lshr_ln674_11_reg_2593;
wire   [0:0] icmp_ln414_fu_1332_p2;
reg   [0:0] icmp_ln414_reg_2598;
wire   [9:0] trunc_ln414_fu_1338_p1;
reg   [9:0] trunc_ln414_reg_2605;
wire   [9:0] sub_ln414_1_fu_1356_p2;
reg   [9:0] sub_ln414_1_reg_2610;
wire   [511:0] shl_ln414_fu_1366_p2;
reg   [511:0] shl_ln414_reg_2615;
wire   [6:0] sub_ln674_23_fu_1448_p2;
reg   [6:0] sub_ln674_23_reg_2621;
wire   [63:0] lshr_ln674_14_fu_1458_p2;
reg   [63:0] lshr_ln674_14_reg_2626;
wire   [0:0] icmp_ln414_1_fu_1510_p2;
reg   [0:0] icmp_ln414_1_reg_2631;
wire   [6:0] trunc_ln414_1_fu_1516_p1;
reg   [6:0] trunc_ln414_1_reg_2638;
wire   [6:0] sub_ln414_3_fu_1534_p2;
reg   [6:0] sub_ln414_3_reg_2643;
wire   [63:0] shl_ln414_2_fu_1544_p2;
reg   [63:0] shl_ln414_2_reg_2648;
wire   [0:0] icmp_ln327_fu_1673_p2;
wire   [5:0] length_V_1_fu_1699_p3;
reg   [5:0] length_V_1_reg_2658;
wire   [5:0] length_V_1_reg_2658_pp0_iter0_reg;
wire   [0:0] sendWord_last_V_2_fu_1720_p2;
reg   [0:0] sendWord_last_V_2_reg_2662;
wire   [9:0] sub_ln674_13_fu_1859_p2;
reg   [9:0] sub_ln674_13_reg_2667;
wire   [511:0] lshr_ln674_fu_1869_p2;
reg   [511:0] lshr_ln674_reg_2672;
wire   [0:0] icmp_ln391_fu_1895_p2;
reg   [0:0] icmp_ln391_reg_2677;
wire   [9:0] trunc_ln391_fu_1901_p1;
reg   [9:0] trunc_ln391_reg_2683;
wire   [9:0] sub_ln391_fu_1905_p2;
reg   [9:0] sub_ln391_reg_2688;
wire   [6:0] sub_ln674_16_fu_1987_p2;
reg   [6:0] sub_ln674_16_reg_2693;
wire   [63:0] lshr_ln674_9_fu_1997_p2;
reg   [63:0] lshr_ln674_9_reg_2698;
wire   [0:0] icmp_ln391_1_fu_2023_p2;
reg   [0:0] icmp_ln391_1_reg_2703;
wire   [6:0] trunc_ln391_1_fu_2029_p1;
reg   [6:0] trunc_ln391_1_reg_2709;
wire   [6:0] sub_ln391_1_fu_2033_p2;
reg   [6:0] sub_ln391_1_reg_2714;
wire   [0:0] icmp_ln366_fu_2039_p2;
reg   [7:0] ap_phi_mux_offset_loc_0_i_phi_fu_449_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_offset_loc_0_i_reg_446;
reg   [0:0] ap_phi_mux_length_flag_0_i_phi_fu_459_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_length_flag_0_i_reg_456;
reg   [15:0] ap_phi_mux_length_loc_0_i_phi_fu_470_p4;
wire   [15:0] pp_length_fu_1112_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_length_loc_0_i_reg_467;
reg   [0:0] ap_phi_mux_length_flag_1_i_phi_fu_479_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_length_flag_1_i_reg_476;
reg   [15:0] ap_phi_mux_length_new_1_i_phi_fu_493_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_length_new_1_i_reg_490;
wire   [15:0] add_ln330_fu_1707_p2;
reg   [0:0] ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_sendWord_last_V_3_reg_503;
wire   [0:0] sendWord_last_V_1_fu_1664_p3;
reg   [0:0] ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_518_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_rs_firstWord_flag_0_i_reg_515;
wire   [0:0] currWord_last_V_fu_1148_p3;
reg   [0:0] ap_phi_mux_rs_firstWord_new_0_i_phi_fu_544_p14;
wire   [0:0] icmp_ln346_fu_1745_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_541;
reg   [63:0] ap_phi_mux_ref_tmp43_0_i_phi_fu_631_p128;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp43_0_i_reg_565;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp93_0_i_reg_825;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825;
wire   [5:0] length_V_fu_2065_p3;
wire   [31:0] zext_ln285_fu_2085_p1;
reg   [31:0] state_cut_payload_preg;
wire   [1023:0] p_s_fu_2337_p5;
wire   [1023:0] zext_ln174_fu_2539_p1;
wire   [10:0] shl_ln1_fu_1174_p3;
wire   [1:0] tmp_24_fu_1186_p4;
wire   [22:0] zext_ln674_21_fu_1196_p1;
wire   [6:0] trunc_ln315_1_fu_1170_p1;
wire   [9:0] tmp_25_fu_1206_p3;
wire   [0:0] icmp_ln674_5_fu_1200_p2;
wire   [9:0] add_ln674_3_fu_1224_p2;
wire   [9:0] sub_ln674_18_fu_1236_p2;
reg   [511:0] tmp_26_fu_1214_p4;
wire   [9:0] sub_ln674_17_fu_1230_p2;
wire   [9:0] select_ln674_17_fu_1242_p3;
wire   [9:0] select_ln674_19_fu_1258_p3;
wire   [511:0] select_ln674_18_fu_1250_p3;
wire   [511:0] zext_ln674_22_fu_1272_p1;
wire   [6:0] trunc_ln315_fu_1166_p1;
wire   [11:0] zext_ln315_fu_1182_p1;
wire   [9:0] tmp_27_fu_1282_p3;
wire   [9:0] sub_ln674_20_fu_1296_p2;
wire   [511:0] zext_ln674_24_fu_1302_p1;
wire   [511:0] lshr_ln674_13_fu_1306_p2;
wire   [11:0] sub_ln316_fu_1290_p2;
wire   [2:0] tmp_28_fu_1318_p4;
wire  signed [22:0] sext_ln414_fu_1328_p1;
wire   [9:0] sub_ln414_fu_1342_p2;
wire   [9:0] select_ln414_1_fu_1348_p3;
wire   [511:0] p_Result_10_fu_1312_p2;
wire   [511:0] zext_ln414_3_fu_1362_p1;
wire   [1:0] tmp_30_fu_1372_p4;
wire   [25:0] zext_ln674_25_fu_1382_p1;
wire   [6:0] trunc_ln674_4_fu_1392_p1;
wire   [0:0] icmp_ln674_6_fu_1386_p2;
wire   [6:0] add_ln674_4_fu_1406_p2;
wire   [6:0] sub_ln674_22_fu_1418_p2;
reg   [63:0] tmp_31_fu_1396_p4;
wire   [6:0] sub_ln674_21_fu_1412_p2;
wire   [6:0] select_ln674_20_fu_1424_p3;
wire   [6:0] select_ln674_22_fu_1440_p3;
wire   [63:0] select_ln674_21_fu_1432_p3;
wire   [63:0] zext_ln674_26_fu_1454_p1;
wire   [8:0] zext_ln309_fu_1156_p1;
wire   [6:0] trunc_ln319_fu_1464_p1;
wire   [6:0] sub_ln674_24_fu_1474_p2;
wire   [63:0] zext_ln674_28_fu_1480_p1;
wire   [63:0] lshr_ln674_16_fu_1484_p2;
wire   [8:0] sub_ln319_fu_1468_p2;
wire   [2:0] tmp_32_fu_1496_p4;
wire  signed [25:0] sext_ln414_1_fu_1506_p1;
wire   [6:0] sub_ln414_2_fu_1520_p2;
wire   [6:0] select_ln414_5_fu_1526_p3;
wire   [63:0] p_Result_14_fu_1490_p2;
wire   [63:0] zext_ln414_7_fu_1540_p1;
wire   [1:0] tmp_34_fu_1550_p4;
wire   [25:0] zext_ln674_29_fu_1560_p1;
wire   [6:0] trunc_ln674_5_fu_1570_p1;
wire   [0:0] icmp_ln674_7_fu_1564_p2;
wire   [6:0] add_ln674_5_fu_1584_p2;
wire   [6:0] sub_ln674_26_fu_1596_p2;
reg   [63:0] tmp_35_fu_1574_p4;
wire   [6:0] sub_ln674_25_fu_1590_p2;
wire   [6:0] select_ln674_23_fu_1602_p3;
wire   [6:0] select_ln674_25_fu_1618_p3;
wire   [6:0] sub_ln674_27_fu_1626_p2;
wire   [63:0] select_ln674_24_fu_1610_p3;
wire   [63:0] zext_ln674_30_fu_1632_p1;
wire   [63:0] zext_ln674_31_fu_1636_p1;
wire   [63:0] lshr_ln674_17_fu_1640_p2;
wire   [63:0] lshr_ln674_18_fu_1646_p2;
wire   [63:0] p_Result_16_fu_1652_p2;
wire   [0:0] sendWord_last_V_fu_1658_p2;
wire   [9:0] tmp_36_fu_1679_p4;
wire   [0:0] icmp_ln329_fu_1689_p2;
wire   [5:0] trunc_ln301_1_fu_1695_p1;
wire   [0:0] icmp_ln332_fu_1714_p2;
wire   [10:0] shl_ln_fu_1767_p3;
wire   [1:0] tmp_14_fu_1779_p4;
wire   [22:0] zext_ln674_fu_1789_p1;
wire   [6:0] trunc_ln357_fu_1763_p1;
wire   [9:0] tmp_15_fu_1799_p3;
wire   [0:0] icmp_ln674_fu_1793_p2;
wire   [9:0] add_ln674_fu_1817_p2;
wire   [9:0] sub_ln674_12_fu_1829_p2;
reg   [511:0] tmp_16_fu_1807_p4;
wire   [9:0] sub_ln674_fu_1823_p2;
wire   [9:0] select_ln674_fu_1835_p3;
wire   [9:0] select_ln674_13_fu_1851_p3;
wire   [511:0] select_ln674_12_fu_1843_p3;
wire   [511:0] zext_ln674_16_fu_1865_p1;
wire   [11:0] zext_ln357_1_fu_1775_p1;
wire   [11:0] sub_ln358_fu_1875_p2;
wire   [2:0] tmp_17_fu_1881_p4;
wire  signed [22:0] sext_ln391_fu_1891_p1;
wire   [1:0] tmp_18_fu_1911_p4;
wire   [25:0] zext_ln674_18_fu_1921_p1;
wire   [6:0] trunc_ln674_fu_1931_p1;
wire   [0:0] icmp_ln674_4_fu_1925_p2;
wire   [6:0] add_ln674_2_fu_1945_p2;
wire   [6:0] sub_ln674_15_fu_1957_p2;
reg   [63:0] tmp_19_fu_1935_p4;
wire   [6:0] sub_ln674_14_fu_1951_p2;
wire   [6:0] select_ln674_14_fu_1963_p3;
wire   [6:0] select_ln674_16_fu_1979_p3;
wire   [63:0] select_ln674_15_fu_1971_p3;
wire   [63:0] zext_ln674_19_fu_1993_p1;
wire   [8:0] zext_ln357_fu_1759_p1;
wire   [8:0] sub_ln360_fu_2003_p2;
wire   [2:0] tmp_20_fu_2009_p4;
wire  signed [25:0] sext_ln391_1_fu_2019_p1;
wire   [9:0] tmp_21_fu_2045_p4;
wire   [0:0] icmp_ln368_fu_2055_p2;
wire   [5:0] trunc_ln301_fu_2061_p1;
wire   [6:0] trunc_ln315_2_fu_2089_p1;
wire   [511:0] zext_ln674_23_fu_2101_p1;
wire   [511:0] lshr_ln674_12_fu_2104_p2;
wire   [9:0] tmp_23_fu_2093_p3;
wire   [511:0] zext_ln414_2_fu_2115_p1;
wire   [511:0] p_Result_s_fu_2110_p2;
wire   [511:0] lshr_ln414_2_fu_2119_p2;
wire   [9:0] select_ln414_fu_2131_p3;
wire   [9:0] select_ln414_2_fu_2137_p3;
reg   [511:0] tmp_29_fu_2151_p4;
wire   [511:0] zext_ln414_4_fu_2143_p1;
wire   [511:0] zext_ln414_5_fu_2147_p1;
wire   [511:0] shl_ln414_1_fu_2166_p2;
wire   [511:0] lshr_ln414_3_fu_2172_p2;
wire   [511:0] and_ln414_fu_2178_p2;
wire   [511:0] p_Result_9_fu_2125_p2;
wire   [511:0] xor_ln414_fu_2184_p2;
wire   [511:0] select_ln414_3_fu_2160_p3;
wire   [511:0] and_ln414_1_fu_2190_p2;
wire   [511:0] and_ln414_2_fu_2196_p2;
wire   [63:0] zext_ln674_27_fu_2212_p1;
wire   [63:0] lshr_ln674_15_fu_2215_p2;
wire   [6:0] trunc_ln318_fu_2208_p1;
wire   [63:0] zext_ln414_6_fu_2226_p1;
wire   [63:0] p_Result_12_fu_2221_p2;
wire   [63:0] lshr_ln414_4_fu_2230_p2;
wire   [6:0] select_ln414_4_fu_2242_p3;
wire   [6:0] select_ln414_6_fu_2248_p3;
reg   [63:0] tmp_33_fu_2262_p4;
wire   [63:0] zext_ln414_8_fu_2254_p1;
wire   [63:0] zext_ln414_9_fu_2258_p1;
wire   [63:0] shl_ln414_3_fu_2277_p2;
wire   [63:0] lshr_ln414_5_fu_2283_p2;
wire   [63:0] and_ln414_4_fu_2289_p2;
wire   [63:0] p_Result_13_fu_2236_p2;
wire   [63:0] xor_ln414_1_fu_2295_p2;
wire   [63:0] select_ln414_7_fu_2271_p3;
wire   [63:0] and_ln414_5_fu_2301_p2;
wire   [63:0] and_ln414_6_fu_2307_p2;
wire   [511:0] p_Result_11_fu_2202_p2;
wire   [63:0] p_Result_15_fu_2313_p2;
wire   [63:0] sendWord_keep_V_4_fu_2325_p3;
wire   [63:0] sendWord_keep_V_5_fu_2331_p2;
wire   [511:0] sendWord_data_V_3_fu_2319_p3;
wire   [6:0] trunc_ln357_1_fu_2349_p1;
wire   [511:0] zext_ln674_17_fu_2360_p1;
wire   [511:0] lshr_ln674_8_fu_2363_p2;
wire   [9:0] tmp_fu_2352_p3;
wire   [511:0] zext_ln414_fu_2374_p1;
wire   [511:0] p_Result_17_fu_2369_p2;
wire   [511:0] lshr_ln414_fu_2378_p2;
wire   [9:0] select_ln391_fu_2390_p3;
wire   [9:0] select_ln391_1_fu_2396_p3;
wire   [511:0] zext_ln391_fu_2402_p1;
wire   [511:0] zext_ln391_1_fu_2406_p1;
wire   [511:0] shl_ln391_fu_2410_p2;
wire   [511:0] lshr_ln391_fu_2416_p2;
wire   [511:0] and_ln391_fu_2422_p2;
wire   [511:0] p_Result_18_fu_2384_p2;
wire   [511:0] xor_ln391_fu_2428_p2;
wire   [63:0] zext_ln674_20_fu_2443_p1;
wire   [63:0] lshr_ln674_10_fu_2446_p2;
wire   [6:0] trunc_ln359_fu_2440_p1;
wire   [63:0] zext_ln414_1_fu_2457_p1;
wire   [63:0] p_Result_20_fu_2452_p2;
wire   [63:0] lshr_ln414_1_fu_2461_p2;
wire   [6:0] select_ln391_2_fu_2473_p3;
wire   [6:0] select_ln391_3_fu_2479_p3;
wire   [63:0] zext_ln391_2_fu_2485_p1;
wire   [63:0] zext_ln391_3_fu_2489_p1;
wire   [63:0] shl_ln391_1_fu_2493_p2;
wire   [63:0] lshr_ln391_1_fu_2499_p2;
wire   [63:0] and_ln391_2_fu_2505_p2;
wire   [63:0] p_Result_21_fu_2467_p2;
wire   [63:0] xor_ln391_1_fu_2511_p2;
wire   [63:0] p_Result_22_fu_2517_p2;
wire   [63:0] sendWord_keep_V_1_fu_2523_p2;
wire   [511:0] p_Result_19_fu_2434_p2;
wire   [576:0] or_ln_fu_2529_p4;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_condition_357;
reg    ap_condition_365;
reg    ap_condition_370;
reg    ap_condition_375;
reg    ap_condition_380;
reg    ap_condition_385;
reg    ap_condition_390;
reg    ap_condition_395;
reg    ap_condition_400;
reg    ap_condition_405;
reg    ap_condition_410;
reg    ap_condition_415;
reg    ap_condition_420;
reg    ap_condition_425;
reg    ap_condition_430;
reg    ap_condition_435;
reg    ap_condition_440;
reg    ap_condition_445;
reg    ap_condition_450;
reg    ap_condition_455;
reg    ap_condition_460;
reg    ap_condition_465;
reg    ap_condition_470;
reg    ap_condition_475;
reg    ap_condition_480;
reg    ap_condition_485;
reg    ap_condition_490;
reg    ap_condition_495;
reg    ap_condition_500;
reg    ap_condition_505;
reg    ap_condition_510;
reg    ap_condition_515;
reg    ap_condition_520;
reg    ap_condition_525;
reg    ap_condition_530;
reg    ap_condition_535;
reg    ap_condition_540;
reg    ap_condition_545;
reg    ap_condition_550;
reg    ap_condition_555;
reg    ap_condition_560;
reg    ap_condition_565;
reg    ap_condition_570;
reg    ap_condition_575;
reg    ap_condition_580;
reg    ap_condition_585;
reg    ap_condition_590;
reg    ap_condition_595;
reg    ap_condition_600;
reg    ap_condition_605;
reg    ap_condition_610;
reg    ap_condition_615;
reg    ap_condition_620;
reg    ap_condition_625;
reg    ap_condition_630;
reg    ap_condition_635;
reg    ap_condition_640;
reg    ap_condition_645;
reg    ap_condition_650;
reg    ap_condition_655;
reg    ap_condition_660;
reg    ap_condition_665;
reg    ap_condition_670;
reg    ap_condition_111;
reg    ap_condition_684;
reg    ap_condition_687;
reg    ap_condition_690;
reg    ap_condition_693;
reg    ap_condition_696;
reg    ap_condition_699;
reg    ap_condition_702;
reg    ap_condition_705;
reg    ap_condition_708;
reg    ap_condition_711;
reg    ap_condition_714;
reg    ap_condition_717;
reg    ap_condition_720;
reg    ap_condition_723;
reg    ap_condition_726;
reg    ap_condition_729;
reg    ap_condition_732;
reg    ap_condition_735;
reg    ap_condition_738;
reg    ap_condition_741;
reg    ap_condition_744;
reg    ap_condition_747;
reg    ap_condition_750;
reg    ap_condition_753;
reg    ap_condition_756;
reg    ap_condition_759;
reg    ap_condition_762;
reg    ap_condition_765;
reg    ap_condition_768;
reg    ap_condition_771;
reg    ap_condition_774;
reg    ap_condition_777;
reg    ap_condition_780;
reg    ap_condition_783;
reg    ap_condition_786;
reg    ap_condition_789;
reg    ap_condition_792;
reg    ap_condition_795;
reg    ap_condition_798;
reg    ap_condition_801;
reg    ap_condition_804;
reg    ap_condition_807;
reg    ap_condition_810;
reg    ap_condition_813;
reg    ap_condition_816;
reg    ap_condition_819;
reg    ap_condition_822;
reg    ap_condition_825;
reg    ap_condition_828;
reg    ap_condition_831;
reg    ap_condition_834;
reg    ap_condition_837;
reg    ap_condition_840;
reg    ap_condition_843;
reg    ap_condition_846;
reg    ap_condition_849;
reg    ap_condition_852;
reg    ap_condition_855;
reg    ap_condition_858;
reg    ap_condition_861;
reg    ap_condition_864;
reg    ap_condition_867;
reg    ap_condition_870;
reg    ap_condition_873;
reg    ap_condition_323;
reg    ap_condition_49;
reg    ap_condition_60;
reg    ap_condition_361;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 fsmState = 1'd0;
#0 offset = 8'd0;
#0 length_r = 16'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 rs_firstWord = 1'd1;
#0 state_cut_payload_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                state_cut_payload_preg[0] <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                        state_cut_payload_preg[0] <= zext_ln285_fu_2085_p1[0];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_111)) begin
        if ((1'b1 == ap_condition_670)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd3;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd7;
        end else if ((1'b1 == ap_condition_660)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd15;
        end else if ((1'b1 == ap_condition_655)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd31;
        end else if ((1'b1 == ap_condition_650)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd63;
        end else if ((1'b1 == ap_condition_645)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd127;
        end else if ((1'b1 == ap_condition_640)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd255;
        end else if ((1'b1 == ap_condition_635)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd511;
        end else if ((1'b1 == ap_condition_630)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1023;
        end else if ((1'b1 == ap_condition_625)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2047;
        end else if ((1'b1 == ap_condition_620)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4095;
        end else if ((1'b1 == ap_condition_615)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd8191;
        end else if ((1'b1 == ap_condition_610)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd16383;
        end else if ((1'b1 == ap_condition_605)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd32767;
        end else if ((1'b1 == ap_condition_600)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd65535;
        end else if ((1'b1 == ap_condition_595)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd131071;
        end else if ((1'b1 == ap_condition_590)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd262143;
        end else if ((1'b1 == ap_condition_585)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd524287;
        end else if ((1'b1 == ap_condition_580)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1048575;
        end else if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2097151;
        end else if ((1'b1 == ap_condition_570)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4194303;
        end else if ((1'b1 == ap_condition_565)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd8388607;
        end else if ((1'b1 == ap_condition_560)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd16777215;
        end else if ((1'b1 == ap_condition_555)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd33554431;
        end else if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd67108863;
        end else if ((1'b1 == ap_condition_545)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd134217727;
        end else if ((1'b1 == ap_condition_540)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd268435455;
        end else if ((1'b1 == ap_condition_535)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd536870911;
        end else if ((1'b1 == ap_condition_530)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1073741823;
        end else if ((1'b1 == ap_condition_525)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2147483647;
        end else if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4294967295;
        end else if ((1'b1 == ap_condition_515)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd8589934591;
        end else if ((1'b1 == ap_condition_510)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd17179869183;
        end else if ((1'b1 == ap_condition_505)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd34359738367;
        end else if ((1'b1 == ap_condition_500)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd68719476735;
        end else if ((1'b1 == ap_condition_495)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd137438953471;
        end else if ((1'b1 == ap_condition_490)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd274877906943;
        end else if ((1'b1 == ap_condition_485)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd549755813887;
        end else if ((1'b1 == ap_condition_480)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1099511627775;
        end else if ((1'b1 == ap_condition_475)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2199023255551;
        end else if ((1'b1 == ap_condition_470)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4398046511103;
        end else if ((1'b1 == ap_condition_465)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd8796093022207;
        end else if ((1'b1 == ap_condition_460)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd17592186044415;
        end else if ((1'b1 == ap_condition_455)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd35184372088831;
        end else if ((1'b1 == ap_condition_450)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd70368744177663;
        end else if ((1'b1 == ap_condition_445)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd140737488355327;
        end else if ((1'b1 == ap_condition_440)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd281474976710655;
        end else if ((1'b1 == ap_condition_435)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd562949953421311;
        end else if ((1'b1 == ap_condition_430)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1125899906842623;
        end else if ((1'b1 == ap_condition_425)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2251799813685247;
        end else if ((1'b1 == ap_condition_420)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4503599627370495;
        end else if ((1'b1 == ap_condition_415)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd9007199254740991;
        end else if ((1'b1 == ap_condition_410)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd18014398509481983;
        end else if ((1'b1 == ap_condition_405)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd36028797018963967;
        end else if ((1'b1 == ap_condition_400)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd72057594037927935;
        end else if ((1'b1 == ap_condition_395)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd144115188075855871;
        end else if ((1'b1 == ap_condition_390)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd288230376151711743;
        end else if ((1'b1 == ap_condition_385)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd576460752303423487;
        end else if ((1'b1 == ap_condition_380)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd1152921504606846975;
        end else if ((1'b1 == ap_condition_375)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd2305843009213693951;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd4611686018427387903;
        end else if ((1'b1 == ap_condition_365)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd9223372036854775807;
        end else if ((1'b1 == ap_condition_357)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= 64'd18446744073709551615;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565 <= ap_phi_reg_pp0_iter0_ref_tmp43_0_i_reg_565;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_111)) begin
        if ((1'b1 == ap_condition_873)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1;
        end else if ((1'b1 == ap_condition_870)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd3;
        end else if ((1'b1 == ap_condition_867)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd7;
        end else if ((1'b1 == ap_condition_864)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd15;
        end else if ((1'b1 == ap_condition_861)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd31;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd63;
        end else if ((1'b1 == ap_condition_855)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd127;
        end else if ((1'b1 == ap_condition_852)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd255;
        end else if ((1'b1 == ap_condition_849)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd511;
        end else if ((1'b1 == ap_condition_846)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1023;
        end else if ((1'b1 == ap_condition_843)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2047;
        end else if ((1'b1 == ap_condition_840)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4095;
        end else if ((1'b1 == ap_condition_837)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd8191;
        end else if ((1'b1 == ap_condition_834)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd16383;
        end else if ((1'b1 == ap_condition_831)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd32767;
        end else if ((1'b1 == ap_condition_828)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd65535;
        end else if ((1'b1 == ap_condition_825)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd131071;
        end else if ((1'b1 == ap_condition_822)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd262143;
        end else if ((1'b1 == ap_condition_819)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd524287;
        end else if ((1'b1 == ap_condition_816)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1048575;
        end else if ((1'b1 == ap_condition_813)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2097151;
        end else if ((1'b1 == ap_condition_810)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4194303;
        end else if ((1'b1 == ap_condition_807)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd8388607;
        end else if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd16777215;
        end else if ((1'b1 == ap_condition_801)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd33554431;
        end else if ((1'b1 == ap_condition_798)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd67108863;
        end else if ((1'b1 == ap_condition_795)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd134217727;
        end else if ((1'b1 == ap_condition_792)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd268435455;
        end else if ((1'b1 == ap_condition_789)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd536870911;
        end else if ((1'b1 == ap_condition_786)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1073741823;
        end else if ((1'b1 == ap_condition_783)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2147483647;
        end else if ((1'b1 == ap_condition_780)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4294967295;
        end else if ((1'b1 == ap_condition_777)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd8589934591;
        end else if ((1'b1 == ap_condition_774)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd17179869183;
        end else if ((1'b1 == ap_condition_771)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd34359738367;
        end else if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd68719476735;
        end else if ((1'b1 == ap_condition_765)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd137438953471;
        end else if ((1'b1 == ap_condition_762)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd274877906943;
        end else if ((1'b1 == ap_condition_759)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd549755813887;
        end else if ((1'b1 == ap_condition_756)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1099511627775;
        end else if ((1'b1 == ap_condition_753)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2199023255551;
        end else if ((1'b1 == ap_condition_750)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4398046511103;
        end else if ((1'b1 == ap_condition_747)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd8796093022207;
        end else if ((1'b1 == ap_condition_744)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd17592186044415;
        end else if ((1'b1 == ap_condition_741)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd35184372088831;
        end else if ((1'b1 == ap_condition_738)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd70368744177663;
        end else if ((1'b1 == ap_condition_735)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd140737488355327;
        end else if ((1'b1 == ap_condition_732)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd281474976710655;
        end else if ((1'b1 == ap_condition_729)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd562949953421311;
        end else if ((1'b1 == ap_condition_726)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1125899906842623;
        end else if ((1'b1 == ap_condition_723)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2251799813685247;
        end else if ((1'b1 == ap_condition_720)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4503599627370495;
        end else if ((1'b1 == ap_condition_717)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd9007199254740991;
        end else if ((1'b1 == ap_condition_714)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd18014398509481983;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd36028797018963967;
        end else if ((1'b1 == ap_condition_708)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd72057594037927935;
        end else if ((1'b1 == ap_condition_705)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd144115188075855871;
        end else if ((1'b1 == ap_condition_702)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd288230376151711743;
        end else if ((1'b1 == ap_condition_699)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd576460752303423487;
        end else if ((1'b1 == ap_condition_696)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd1152921504606846975;
        end else if ((1'b1 == ap_condition_693)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd2305843009213693951;
        end else if ((1'b1 == ap_condition_690)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd4611686018427387903;
        end else if ((1'b1 == ap_condition_687)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd9223372036854775807;
        end else if ((1'b1 == ap_condition_684)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= 64'd18446744073709551615;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825 <= ap_phi_reg_pp0_iter0_ref_tmp93_0_i_reg_825;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_111)) begin
        if ((fsmState_load_load_fu_1086_p1 == 1'd1)) begin
            fsmState <= 1'd0;
        end else if ((1'b1 == ap_condition_323)) begin
            fsmState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_111)) begin
        if ((1'b1 == ap_condition_60)) begin
            offset_loc_0_i_reg_446 <= offset;
        end else if ((1'b1 == ap_condition_49)) begin
            offset_loc_0_i_reg_446 <= {{payload_params_internal_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            offset_loc_0_i_reg_446 <= ap_phi_reg_pp0_iter0_offset_loc_0_i_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0))))) begin
        currWord_data_V_reg_2569 <= currWord_data_V_fu_1134_p1;
        currWord_keep_V_reg_2574 <= {{rx_internal_dout[575:512]}};
        prevWord_data_V <= currWord_data_V_fu_1134_p1;
        prevWord_keep_V <= {{rx_internal_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        fsmState_load_reg_2544 <= fsmState;
        offset_load_reg_2549 <= offset;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln309_reg_2582 <= icmp_ln309_fu_1160_p2;
        icmp_ln327_reg_2654 <= icmp_ln327_fu_1673_p2;
        icmp_ln414_1_reg_2631 <= icmp_ln414_1_fu_1510_p2;
        icmp_ln414_reg_2598 <= icmp_ln414_fu_1332_p2;
        lshr_ln674_11_reg_2593 <= lshr_ln674_11_fu_1276_p2;
        lshr_ln674_14_reg_2626 <= lshr_ln674_14_fu_1458_p2;
        shl_ln414_2_reg_2648 <= shl_ln414_2_fu_1544_p2;
        shl_ln414_reg_2615 <= shl_ln414_fu_1366_p2;
        sub_ln414_1_reg_2610[9 : 3] <= sub_ln414_1_fu_1356_p2[9 : 3];
        sub_ln414_3_reg_2643 <= sub_ln414_3_fu_1534_p2;
        sub_ln674_19_reg_2588[9 : 1] <= sub_ln674_19_fu_1266_p2[9 : 1];
        sub_ln674_23_reg_2621 <= sub_ln674_23_fu_1448_p2;
        trunc_ln414_1_reg_2638 <= trunc_ln414_1_fu_1516_p1;
        trunc_ln414_reg_2605[9 : 3] <= trunc_ln414_fu_1338_p1[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln366_reg_2719 <= icmp_ln366_fu_2039_p2;
        icmp_ln391_1_reg_2703 <= icmp_ln391_1_fu_2023_p2;
        icmp_ln391_reg_2677 <= icmp_ln391_fu_1895_p2;
        lshr_ln674_9_reg_2698 <= lshr_ln674_9_fu_1997_p2;
        lshr_ln674_reg_2672 <= lshr_ln674_fu_1869_p2;
        sub_ln391_1_reg_2714 <= sub_ln391_1_fu_2033_p2;
        sub_ln391_reg_2688[9 : 3] <= sub_ln391_fu_1905_p2[9 : 3];
        sub_ln674_13_reg_2667[9 : 1] <= sub_ln674_13_fu_1859_p2[9 : 1];
        sub_ln674_16_reg_2693 <= sub_ln674_16_fu_1987_p2;
        trunc_ln391_1_reg_2709 <= trunc_ln391_1_fu_2029_p1;
        trunc_ln391_reg_2683[9 : 3] <= trunc_ln391_fu_1901_p1[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln327_fu_1673_p2 == 1'd1))) begin
        length_V_1_reg_2658 <= length_V_1_fu_1699_p3;
        sendWord_last_V_2_reg_2662 <= sendWord_last_V_2_fu_1720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (ap_phi_mux_length_flag_1_i_phi_fu_479_p6 == 1'd1)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (ap_phi_mux_length_flag_1_i_phi_fu_479_p6 == 1'd1))))) begin
        length_r <= ap_phi_mux_length_new_1_i_phi_fu_493_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        offset <= {{payload_params_internal_dout[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_518_p14 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        rs_firstWord <= ap_phi_mux_rs_firstWord_new_0_i_phi_fu_544_p14;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (fsmState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        rs_firstWord_load_reg_2555 <= rs_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_i_46_reg_2559 <= grp_nbreadreq_fu_404_p3;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (fsmState == 1'd0))) begin
        if ((rs_firstWord == 1'd0)) begin
            ap_phi_mux_length_flag_0_i_phi_fu_459_p4 = 1'd0;
        end else if (((tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1))) begin
            ap_phi_mux_length_flag_0_i_phi_fu_459_p4 = 1'd1;
        end else begin
            ap_phi_mux_length_flag_0_i_phi_fu_459_p4 = ap_phi_reg_pp0_iter0_length_flag_0_i_reg_456;
        end
    end else begin
        ap_phi_mux_length_flag_0_i_phi_fu_459_p4 = ap_phi_reg_pp0_iter0_length_flag_0_i_reg_456;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd1))) begin
        ap_phi_mux_length_flag_1_i_phi_fu_479_p6 = 1'd1;
    end else if ((((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0)))) begin
        ap_phi_mux_length_flag_1_i_phi_fu_479_p6 = ap_phi_mux_length_flag_0_i_phi_fu_459_p4;
    end else begin
        ap_phi_mux_length_flag_1_i_phi_fu_479_p6 = ap_phi_reg_pp0_iter0_length_flag_1_i_reg_476;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (fsmState == 1'd0))) begin
        if ((rs_firstWord == 1'd0)) begin
            ap_phi_mux_length_loc_0_i_phi_fu_470_p4 = length_r;
        end else if (((tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1))) begin
            ap_phi_mux_length_loc_0_i_phi_fu_470_p4 = pp_length_fu_1112_p1;
        end else begin
            ap_phi_mux_length_loc_0_i_phi_fu_470_p4 = ap_phi_reg_pp0_iter0_length_loc_0_i_reg_467;
        end
    end else begin
        ap_phi_mux_length_loc_0_i_phi_fu_470_p4 = ap_phi_reg_pp0_iter0_length_loc_0_i_reg_467;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd1))) begin
        ap_phi_mux_length_new_1_i_phi_fu_493_p6 = add_ln330_fu_1707_p2;
    end else if ((((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0)))) begin
        ap_phi_mux_length_new_1_i_phi_fu_493_p6 = ap_phi_mux_length_loc_0_i_phi_fu_470_p4;
    end else begin
        ap_phi_mux_length_new_1_i_phi_fu_493_p6 = ap_phi_reg_pp0_iter0_length_new_1_i_reg_490;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (fsmState == 1'd0))) begin
        if ((rs_firstWord == 1'd0)) begin
            ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 = offset;
        end else if (((tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1))) begin
            ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 = {{payload_params_internal_dout[23:16]}};
        end else begin
            ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 = ap_phi_reg_pp0_iter0_offset_loc_0_i_reg_446;
        end
    end else begin
        ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 = ap_phi_reg_pp0_iter0_offset_loc_0_i_reg_446;
    end
end

always @ (*) begin
    if (((icmp_ln327_reg_2654 == 1'd1) & (tmp_i_46_reg_2559 == 1'd1) & (rs_firstWord_load_reg_2555 == 1'd0) & (fsmState_load_reg_2544 == 1'd0) & (length_V_1_reg_2658_pp0_iter0_reg == 6'd1))) begin
        ap_phi_mux_ref_tmp43_0_i_phi_fu_631_p128 = 64'd1;
    end else begin
        ap_phi_mux_ref_tmp43_0_i_phi_fu_631_p128 = ap_phi_reg_pp0_iter1_ref_tmp43_0_i_reg_565;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd1)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd1)))) begin
        ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_518_p14 = 1'd1;
    end else if (((fsmState_load_load_fu_1086_p1 == 1'd1) | ((tmp_i_nbreadreq_fu_412_p3 == 1'd0) & (rs_firstWord == 1'd1) & (fsmState == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd0) & (rs_firstWord == 1'd0) & (fsmState == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd0) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0)))) begin
        ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_518_p14 = 1'd0;
    end else begin
        ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_518_p14 = ap_phi_reg_pp0_iter0_rs_firstWord_flag_0_i_reg_515;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd0)))) begin
        ap_phi_mux_rs_firstWord_new_0_i_phi_fu_544_p14 = 1'd0;
    end else if ((((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd1)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd1)))) begin
        ap_phi_mux_rs_firstWord_new_0_i_phi_fu_544_p14 = icmp_ln346_fu_1745_p2;
    end else begin
        ap_phi_mux_rs_firstWord_new_0_i_phi_fu_544_p14 = ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_541;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_404_p3 == 1'd1) & (fsmState == 1'd0))) begin
        if (((rs_firstWord == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd0))) begin
            ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 = sendWord_last_V_1_fu_1664_p3;
        end else if (((rs_firstWord == 1'd0) & (icmp_ln327_fu_1673_p2 == 1'd1))) begin
            ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 = sendWord_last_V_2_fu_1720_p2;
        end else if (((tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1))) begin
            ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 = 1'd0;
        end else begin
            ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 = ap_phi_reg_pp0_iter0_sendWord_last_V_3_reg_503;
        end
    end else begin
        ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 = ap_phi_reg_pp0_iter0_sendWord_last_V_3_reg_503;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op31_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        payload_params_internal_blk_n = payload_params_internal_empty_n;
    end else begin
        payload_params_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (ap_predicate_op31_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        payload_params_internal_read = 1'b1;
    end else begin
        payload_params_internal_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (ap_predicate_op39_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        rx_internal_blk_n = rx_internal_empty_n;
    end else begin
        rx_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (ap_predicate_op39_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        rx_internal_read = 1'b1;
    end else begin
        rx_internal_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op421_write_state2 == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((ap_predicate_op383_write_state2 == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        rx_payload_blk_n = rx_payload_full_n;
    end else begin
        rx_payload_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((ap_predicate_op421_write_state2 == 1'b1)) begin
            rx_payload_din = zext_ln174_fu_2539_p1;
        end else if ((ap_predicate_op383_write_state2 == 1'b1)) begin
            rx_payload_din = p_s_fu_2337_p5;
        end else begin
            rx_payload_din = 'bx;
        end
    end else begin
        rx_payload_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (ap_predicate_op421_write_state2 == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (ap_predicate_op383_write_state2 == 1'b1) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        rx_payload_write = 1'b1;
    end else begin
        rx_payload_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        state_cut_payload = zext_ln285_fu_2085_p1;
    end else begin
        state_cut_payload = state_cut_payload_preg;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        state_cut_payload_ap_vld = 1'b1;
    end else begin
        state_cut_payload_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0))) & ~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign add_ln330_fu_1707_p2 = ($signed(ap_phi_mux_length_loc_0_i_phi_fu_470_p4) + $signed(16'd65472));

assign add_ln674_2_fu_1945_p2 = ($signed(trunc_ln674_fu_1931_p1) + $signed(7'd65));

assign add_ln674_3_fu_1224_p2 = ($signed(tmp_25_fu_1206_p3) + $signed(10'd513));

assign add_ln674_4_fu_1406_p2 = ($signed(trunc_ln674_4_fu_1392_p1) + $signed(7'd65));

assign add_ln674_5_fu_1584_p2 = ($signed(trunc_ln674_5_fu_1570_p1) + $signed(7'd65));

assign add_ln674_fu_1817_p2 = ($signed(tmp_15_fu_1799_p3) + $signed(10'd513));

assign and_ln391_2_fu_2505_p2 = (shl_ln391_1_fu_2493_p2 & lshr_ln391_1_fu_2499_p2);

assign and_ln391_fu_2422_p2 = (shl_ln391_fu_2410_p2 & lshr_ln391_fu_2416_p2);

assign and_ln414_1_fu_2190_p2 = (xor_ln414_fu_2184_p2 & p_Result_9_fu_2125_p2);

assign and_ln414_2_fu_2196_p2 = (select_ln414_3_fu_2160_p3 & and_ln414_fu_2178_p2);

assign and_ln414_4_fu_2289_p2 = (shl_ln414_3_fu_2277_p2 & lshr_ln414_5_fu_2283_p2);

assign and_ln414_5_fu_2301_p2 = (xor_ln414_1_fu_2295_p2 & p_Result_13_fu_2236_p2);

assign and_ln414_6_fu_2307_p2 = (select_ln414_7_fu_2271_p3 & and_ln414_4_fu_2289_p2);

assign and_ln414_fu_2178_p2 = (shl_ln414_1_fu_2166_p2 & lshr_ln414_3_fu_2172_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_111 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((ap_predicate_op39_read_state1 == 1'b1) & (rx_internal_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (payload_params_internal_empty_n == 1'b0)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_323 = (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0) & (currWord_last_V_fu_1148_p3 == 1'd1) & (ap_phi_mux_sendWord_last_V_3_phi_fu_506_p6 == 1'd0)));
end

always @ (*) begin
    ap_condition_357 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd0) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_361 = (~((ap_done_reg == 1'b1) | ((ap_predicate_op421_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0)) | ((ap_predicate_op383_write_state2 == 1'b1) & (rx_payload_full_n == 1'b0))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_365 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd63) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_370 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd62) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_375 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd61) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_380 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd60) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_385 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd59) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_390 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd58) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_395 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd57) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_400 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd56) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_405 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd55) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_410 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd54) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_415 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd53) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_420 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd52) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_425 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd51) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_430 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd50) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_435 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd49) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_440 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd48) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_445 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd47) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_450 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd46) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_455 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd45) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_460 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd44) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_465 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd43) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_470 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd42) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_475 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd41) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd40) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_485 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd39) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_49 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_490 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd38) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_495 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd37) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_500 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd36) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_505 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd35) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_510 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd34) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_515 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd33) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_520 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd32) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_525 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd31) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_530 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd30) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_535 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd29) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_540 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd28) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_545 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd27) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_550 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd26) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_555 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd25) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_560 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd24) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_565 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd23) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_570 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd22) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_575 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd21) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_580 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd20) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_585 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd19) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_590 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd18) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_595 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd17) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_60 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_600 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd16) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_605 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd15) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_610 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd14) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_615 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd13) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_620 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd12) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_625 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd11) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_630 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd10) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_635 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd9) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_640 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd8) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_645 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd7) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_650 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd6) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_655 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd5) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_660 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd4) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_665 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd3) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_670 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0) & (length_V_1_fu_1699_p3 == 6'd2) & (icmp_ln327_fu_1673_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_684 = ((length_V_fu_2065_p3 == 6'd0) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_687 = ((length_V_fu_2065_p3 == 6'd63) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_690 = ((length_V_fu_2065_p3 == 6'd62) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_693 = ((length_V_fu_2065_p3 == 6'd61) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_696 = ((length_V_fu_2065_p3 == 6'd60) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_699 = ((length_V_fu_2065_p3 == 6'd59) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_702 = ((length_V_fu_2065_p3 == 6'd58) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_705 = ((length_V_fu_2065_p3 == 6'd57) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_708 = ((length_V_fu_2065_p3 == 6'd56) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_711 = ((length_V_fu_2065_p3 == 6'd55) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_714 = ((length_V_fu_2065_p3 == 6'd54) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_717 = ((length_V_fu_2065_p3 == 6'd53) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_720 = ((length_V_fu_2065_p3 == 6'd52) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_723 = ((length_V_fu_2065_p3 == 6'd51) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_726 = ((length_V_fu_2065_p3 == 6'd50) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_729 = ((length_V_fu_2065_p3 == 6'd49) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_732 = ((length_V_fu_2065_p3 == 6'd48) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_735 = ((length_V_fu_2065_p3 == 6'd47) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_738 = ((length_V_fu_2065_p3 == 6'd46) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_741 = ((length_V_fu_2065_p3 == 6'd45) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_744 = ((length_V_fu_2065_p3 == 6'd44) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_747 = ((length_V_fu_2065_p3 == 6'd43) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_750 = ((length_V_fu_2065_p3 == 6'd42) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_753 = ((length_V_fu_2065_p3 == 6'd41) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_756 = ((length_V_fu_2065_p3 == 6'd40) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_759 = ((length_V_fu_2065_p3 == 6'd39) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_762 = ((length_V_fu_2065_p3 == 6'd38) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_765 = ((length_V_fu_2065_p3 == 6'd37) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_768 = ((length_V_fu_2065_p3 == 6'd36) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_771 = ((length_V_fu_2065_p3 == 6'd35) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_774 = ((length_V_fu_2065_p3 == 6'd34) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_777 = ((length_V_fu_2065_p3 == 6'd33) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_780 = ((length_V_fu_2065_p3 == 6'd32) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_783 = ((length_V_fu_2065_p3 == 6'd31) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_786 = ((length_V_fu_2065_p3 == 6'd30) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_789 = ((length_V_fu_2065_p3 == 6'd29) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_792 = ((length_V_fu_2065_p3 == 6'd28) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_795 = ((length_V_fu_2065_p3 == 6'd27) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_798 = ((length_V_fu_2065_p3 == 6'd26) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_801 = ((length_V_fu_2065_p3 == 6'd25) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_804 = ((length_V_fu_2065_p3 == 6'd24) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_807 = ((length_V_fu_2065_p3 == 6'd23) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_810 = ((length_V_fu_2065_p3 == 6'd22) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_813 = ((length_V_fu_2065_p3 == 6'd21) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_816 = ((length_V_fu_2065_p3 == 6'd20) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_819 = ((length_V_fu_2065_p3 == 6'd19) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_822 = ((length_V_fu_2065_p3 == 6'd18) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_825 = ((length_V_fu_2065_p3 == 6'd17) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_828 = ((length_V_fu_2065_p3 == 6'd16) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_831 = ((length_V_fu_2065_p3 == 6'd15) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_834 = ((length_V_fu_2065_p3 == 6'd14) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_837 = ((length_V_fu_2065_p3 == 6'd13) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_840 = ((length_V_fu_2065_p3 == 6'd12) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_843 = ((length_V_fu_2065_p3 == 6'd11) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_846 = ((length_V_fu_2065_p3 == 6'd10) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_849 = ((length_V_fu_2065_p3 == 6'd9) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_852 = ((length_V_fu_2065_p3 == 6'd8) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_855 = ((length_V_fu_2065_p3 == 6'd7) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_858 = ((length_V_fu_2065_p3 == 6'd6) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_861 = ((length_V_fu_2065_p3 == 6'd5) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_864 = ((length_V_fu_2065_p3 == 6'd4) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_867 = ((length_V_fu_2065_p3 == 6'd3) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_870 = ((length_V_fu_2065_p3 == 6'd2) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_873 = ((length_V_fu_2065_p3 == 6'd1) & (fsmState_load_load_fu_1086_p1 == 1'd1) & (icmp_ln366_fu_2039_p2 == 1'd1));
end

assign ap_phi_reg_pp0_iter0_length_flag_0_i_reg_456 = 'bx;

assign ap_phi_reg_pp0_iter0_length_flag_1_i_reg_476 = 'bx;

assign ap_phi_reg_pp0_iter0_length_loc_0_i_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_length_new_1_i_reg_490 = 'bx;

assign ap_phi_reg_pp0_iter0_offset_loc_0_i_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp43_0_i_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp93_0_i_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter0_rs_firstWord_flag_0_i_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_541 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_last_V_3_reg_503 = 'bx;

always @ (*) begin
    ap_predicate_op31_read_state1 = ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_predicate_op383_write_state2 = ((icmp_ln327_reg_2654 == 1'd1) & (tmp_i_46_reg_2559 == 1'd1) & (rs_firstWord_load_reg_2555 == 1'd0) & (fsmState_load_reg_2544 == 1'd0));
end

always @ (*) begin
    ap_predicate_op39_read_state1 = (((grp_nbreadreq_fu_404_p3 == 1'd1) & (rs_firstWord == 1'd0) & (fsmState == 1'd0)) | ((grp_nbreadreq_fu_404_p3 == 1'd1) & (tmp_i_nbreadreq_fu_412_p3 == 1'd1) & (rs_firstWord == 1'd1) & (fsmState == 1'd0)));
end

always @ (*) begin
    ap_predicate_op421_write_state2 = ((icmp_ln366_reg_2719 == 1'd1) & (fsmState_load_reg_2544 == 1'd1));
end

assign currWord_data_V_fu_1134_p1 = rx_internal_dout[511:0];

assign currWord_keep_V_fu_1138_p4 = {{rx_internal_dout[575:512]}};

assign currWord_last_V_fu_1148_p3 = rx_internal_dout[32'd576];

assign fsmState_load_load_fu_1086_p1 = fsmState;

assign grp_nbreadreq_fu_404_p3 = rx_internal_empty_n;

assign icmp_ln309_fu_1160_p2 = ((ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_1673_p2 = (($signed(ap_phi_mux_length_loc_0_i_phi_fu_470_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_1689_p2 = (($signed(tmp_36_fu_1679_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_1714_p2 = (($signed(add_ln330_fu_1707_p2) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_1745_p2 = ((ap_phi_mux_offset_loc_0_i_phi_fu_449_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln366_fu_2039_p2 = (($signed(length_r) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_2055_p2 = (($signed(tmp_21_fu_2045_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln391_1_fu_2023_p2 = ((sext_ln391_1_fu_2019_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_1895_p2 = ((sext_ln391_fu_1891_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_1510_p2 = ((sext_ln414_1_fu_1506_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_1332_p2 = ((sext_ln414_fu_1328_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_4_fu_1925_p2 = ((zext_ln674_18_fu_1921_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_5_fu_1200_p2 = ((zext_ln674_21_fu_1196_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_6_fu_1386_p2 = ((zext_ln674_25_fu_1382_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_7_fu_1564_p2 = ((zext_ln674_29_fu_1560_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_1793_p2 = ((zext_ln674_fu_1789_p1 != 23'd0) ? 1'b1 : 1'b0);

assign length_V_1_fu_1699_p3 = ((icmp_ln329_fu_1689_p2[0:0] == 1'b1) ? trunc_ln301_1_fu_1695_p1 : 6'd0);

assign length_V_1_reg_2658_pp0_iter0_reg = length_V_1_reg_2658;

assign length_V_fu_2065_p3 = ((icmp_ln368_fu_2055_p2[0:0] == 1'b1) ? trunc_ln301_fu_2061_p1 : 6'd0);

assign lshr_ln391_1_fu_2499_p2 = 64'd18446744073709551615 >> zext_ln391_3_fu_2489_p1;

assign lshr_ln391_fu_2416_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln391_1_fu_2406_p1;

assign lshr_ln414_1_fu_2461_p2 = 64'd18446744073709551615 >> zext_ln414_1_fu_2457_p1;

assign lshr_ln414_2_fu_2119_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_2_fu_2115_p1;

assign lshr_ln414_3_fu_2172_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_5_fu_2147_p1;

assign lshr_ln414_4_fu_2230_p2 = 64'd18446744073709551615 >> zext_ln414_6_fu_2226_p1;

assign lshr_ln414_5_fu_2283_p2 = 64'd18446744073709551615 >> zext_ln414_9_fu_2258_p1;

assign lshr_ln414_fu_2378_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_2374_p1;

assign lshr_ln674_10_fu_2446_p2 = 64'd18446744073709551615 >> zext_ln674_20_fu_2443_p1;

assign lshr_ln674_11_fu_1276_p2 = select_ln674_18_fu_1250_p3 >> zext_ln674_22_fu_1272_p1;

assign lshr_ln674_12_fu_2104_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_23_fu_2101_p1;

assign lshr_ln674_13_fu_1306_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_24_fu_1302_p1;

assign lshr_ln674_14_fu_1458_p2 = select_ln674_21_fu_1432_p3 >> zext_ln674_26_fu_1454_p1;

assign lshr_ln674_15_fu_2215_p2 = 64'd18446744073709551615 >> zext_ln674_27_fu_2212_p1;

assign lshr_ln674_16_fu_1484_p2 = 64'd18446744073709551615 >> zext_ln674_28_fu_1480_p1;

assign lshr_ln674_17_fu_1640_p2 = select_ln674_24_fu_1610_p3 >> zext_ln674_30_fu_1632_p1;

assign lshr_ln674_18_fu_1646_p2 = 64'd18446744073709551615 >> zext_ln674_31_fu_1636_p1;

assign lshr_ln674_8_fu_2363_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_17_fu_2360_p1;

assign lshr_ln674_9_fu_1997_p2 = select_ln674_15_fu_1971_p3 >> zext_ln674_19_fu_1993_p1;

assign lshr_ln674_fu_1869_p2 = select_ln674_12_fu_1843_p3 >> zext_ln674_16_fu_1865_p1;

assign or_ln_fu_2529_p4 = {{{{1'd1}, {sendWord_keep_V_1_fu_2523_p2}}}, {p_Result_19_fu_2434_p2}};

assign p_Result_10_fu_1312_p2 = (lshr_ln674_13_fu_1306_p2 & currWord_data_V_fu_1134_p1);

assign p_Result_11_fu_2202_p2 = (and_ln414_2_fu_2196_p2 | and_ln414_1_fu_2190_p2);

assign p_Result_12_fu_2221_p2 = (lshr_ln674_15_fu_2215_p2 & lshr_ln674_14_reg_2626);

assign p_Result_13_fu_2236_p2 = (p_Result_12_fu_2221_p2 & lshr_ln414_4_fu_2230_p2);

assign p_Result_14_fu_1490_p2 = (lshr_ln674_16_fu_1484_p2 & currWord_keep_V_fu_1138_p4);

assign p_Result_15_fu_2313_p2 = (and_ln414_6_fu_2307_p2 | and_ln414_5_fu_2301_p2);

assign p_Result_16_fu_1652_p2 = (lshr_ln674_18_fu_1646_p2 & lshr_ln674_17_fu_1640_p2);

assign p_Result_17_fu_2369_p2 = (lshr_ln674_reg_2672 & lshr_ln674_8_fu_2363_p2);

assign p_Result_18_fu_2384_p2 = (p_Result_17_fu_2369_p2 & lshr_ln414_fu_2378_p2);

assign p_Result_19_fu_2434_p2 = (xor_ln391_fu_2428_p2 & p_Result_18_fu_2384_p2);

assign p_Result_20_fu_2452_p2 = (lshr_ln674_9_reg_2698 & lshr_ln674_10_fu_2446_p2);

assign p_Result_21_fu_2467_p2 = (p_Result_20_fu_2452_p2 & lshr_ln414_1_fu_2461_p2);

assign p_Result_22_fu_2517_p2 = (xor_ln391_1_fu_2511_p2 & p_Result_21_fu_2467_p2);

assign p_Result_9_fu_2125_p2 = (p_Result_s_fu_2110_p2 & lshr_ln414_2_fu_2119_p2);

assign p_Result_s_fu_2110_p2 = (lshr_ln674_12_fu_2104_p2 & lshr_ln674_11_reg_2593);

assign p_s_fu_2337_p5 = {{{{{{447'd0}, {sendWord_last_V_2_reg_2662}}}, {sendWord_keep_V_5_fu_2331_p2}}}, {sendWord_data_V_3_fu_2319_p3}};

assign pp_length_fu_1112_p1 = payload_params_internal_dout[15:0];

assign select_ln391_1_fu_2396_p3 = ((icmp_ln391_reg_2677[0:0] == 1'b1) ? sub_ln391_reg_2688 : 10'd0);

assign select_ln391_2_fu_2473_p3 = ((icmp_ln391_1_reg_2703[0:0] == 1'b1) ? 7'd63 : trunc_ln391_1_reg_2709);

assign select_ln391_3_fu_2479_p3 = ((icmp_ln391_1_reg_2703[0:0] == 1'b1) ? sub_ln391_1_reg_2714 : 7'd0);

assign select_ln391_fu_2390_p3 = ((icmp_ln391_reg_2677[0:0] == 1'b1) ? 10'd511 : trunc_ln391_reg_2683);

assign select_ln414_1_fu_1348_p3 = ((icmp_ln414_fu_1332_p2[0:0] == 1'b1) ? sub_ln414_fu_1342_p2 : trunc_ln414_fu_1338_p1);

assign select_ln414_2_fu_2137_p3 = ((icmp_ln414_reg_2598[0:0] == 1'b1) ? sub_ln414_1_reg_2610 : 10'd0);

assign select_ln414_3_fu_2160_p3 = ((icmp_ln414_reg_2598[0:0] == 1'b1) ? tmp_29_fu_2151_p4 : shl_ln414_reg_2615);

assign select_ln414_4_fu_2242_p3 = ((icmp_ln414_1_reg_2631[0:0] == 1'b1) ? 7'd63 : trunc_ln414_1_reg_2638);

assign select_ln414_5_fu_1526_p3 = ((icmp_ln414_1_fu_1510_p2[0:0] == 1'b1) ? sub_ln414_2_fu_1520_p2 : trunc_ln414_1_fu_1516_p1);

assign select_ln414_6_fu_2248_p3 = ((icmp_ln414_1_reg_2631[0:0] == 1'b1) ? sub_ln414_3_reg_2643 : 7'd0);

assign select_ln414_7_fu_2271_p3 = ((icmp_ln414_1_reg_2631[0:0] == 1'b1) ? tmp_33_fu_2262_p4 : shl_ln414_2_reg_2648);

assign select_ln414_fu_2131_p3 = ((icmp_ln414_reg_2598[0:0] == 1'b1) ? 10'd511 : trunc_ln414_reg_2605);

assign select_ln674_12_fu_1843_p3 = ((icmp_ln674_fu_1793_p2[0:0] == 1'b1) ? tmp_16_fu_1807_p4 : prevWord_data_V);

assign select_ln674_13_fu_1851_p3 = ((icmp_ln674_fu_1793_p2[0:0] == 1'b1) ? sub_ln674_fu_1823_p2 : tmp_15_fu_1799_p3);

assign select_ln674_14_fu_1963_p3 = ((icmp_ln674_4_fu_1925_p2[0:0] == 1'b1) ? add_ln674_2_fu_1945_p2 : sub_ln674_15_fu_1957_p2);

assign select_ln674_15_fu_1971_p3 = ((icmp_ln674_4_fu_1925_p2[0:0] == 1'b1) ? tmp_19_fu_1935_p4 : prevWord_keep_V);

assign select_ln674_16_fu_1979_p3 = ((icmp_ln674_4_fu_1925_p2[0:0] == 1'b1) ? sub_ln674_14_fu_1951_p2 : trunc_ln674_fu_1931_p1);

assign select_ln674_17_fu_1242_p3 = ((icmp_ln674_5_fu_1200_p2[0:0] == 1'b1) ? add_ln674_3_fu_1224_p2 : sub_ln674_18_fu_1236_p2);

assign select_ln674_18_fu_1250_p3 = ((icmp_ln674_5_fu_1200_p2[0:0] == 1'b1) ? tmp_26_fu_1214_p4 : prevWord_data_V);

assign select_ln674_19_fu_1258_p3 = ((icmp_ln674_5_fu_1200_p2[0:0] == 1'b1) ? sub_ln674_17_fu_1230_p2 : tmp_25_fu_1206_p3);

assign select_ln674_20_fu_1424_p3 = ((icmp_ln674_6_fu_1386_p2[0:0] == 1'b1) ? add_ln674_4_fu_1406_p2 : sub_ln674_22_fu_1418_p2);

assign select_ln674_21_fu_1432_p3 = ((icmp_ln674_6_fu_1386_p2[0:0] == 1'b1) ? tmp_31_fu_1396_p4 : prevWord_keep_V);

assign select_ln674_22_fu_1440_p3 = ((icmp_ln674_6_fu_1386_p2[0:0] == 1'b1) ? sub_ln674_21_fu_1412_p2 : trunc_ln674_4_fu_1392_p1);

assign select_ln674_23_fu_1602_p3 = ((icmp_ln674_7_fu_1564_p2[0:0] == 1'b1) ? add_ln674_5_fu_1584_p2 : sub_ln674_26_fu_1596_p2);

assign select_ln674_24_fu_1610_p3 = ((icmp_ln674_7_fu_1564_p2[0:0] == 1'b1) ? tmp_35_fu_1574_p4 : currWord_keep_V_fu_1138_p4);

assign select_ln674_25_fu_1618_p3 = ((icmp_ln674_7_fu_1564_p2[0:0] == 1'b1) ? sub_ln674_25_fu_1590_p2 : trunc_ln674_5_fu_1570_p1);

assign select_ln674_fu_1835_p3 = ((icmp_ln674_fu_1793_p2[0:0] == 1'b1) ? add_ln674_fu_1817_p2 : sub_ln674_12_fu_1829_p2);

assign sendWord_data_V_3_fu_2319_p3 = ((icmp_ln309_reg_2582[0:0] == 1'b1) ? currWord_data_V_reg_2569 : p_Result_11_fu_2202_p2);

assign sendWord_keep_V_1_fu_2523_p2 = (p_Result_22_fu_2517_p2 & ap_phi_reg_pp0_iter1_ref_tmp93_0_i_reg_825);

assign sendWord_keep_V_4_fu_2325_p3 = ((icmp_ln309_reg_2582[0:0] == 1'b1) ? currWord_keep_V_reg_2574 : p_Result_15_fu_2313_p2);

assign sendWord_keep_V_5_fu_2331_p2 = (sendWord_keep_V_4_fu_2325_p3 & ap_phi_mux_ref_tmp43_0_i_phi_fu_631_p128);

assign sendWord_last_V_1_fu_1664_p3 = ((icmp_ln309_fu_1160_p2[0:0] == 1'b1) ? currWord_last_V_fu_1148_p3 : sendWord_last_V_fu_1658_p2);

assign sendWord_last_V_2_fu_1720_p2 = (sendWord_last_V_1_fu_1664_p3 | icmp_ln332_fu_1714_p2);

assign sendWord_last_V_fu_1658_p2 = ((p_Result_16_fu_1652_p2 == 64'd0) ? 1'b1 : 1'b0);

assign sext_ln391_1_fu_2019_p1 = $signed(tmp_20_fu_2009_p4);

assign sext_ln391_fu_1891_p1 = $signed(tmp_17_fu_1881_p4);

assign sext_ln414_1_fu_1506_p1 = $signed(tmp_32_fu_1496_p4);

assign sext_ln414_fu_1328_p1 = $signed(tmp_28_fu_1318_p4);

assign shl_ln1_fu_1174_p3 = {{ap_phi_mux_offset_loc_0_i_phi_fu_449_p4}, {3'd0}};

assign shl_ln391_1_fu_2493_p2 = 64'd18446744073709551615 << zext_ln391_2_fu_2485_p1;

assign shl_ln391_fu_2410_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln391_fu_2402_p1;

assign shl_ln414_1_fu_2166_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_4_fu_2143_p1;

assign shl_ln414_2_fu_1544_p2 = p_Result_14_fu_1490_p2 << zext_ln414_7_fu_1540_p1;

assign shl_ln414_3_fu_2277_p2 = 64'd18446744073709551615 << zext_ln414_8_fu_2254_p1;

assign shl_ln414_fu_1366_p2 = p_Result_10_fu_1312_p2 << zext_ln414_3_fu_1362_p1;

assign shl_ln_fu_1767_p3 = {{offset}, {3'd0}};

assign sub_ln316_fu_1290_p2 = (12'd512 - zext_ln315_fu_1182_p1);

assign sub_ln319_fu_1468_p2 = (9'd64 - zext_ln309_fu_1156_p1);

assign sub_ln358_fu_1875_p2 = (12'd512 - zext_ln357_1_fu_1775_p1);

assign sub_ln360_fu_2003_p2 = (9'd64 - zext_ln357_fu_1759_p1);

assign sub_ln391_1_fu_2033_p2 = (7'd63 - trunc_ln391_1_fu_2029_p1);

assign sub_ln391_fu_1905_p2 = (10'd511 - trunc_ln391_fu_1901_p1);

assign sub_ln414_1_fu_1356_p2 = (10'd511 - trunc_ln414_fu_1338_p1);

assign sub_ln414_2_fu_1520_p2 = (7'd63 - trunc_ln414_1_fu_1516_p1);

assign sub_ln414_3_fu_1534_p2 = (7'd63 - trunc_ln414_1_fu_1516_p1);

assign sub_ln414_fu_1342_p2 = (10'd511 - trunc_ln414_fu_1338_p1);

assign sub_ln674_12_fu_1829_p2 = (10'd511 - tmp_15_fu_1799_p3);

assign sub_ln674_13_fu_1859_p2 = (10'd511 - select_ln674_fu_1835_p3);

assign sub_ln674_14_fu_1951_p2 = (7'd63 - trunc_ln674_fu_1931_p1);

assign sub_ln674_15_fu_1957_p2 = (7'd63 - trunc_ln674_fu_1931_p1);

assign sub_ln674_16_fu_1987_p2 = (7'd63 - select_ln674_14_fu_1963_p3);

assign sub_ln674_17_fu_1230_p2 = (10'd511 - tmp_25_fu_1206_p3);

assign sub_ln674_18_fu_1236_p2 = (10'd511 - tmp_25_fu_1206_p3);

assign sub_ln674_19_fu_1266_p2 = (10'd511 - select_ln674_17_fu_1242_p3);

assign sub_ln674_20_fu_1296_p2 = ($signed(10'd512) - $signed(tmp_27_fu_1282_p3));

assign sub_ln674_21_fu_1412_p2 = (7'd63 - trunc_ln674_4_fu_1392_p1);

assign sub_ln674_22_fu_1418_p2 = (7'd63 - trunc_ln674_4_fu_1392_p1);

assign sub_ln674_23_fu_1448_p2 = (7'd63 - select_ln674_20_fu_1424_p3);

assign sub_ln674_24_fu_1474_p2 = ($signed(7'd64) - $signed(trunc_ln319_fu_1464_p1));

assign sub_ln674_25_fu_1590_p2 = (7'd63 - trunc_ln674_5_fu_1570_p1);

assign sub_ln674_26_fu_1596_p2 = (7'd63 - trunc_ln674_5_fu_1570_p1);

assign sub_ln674_27_fu_1626_p2 = (7'd63 - select_ln674_23_fu_1602_p3);

assign sub_ln674_fu_1823_p2 = (10'd511 - tmp_15_fu_1799_p3);

assign tmp_14_fu_1779_p4 = {{offset[7:6]}};

assign tmp_15_fu_1799_p3 = {{trunc_ln357_fu_1763_p1}, {3'd0}};

integer ap_tvar_int_0;

always @ (prevWord_data_V) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_16_fu_1807_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_16_fu_1807_p4[ap_tvar_int_0] = prevWord_data_V[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_17_fu_1881_p4 = {{sub_ln358_fu_1875_p2[11:9]}};

assign tmp_18_fu_1911_p4 = {{offset[7:6]}};

integer ap_tvar_int_1;

always @ (prevWord_keep_V) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_19_fu_1935_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_19_fu_1935_p4[ap_tvar_int_1] = prevWord_keep_V[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_20_fu_2009_p4 = {{sub_ln360_fu_2003_p2[8:6]}};

assign tmp_21_fu_2045_p4 = {{length_r[15:6]}};

assign tmp_23_fu_2093_p3 = {{trunc_ln315_2_fu_2089_p1}, {3'd0}};

assign tmp_24_fu_1186_p4 = {{ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[7:6]}};

assign tmp_25_fu_1206_p3 = {{trunc_ln315_1_fu_1170_p1}, {3'd0}};

integer ap_tvar_int_2;

always @ (prevWord_data_V) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_26_fu_1214_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_26_fu_1214_p4[ap_tvar_int_2] = prevWord_data_V[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_27_fu_1282_p3 = {{trunc_ln315_fu_1166_p1}, {3'd0}};

assign tmp_28_fu_1318_p4 = {{sub_ln316_fu_1290_p2[11:9]}};

integer ap_tvar_int_3;

always @ (shl_ln414_reg_2615) begin
    for (ap_tvar_int_3 = 512 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 511 - 0) begin
            tmp_29_fu_2151_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_29_fu_2151_p4[ap_tvar_int_3] = shl_ln414_reg_2615[511 - ap_tvar_int_3];
        end
    end
end

assign tmp_30_fu_1372_p4 = {{ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[7:6]}};

integer ap_tvar_int_4;

always @ (prevWord_keep_V) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 - 0) begin
            tmp_31_fu_1396_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_31_fu_1396_p4[ap_tvar_int_4] = prevWord_keep_V[63 - ap_tvar_int_4];
        end
    end
end

assign tmp_32_fu_1496_p4 = {{sub_ln319_fu_1468_p2[8:6]}};

integer ap_tvar_int_5;

always @ (shl_ln414_2_reg_2648) begin
    for (ap_tvar_int_5 = 64 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 63 - 0) begin
            tmp_33_fu_2262_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_33_fu_2262_p4[ap_tvar_int_5] = shl_ln414_2_reg_2648[63 - ap_tvar_int_5];
        end
    end
end

assign tmp_34_fu_1550_p4 = {{ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[7:6]}};

integer ap_tvar_int_6;

always @ (rx_internal_dout) begin
    for (ap_tvar_int_6 = 64 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 575 - 512) begin
            tmp_35_fu_1574_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_35_fu_1574_p4[ap_tvar_int_6] = rx_internal_dout[575 - ap_tvar_int_6];
        end
    end
end

assign tmp_36_fu_1679_p4 = {{ap_phi_mux_length_loc_0_i_phi_fu_470_p4[15:6]}};

assign tmp_fu_2352_p3 = {{trunc_ln357_1_fu_2349_p1}, {3'd0}};

assign tmp_i_nbreadreq_fu_412_p3 = payload_params_internal_empty_n;

assign trunc_ln301_1_fu_1695_p1 = ap_phi_mux_length_loc_0_i_phi_fu_470_p4[5:0];

assign trunc_ln301_fu_2061_p1 = length_r[5:0];

assign trunc_ln315_1_fu_1170_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[6:0];

assign trunc_ln315_2_fu_2089_p1 = offset_loc_0_i_reg_446[6:0];

assign trunc_ln315_fu_1166_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[6:0];

assign trunc_ln318_fu_2208_p1 = offset_loc_0_i_reg_446[6:0];

assign trunc_ln319_fu_1464_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[6:0];

assign trunc_ln357_1_fu_2349_p1 = offset_load_reg_2549[6:0];

assign trunc_ln357_fu_1763_p1 = offset[6:0];

assign trunc_ln359_fu_2440_p1 = offset_load_reg_2549[6:0];

assign trunc_ln391_1_fu_2029_p1 = sub_ln360_fu_2003_p2[6:0];

assign trunc_ln391_fu_1901_p1 = sub_ln358_fu_1875_p2[9:0];

assign trunc_ln414_1_fu_1516_p1 = sub_ln319_fu_1468_p2[6:0];

assign trunc_ln414_fu_1338_p1 = sub_ln316_fu_1290_p2[9:0];

assign trunc_ln674_4_fu_1392_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[6:0];

assign trunc_ln674_5_fu_1570_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4[6:0];

assign trunc_ln674_fu_1931_p1 = offset[6:0];

assign xor_ln391_1_fu_2511_p2 = (64'd18446744073709551615 ^ and_ln391_2_fu_2505_p2);

assign xor_ln391_fu_2428_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln391_fu_2422_p2);

assign xor_ln414_1_fu_2295_p2 = (64'd18446744073709551615 ^ and_ln414_4_fu_2289_p2);

assign xor_ln414_fu_2184_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_fu_2178_p2);

assign zext_ln174_fu_2539_p1 = or_ln_fu_2529_p4;

assign zext_ln285_fu_2085_p1 = fsmState_load_reg_2544;

assign zext_ln309_fu_1156_p1 = ap_phi_mux_offset_loc_0_i_phi_fu_449_p4;

assign zext_ln315_fu_1182_p1 = shl_ln1_fu_1174_p3;

assign zext_ln357_1_fu_1775_p1 = shl_ln_fu_1767_p3;

assign zext_ln357_fu_1759_p1 = offset;

assign zext_ln391_1_fu_2406_p1 = select_ln391_1_fu_2396_p3;

assign zext_ln391_2_fu_2485_p1 = select_ln391_2_fu_2473_p3;

assign zext_ln391_3_fu_2489_p1 = select_ln391_3_fu_2479_p3;

assign zext_ln391_fu_2402_p1 = select_ln391_fu_2390_p3;

assign zext_ln414_1_fu_2457_p1 = trunc_ln359_fu_2440_p1;

assign zext_ln414_2_fu_2115_p1 = tmp_23_fu_2093_p3;

assign zext_ln414_3_fu_1362_p1 = select_ln414_1_fu_1348_p3;

assign zext_ln414_4_fu_2143_p1 = select_ln414_fu_2131_p3;

assign zext_ln414_5_fu_2147_p1 = select_ln414_2_fu_2137_p3;

assign zext_ln414_6_fu_2226_p1 = trunc_ln318_fu_2208_p1;

assign zext_ln414_7_fu_1540_p1 = select_ln414_5_fu_1526_p3;

assign zext_ln414_8_fu_2254_p1 = select_ln414_4_fu_2242_p3;

assign zext_ln414_9_fu_2258_p1 = select_ln414_6_fu_2248_p3;

assign zext_ln414_fu_2374_p1 = tmp_fu_2352_p3;

assign zext_ln674_16_fu_1865_p1 = select_ln674_13_fu_1851_p3;

assign zext_ln674_17_fu_2360_p1 = sub_ln674_13_reg_2667;

assign zext_ln674_18_fu_1921_p1 = tmp_18_fu_1911_p4;

assign zext_ln674_19_fu_1993_p1 = select_ln674_16_fu_1979_p3;

assign zext_ln674_20_fu_2443_p1 = sub_ln674_16_reg_2693;

assign zext_ln674_21_fu_1196_p1 = tmp_24_fu_1186_p4;

assign zext_ln674_22_fu_1272_p1 = select_ln674_19_fu_1258_p3;

assign zext_ln674_23_fu_2101_p1 = sub_ln674_19_reg_2588;

assign zext_ln674_24_fu_1302_p1 = sub_ln674_20_fu_1296_p2;

assign zext_ln674_25_fu_1382_p1 = tmp_30_fu_1372_p4;

assign zext_ln674_26_fu_1454_p1 = select_ln674_22_fu_1440_p3;

assign zext_ln674_27_fu_2212_p1 = sub_ln674_23_reg_2621;

assign zext_ln674_28_fu_1480_p1 = sub_ln674_24_fu_1474_p2;

assign zext_ln674_29_fu_1560_p1 = tmp_34_fu_1550_p4;

assign zext_ln674_30_fu_1632_p1 = select_ln674_25_fu_1618_p3;

assign zext_ln674_31_fu_1636_p1 = sub_ln674_27_fu_1626_p2;

assign zext_ln674_fu_1789_p1 = tmp_14_fu_1779_p4;

always @ (posedge ap_clk) begin
    sub_ln674_19_reg_2588[0] <= 1'b0;
    trunc_ln414_reg_2605[2:0] <= 3'b000;
    sub_ln414_1_reg_2610[2:0] <= 3'b111;
    sub_ln674_13_reg_2667[0] <= 1'b0;
    trunc_ln391_reg_2683[2:0] <= 3'b000;
    sub_ln391_reg_2688[2:0] <= 3'b111;
    state_cut_payload_preg[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //rx_rdma_hdr_cut_payload_512_s
