RADIX hex
CDEBUG 0
DEBUGVARS {xt INOUT transactor_xt 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT xt:rsc(0)(0) xt_rsc_0_0_qb {scverify_top rtl xt_rsc_0_0_qb} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_web {scverify_top rtl xt_rsc_0_0_web} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_db {scverify_top rtl xt_rsc_0_0_db} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_adrb {scverify_top rtl xt_rsc_0_0_adrb} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_qa {scverify_top rtl xt_rsc_0_0_qa} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_wea {scverify_top rtl xt_rsc_0_0_wea} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_da {scverify_top rtl xt_rsc_0_0_da} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_adra {scverify_top rtl xt_rsc_0_0_adra} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_qb {scverify_top rtl xt_rsc_0_1_qb} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_web {scverify_top rtl xt_rsc_0_1_web} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_db {scverify_top rtl xt_rsc_0_1_db} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_adrb {scverify_top rtl xt_rsc_0_1_adrb} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_qa {scverify_top rtl xt_rsc_0_1_qa} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_wea {scverify_top rtl xt_rsc_0_1_wea} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_da {scverify_top rtl xt_rsc_0_1_da} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_adra {scverify_top rtl xt_rsc_0_1_adra} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_qb {scverify_top rtl xt_rsc_0_2_qb} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_web {scverify_top rtl xt_rsc_0_2_web} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_db {scverify_top rtl xt_rsc_0_2_db} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_adrb {scverify_top rtl xt_rsc_0_2_adrb} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_qa {scverify_top rtl xt_rsc_0_2_qa} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_wea {scverify_top rtl xt_rsc_0_2_wea} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_da {scverify_top rtl xt_rsc_0_2_da} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_adra {scverify_top rtl xt_rsc_0_2_adra} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_qb {scverify_top rtl xt_rsc_0_3_qb} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_web {scverify_top rtl xt_rsc_0_3_web} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_db {scverify_top rtl xt_rsc_0_3_db} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_adrb {scverify_top rtl xt_rsc_0_3_adrb} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_qa {scverify_top rtl xt_rsc_0_3_qa} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_wea {scverify_top rtl xt_rsc_0_3_wea} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_da {scverify_top rtl xt_rsc_0_3_da} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_adra {scverify_top rtl xt_rsc_0_3_adra} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_qb {scverify_top rtl xt_rsc_0_4_qb} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_web {scverify_top rtl xt_rsc_0_4_web} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_db {scverify_top rtl xt_rsc_0_4_db} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_adrb {scverify_top rtl xt_rsc_0_4_adrb} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_qa {scverify_top rtl xt_rsc_0_4_qa} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_wea {scverify_top rtl xt_rsc_0_4_wea} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_da {scverify_top rtl xt_rsc_0_4_da} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_adra {scverify_top rtl xt_rsc_0_4_adra} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_qb {scverify_top rtl xt_rsc_0_5_qb} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_web {scverify_top rtl xt_rsc_0_5_web} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_db {scverify_top rtl xt_rsc_0_5_db} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_adrb {scverify_top rtl xt_rsc_0_5_adrb} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_qa {scverify_top rtl xt_rsc_0_5_qa} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_wea {scverify_top rtl xt_rsc_0_5_wea} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_da {scverify_top rtl xt_rsc_0_5_da} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_adra {scverify_top rtl xt_rsc_0_5_adra} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_qb {scverify_top rtl xt_rsc_0_6_qb} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_web {scverify_top rtl xt_rsc_0_6_web} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_db {scverify_top rtl xt_rsc_0_6_db} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_adrb {scverify_top rtl xt_rsc_0_6_adrb} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_qa {scverify_top rtl xt_rsc_0_6_qa} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_wea {scverify_top rtl xt_rsc_0_6_wea} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_da {scverify_top rtl xt_rsc_0_6_da} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_adra {scverify_top rtl xt_rsc_0_6_adra} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_qb {scverify_top rtl xt_rsc_0_7_qb} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_web {scverify_top rtl xt_rsc_0_7_web} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_db {scverify_top rtl xt_rsc_0_7_db} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_adrb {scverify_top rtl xt_rsc_0_7_adrb} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_qa {scverify_top rtl xt_rsc_0_7_qa} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_wea {scverify_top rtl xt_rsc_0_7_wea} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_da {scverify_top rtl xt_rsc_0_7_da} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_adra {scverify_top rtl xt_rsc_0_7_adra} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWID {scverify_top rtl twiddle_rsc_0_0_AWID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWADDR {scverify_top rtl twiddle_rsc_0_0_AWADDR} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWLEN {scverify_top rtl twiddle_rsc_0_0_AWLEN} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWSIZE {scverify_top rtl twiddle_rsc_0_0_AWSIZE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWBURST {scverify_top rtl twiddle_rsc_0_0_AWBURST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWLOCK {scverify_top rtl twiddle_rsc_0_0_AWLOCK} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWCACHE {scverify_top rtl twiddle_rsc_0_0_AWCACHE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWPROT {scverify_top rtl twiddle_rsc_0_0_AWPROT} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWQOS {scverify_top rtl twiddle_rsc_0_0_AWQOS} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWREGION {scverify_top rtl twiddle_rsc_0_0_AWREGION} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWUSER {scverify_top rtl twiddle_rsc_0_0_AWUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWVALID {scverify_top rtl twiddle_rsc_0_0_AWVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_AWREADY {scverify_top rtl twiddle_rsc_0_0_AWREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WDATA {scverify_top rtl twiddle_rsc_0_0_WDATA} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WSTRB {scverify_top rtl twiddle_rsc_0_0_WSTRB} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WLAST {scverify_top rtl twiddle_rsc_0_0_WLAST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WUSER {scverify_top rtl twiddle_rsc_0_0_WUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WVALID {scverify_top rtl twiddle_rsc_0_0_WVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_WREADY {scverify_top rtl twiddle_rsc_0_0_WREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BID {scverify_top rtl twiddle_rsc_0_0_BID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BRESP {scverify_top rtl twiddle_rsc_0_0_BRESP} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BUSER {scverify_top rtl twiddle_rsc_0_0_BUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BVALID {scverify_top rtl twiddle_rsc_0_0_BVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_BREADY {scverify_top rtl twiddle_rsc_0_0_BREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARID {scverify_top rtl twiddle_rsc_0_0_ARID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARADDR {scverify_top rtl twiddle_rsc_0_0_ARADDR} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARLEN {scverify_top rtl twiddle_rsc_0_0_ARLEN} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARSIZE {scverify_top rtl twiddle_rsc_0_0_ARSIZE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARBURST {scverify_top rtl twiddle_rsc_0_0_ARBURST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARLOCK {scverify_top rtl twiddle_rsc_0_0_ARLOCK} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARCACHE {scverify_top rtl twiddle_rsc_0_0_ARCACHE} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARPROT {scverify_top rtl twiddle_rsc_0_0_ARPROT} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARQOS {scverify_top rtl twiddle_rsc_0_0_ARQOS} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARREGION {scverify_top rtl twiddle_rsc_0_0_ARREGION} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARUSER {scverify_top rtl twiddle_rsc_0_0_ARUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARVALID {scverify_top rtl twiddle_rsc_0_0_ARVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_ARREADY {scverify_top rtl twiddle_rsc_0_0_ARREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RID {scverify_top rtl twiddle_rsc_0_0_RID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RDATA {scverify_top rtl twiddle_rsc_0_0_RDATA} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RRESP {scverify_top rtl twiddle_rsc_0_0_RRESP} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RLAST {scverify_top rtl twiddle_rsc_0_0_RLAST} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RUSER {scverify_top rtl twiddle_rsc_0_0_RUSER} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RVALID {scverify_top rtl twiddle_rsc_0_0_RVALID} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_RREADY {scverify_top rtl twiddle_rsc_0_0_RREADY} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_tr_write_done {scverify_top rtl twiddle_rsc_0_0_tr_write_done} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_s_tdone {scverify_top rtl twiddle_rsc_0_0_s_tdone} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWID {scverify_top rtl twiddle_rsc_0_1_AWID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWADDR {scverify_top rtl twiddle_rsc_0_1_AWADDR} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWLEN {scverify_top rtl twiddle_rsc_0_1_AWLEN} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWSIZE {scverify_top rtl twiddle_rsc_0_1_AWSIZE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWBURST {scverify_top rtl twiddle_rsc_0_1_AWBURST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWLOCK {scverify_top rtl twiddle_rsc_0_1_AWLOCK} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWCACHE {scverify_top rtl twiddle_rsc_0_1_AWCACHE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWPROT {scverify_top rtl twiddle_rsc_0_1_AWPROT} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWQOS {scverify_top rtl twiddle_rsc_0_1_AWQOS} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWREGION {scverify_top rtl twiddle_rsc_0_1_AWREGION} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWUSER {scverify_top rtl twiddle_rsc_0_1_AWUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWVALID {scverify_top rtl twiddle_rsc_0_1_AWVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_AWREADY {scverify_top rtl twiddle_rsc_0_1_AWREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WDATA {scverify_top rtl twiddle_rsc_0_1_WDATA} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WSTRB {scverify_top rtl twiddle_rsc_0_1_WSTRB} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WLAST {scverify_top rtl twiddle_rsc_0_1_WLAST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WUSER {scverify_top rtl twiddle_rsc_0_1_WUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WVALID {scverify_top rtl twiddle_rsc_0_1_WVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_WREADY {scverify_top rtl twiddle_rsc_0_1_WREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BID {scverify_top rtl twiddle_rsc_0_1_BID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BRESP {scverify_top rtl twiddle_rsc_0_1_BRESP} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BUSER {scverify_top rtl twiddle_rsc_0_1_BUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BVALID {scverify_top rtl twiddle_rsc_0_1_BVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_BREADY {scverify_top rtl twiddle_rsc_0_1_BREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARID {scverify_top rtl twiddle_rsc_0_1_ARID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARADDR {scverify_top rtl twiddle_rsc_0_1_ARADDR} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARLEN {scverify_top rtl twiddle_rsc_0_1_ARLEN} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARSIZE {scverify_top rtl twiddle_rsc_0_1_ARSIZE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARBURST {scverify_top rtl twiddle_rsc_0_1_ARBURST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARLOCK {scverify_top rtl twiddle_rsc_0_1_ARLOCK} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARCACHE {scverify_top rtl twiddle_rsc_0_1_ARCACHE} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARPROT {scverify_top rtl twiddle_rsc_0_1_ARPROT} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARQOS {scverify_top rtl twiddle_rsc_0_1_ARQOS} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARREGION {scverify_top rtl twiddle_rsc_0_1_ARREGION} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARUSER {scverify_top rtl twiddle_rsc_0_1_ARUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARVALID {scverify_top rtl twiddle_rsc_0_1_ARVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_ARREADY {scverify_top rtl twiddle_rsc_0_1_ARREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RID {scverify_top rtl twiddle_rsc_0_1_RID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RDATA {scverify_top rtl twiddle_rsc_0_1_RDATA} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RRESP {scverify_top rtl twiddle_rsc_0_1_RRESP} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RLAST {scverify_top rtl twiddle_rsc_0_1_RLAST} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RUSER {scverify_top rtl twiddle_rsc_0_1_RUSER} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RVALID {scverify_top rtl twiddle_rsc_0_1_RVALID} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_RREADY {scverify_top rtl twiddle_rsc_0_1_RREADY} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_tr_write_done {scverify_top rtl twiddle_rsc_0_1_tr_write_done} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_s_tdone {scverify_top rtl twiddle_rsc_0_1_s_tdone} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWID {scverify_top rtl twiddle_rsc_0_2_AWID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWADDR {scverify_top rtl twiddle_rsc_0_2_AWADDR} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWLEN {scverify_top rtl twiddle_rsc_0_2_AWLEN} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWSIZE {scverify_top rtl twiddle_rsc_0_2_AWSIZE} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWBURST {scverify_top rtl twiddle_rsc_0_2_AWBURST} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWLOCK {scverify_top rtl twiddle_rsc_0_2_AWLOCK} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWCACHE {scverify_top rtl twiddle_rsc_0_2_AWCACHE} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWPROT {scverify_top rtl twiddle_rsc_0_2_AWPROT} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWQOS {scverify_top rtl twiddle_rsc_0_2_AWQOS} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWREGION {scverify_top rtl twiddle_rsc_0_2_AWREGION} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWUSER {scverify_top rtl twiddle_rsc_0_2_AWUSER} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWVALID {scverify_top rtl twiddle_rsc_0_2_AWVALID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_AWREADY {scverify_top rtl twiddle_rsc_0_2_AWREADY} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WDATA {scverify_top rtl twiddle_rsc_0_2_WDATA} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WSTRB {scverify_top rtl twiddle_rsc_0_2_WSTRB} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WLAST {scverify_top rtl twiddle_rsc_0_2_WLAST} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WUSER {scverify_top rtl twiddle_rsc_0_2_WUSER} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WVALID {scverify_top rtl twiddle_rsc_0_2_WVALID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_WREADY {scverify_top rtl twiddle_rsc_0_2_WREADY} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_BID {scverify_top rtl twiddle_rsc_0_2_BID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_BRESP {scverify_top rtl twiddle_rsc_0_2_BRESP} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_BUSER {scverify_top rtl twiddle_rsc_0_2_BUSER} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_BVALID {scverify_top rtl twiddle_rsc_0_2_BVALID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_BREADY {scverify_top rtl twiddle_rsc_0_2_BREADY} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARID {scverify_top rtl twiddle_rsc_0_2_ARID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARADDR {scverify_top rtl twiddle_rsc_0_2_ARADDR} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARLEN {scverify_top rtl twiddle_rsc_0_2_ARLEN} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARSIZE {scverify_top rtl twiddle_rsc_0_2_ARSIZE} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARBURST {scverify_top rtl twiddle_rsc_0_2_ARBURST} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARLOCK {scverify_top rtl twiddle_rsc_0_2_ARLOCK} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARCACHE {scverify_top rtl twiddle_rsc_0_2_ARCACHE} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARPROT {scverify_top rtl twiddle_rsc_0_2_ARPROT} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARQOS {scverify_top rtl twiddle_rsc_0_2_ARQOS} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARREGION {scverify_top rtl twiddle_rsc_0_2_ARREGION} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARUSER {scverify_top rtl twiddle_rsc_0_2_ARUSER} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARVALID {scverify_top rtl twiddle_rsc_0_2_ARVALID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_ARREADY {scverify_top rtl twiddle_rsc_0_2_ARREADY} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RID {scverify_top rtl twiddle_rsc_0_2_RID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RDATA {scverify_top rtl twiddle_rsc_0_2_RDATA} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RRESP {scverify_top rtl twiddle_rsc_0_2_RRESP} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RLAST {scverify_top rtl twiddle_rsc_0_2_RLAST} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RUSER {scverify_top rtl twiddle_rsc_0_2_RUSER} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RVALID {scverify_top rtl twiddle_rsc_0_2_RVALID} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_RREADY {scverify_top rtl twiddle_rsc_0_2_RREADY} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_tr_write_done {scverify_top rtl twiddle_rsc_0_2_tr_write_done} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_s_tdone {scverify_top rtl twiddle_rsc_0_2_s_tdone} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWID {scverify_top rtl twiddle_rsc_0_3_AWID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWADDR {scverify_top rtl twiddle_rsc_0_3_AWADDR} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWLEN {scverify_top rtl twiddle_rsc_0_3_AWLEN} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWSIZE {scverify_top rtl twiddle_rsc_0_3_AWSIZE} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWBURST {scverify_top rtl twiddle_rsc_0_3_AWBURST} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWLOCK {scverify_top rtl twiddle_rsc_0_3_AWLOCK} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWCACHE {scverify_top rtl twiddle_rsc_0_3_AWCACHE} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWPROT {scverify_top rtl twiddle_rsc_0_3_AWPROT} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWQOS {scverify_top rtl twiddle_rsc_0_3_AWQOS} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWREGION {scverify_top rtl twiddle_rsc_0_3_AWREGION} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWUSER {scverify_top rtl twiddle_rsc_0_3_AWUSER} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWVALID {scverify_top rtl twiddle_rsc_0_3_AWVALID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_AWREADY {scverify_top rtl twiddle_rsc_0_3_AWREADY} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WDATA {scverify_top rtl twiddle_rsc_0_3_WDATA} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WSTRB {scverify_top rtl twiddle_rsc_0_3_WSTRB} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WLAST {scverify_top rtl twiddle_rsc_0_3_WLAST} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WUSER {scverify_top rtl twiddle_rsc_0_3_WUSER} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WVALID {scverify_top rtl twiddle_rsc_0_3_WVALID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_WREADY {scverify_top rtl twiddle_rsc_0_3_WREADY} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_BID {scverify_top rtl twiddle_rsc_0_3_BID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_BRESP {scverify_top rtl twiddle_rsc_0_3_BRESP} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_BUSER {scverify_top rtl twiddle_rsc_0_3_BUSER} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_BVALID {scverify_top rtl twiddle_rsc_0_3_BVALID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_BREADY {scverify_top rtl twiddle_rsc_0_3_BREADY} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARID {scverify_top rtl twiddle_rsc_0_3_ARID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARADDR {scverify_top rtl twiddle_rsc_0_3_ARADDR} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARLEN {scverify_top rtl twiddle_rsc_0_3_ARLEN} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARSIZE {scverify_top rtl twiddle_rsc_0_3_ARSIZE} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARBURST {scverify_top rtl twiddle_rsc_0_3_ARBURST} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARLOCK {scverify_top rtl twiddle_rsc_0_3_ARLOCK} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARCACHE {scverify_top rtl twiddle_rsc_0_3_ARCACHE} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARPROT {scverify_top rtl twiddle_rsc_0_3_ARPROT} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARQOS {scverify_top rtl twiddle_rsc_0_3_ARQOS} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARREGION {scverify_top rtl twiddle_rsc_0_3_ARREGION} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARUSER {scverify_top rtl twiddle_rsc_0_3_ARUSER} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARVALID {scverify_top rtl twiddle_rsc_0_3_ARVALID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_ARREADY {scverify_top rtl twiddle_rsc_0_3_ARREADY} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RID {scverify_top rtl twiddle_rsc_0_3_RID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RDATA {scverify_top rtl twiddle_rsc_0_3_RDATA} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RRESP {scverify_top rtl twiddle_rsc_0_3_RRESP} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RLAST {scverify_top rtl twiddle_rsc_0_3_RLAST} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RUSER {scverify_top rtl twiddle_rsc_0_3_RUSER} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RVALID {scverify_top rtl twiddle_rsc_0_3_RVALID} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_RREADY {scverify_top rtl twiddle_rsc_0_3_RREADY} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_tr_write_done {scverify_top rtl twiddle_rsc_0_3_tr_write_done} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_s_tdone {scverify_top rtl twiddle_rsc_0_3_s_tdone} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWID {scverify_top rtl twiddle_h_rsc_0_0_AWID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWADDR {scverify_top rtl twiddle_h_rsc_0_0_AWADDR} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWLEN {scverify_top rtl twiddle_h_rsc_0_0_AWLEN} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWSIZE {scverify_top rtl twiddle_h_rsc_0_0_AWSIZE} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWBURST {scverify_top rtl twiddle_h_rsc_0_0_AWBURST} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWLOCK {scverify_top rtl twiddle_h_rsc_0_0_AWLOCK} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWCACHE {scverify_top rtl twiddle_h_rsc_0_0_AWCACHE} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWPROT {scverify_top rtl twiddle_h_rsc_0_0_AWPROT} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWQOS {scverify_top rtl twiddle_h_rsc_0_0_AWQOS} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWREGION {scverify_top rtl twiddle_h_rsc_0_0_AWREGION} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWUSER {scverify_top rtl twiddle_h_rsc_0_0_AWUSER} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWVALID {scverify_top rtl twiddle_h_rsc_0_0_AWVALID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_AWREADY {scverify_top rtl twiddle_h_rsc_0_0_AWREADY} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WDATA {scverify_top rtl twiddle_h_rsc_0_0_WDATA} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WSTRB {scverify_top rtl twiddle_h_rsc_0_0_WSTRB} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WLAST {scverify_top rtl twiddle_h_rsc_0_0_WLAST} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WUSER {scverify_top rtl twiddle_h_rsc_0_0_WUSER} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WVALID {scverify_top rtl twiddle_h_rsc_0_0_WVALID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_WREADY {scverify_top rtl twiddle_h_rsc_0_0_WREADY} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_BID {scverify_top rtl twiddle_h_rsc_0_0_BID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_BRESP {scverify_top rtl twiddle_h_rsc_0_0_BRESP} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_BUSER {scverify_top rtl twiddle_h_rsc_0_0_BUSER} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_BVALID {scverify_top rtl twiddle_h_rsc_0_0_BVALID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_BREADY {scverify_top rtl twiddle_h_rsc_0_0_BREADY} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARID {scverify_top rtl twiddle_h_rsc_0_0_ARID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARADDR {scverify_top rtl twiddle_h_rsc_0_0_ARADDR} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARLEN {scverify_top rtl twiddle_h_rsc_0_0_ARLEN} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARSIZE {scverify_top rtl twiddle_h_rsc_0_0_ARSIZE} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARBURST {scverify_top rtl twiddle_h_rsc_0_0_ARBURST} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARLOCK {scverify_top rtl twiddle_h_rsc_0_0_ARLOCK} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARCACHE {scverify_top rtl twiddle_h_rsc_0_0_ARCACHE} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARPROT {scverify_top rtl twiddle_h_rsc_0_0_ARPROT} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARQOS {scverify_top rtl twiddle_h_rsc_0_0_ARQOS} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARREGION {scverify_top rtl twiddle_h_rsc_0_0_ARREGION} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARUSER {scverify_top rtl twiddle_h_rsc_0_0_ARUSER} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARVALID {scverify_top rtl twiddle_h_rsc_0_0_ARVALID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_ARREADY {scverify_top rtl twiddle_h_rsc_0_0_ARREADY} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RID {scverify_top rtl twiddle_h_rsc_0_0_RID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RDATA {scverify_top rtl twiddle_h_rsc_0_0_RDATA} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RRESP {scverify_top rtl twiddle_h_rsc_0_0_RRESP} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RLAST {scverify_top rtl twiddle_h_rsc_0_0_RLAST} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RUSER {scverify_top rtl twiddle_h_rsc_0_0_RUSER} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RVALID {scverify_top rtl twiddle_h_rsc_0_0_RVALID} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_RREADY {scverify_top rtl twiddle_h_rsc_0_0_RREADY} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_tr_write_done {scverify_top rtl twiddle_h_rsc_0_0_tr_write_done} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_s_tdone {scverify_top rtl twiddle_h_rsc_0_0_s_tdone} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWID {scverify_top rtl twiddle_h_rsc_0_1_AWID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWADDR {scverify_top rtl twiddle_h_rsc_0_1_AWADDR} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWLEN {scverify_top rtl twiddle_h_rsc_0_1_AWLEN} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWSIZE {scverify_top rtl twiddle_h_rsc_0_1_AWSIZE} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWBURST {scverify_top rtl twiddle_h_rsc_0_1_AWBURST} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWLOCK {scverify_top rtl twiddle_h_rsc_0_1_AWLOCK} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWCACHE {scverify_top rtl twiddle_h_rsc_0_1_AWCACHE} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWPROT {scverify_top rtl twiddle_h_rsc_0_1_AWPROT} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWQOS {scverify_top rtl twiddle_h_rsc_0_1_AWQOS} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWREGION {scverify_top rtl twiddle_h_rsc_0_1_AWREGION} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWUSER {scverify_top rtl twiddle_h_rsc_0_1_AWUSER} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWVALID {scverify_top rtl twiddle_h_rsc_0_1_AWVALID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_AWREADY {scverify_top rtl twiddle_h_rsc_0_1_AWREADY} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WDATA {scverify_top rtl twiddle_h_rsc_0_1_WDATA} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WSTRB {scverify_top rtl twiddle_h_rsc_0_1_WSTRB} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WLAST {scverify_top rtl twiddle_h_rsc_0_1_WLAST} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WUSER {scverify_top rtl twiddle_h_rsc_0_1_WUSER} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WVALID {scverify_top rtl twiddle_h_rsc_0_1_WVALID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_WREADY {scverify_top rtl twiddle_h_rsc_0_1_WREADY} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_BID {scverify_top rtl twiddle_h_rsc_0_1_BID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_BRESP {scverify_top rtl twiddle_h_rsc_0_1_BRESP} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_BUSER {scverify_top rtl twiddle_h_rsc_0_1_BUSER} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_BVALID {scverify_top rtl twiddle_h_rsc_0_1_BVALID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_BREADY {scverify_top rtl twiddle_h_rsc_0_1_BREADY} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARID {scverify_top rtl twiddle_h_rsc_0_1_ARID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARADDR {scverify_top rtl twiddle_h_rsc_0_1_ARADDR} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARLEN {scverify_top rtl twiddle_h_rsc_0_1_ARLEN} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARSIZE {scverify_top rtl twiddle_h_rsc_0_1_ARSIZE} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARBURST {scverify_top rtl twiddle_h_rsc_0_1_ARBURST} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARLOCK {scverify_top rtl twiddle_h_rsc_0_1_ARLOCK} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARCACHE {scverify_top rtl twiddle_h_rsc_0_1_ARCACHE} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARPROT {scverify_top rtl twiddle_h_rsc_0_1_ARPROT} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARQOS {scverify_top rtl twiddle_h_rsc_0_1_ARQOS} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARREGION {scverify_top rtl twiddle_h_rsc_0_1_ARREGION} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARUSER {scverify_top rtl twiddle_h_rsc_0_1_ARUSER} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARVALID {scverify_top rtl twiddle_h_rsc_0_1_ARVALID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_ARREADY {scverify_top rtl twiddle_h_rsc_0_1_ARREADY} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RID {scverify_top rtl twiddle_h_rsc_0_1_RID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RDATA {scverify_top rtl twiddle_h_rsc_0_1_RDATA} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RRESP {scverify_top rtl twiddle_h_rsc_0_1_RRESP} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RLAST {scverify_top rtl twiddle_h_rsc_0_1_RLAST} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RUSER {scverify_top rtl twiddle_h_rsc_0_1_RUSER} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RVALID {scverify_top rtl twiddle_h_rsc_0_1_RVALID} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_RREADY {scverify_top rtl twiddle_h_rsc_0_1_RREADY} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_tr_write_done {scverify_top rtl twiddle_h_rsc_0_1_tr_write_done} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_s_tdone {scverify_top rtl twiddle_h_rsc_0_1_s_tdone} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWID {scverify_top rtl twiddle_h_rsc_0_2_AWID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWADDR {scverify_top rtl twiddle_h_rsc_0_2_AWADDR} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWLEN {scverify_top rtl twiddle_h_rsc_0_2_AWLEN} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWSIZE {scverify_top rtl twiddle_h_rsc_0_2_AWSIZE} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWBURST {scverify_top rtl twiddle_h_rsc_0_2_AWBURST} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWLOCK {scverify_top rtl twiddle_h_rsc_0_2_AWLOCK} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWCACHE {scverify_top rtl twiddle_h_rsc_0_2_AWCACHE} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWPROT {scverify_top rtl twiddle_h_rsc_0_2_AWPROT} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWQOS {scverify_top rtl twiddle_h_rsc_0_2_AWQOS} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWREGION {scverify_top rtl twiddle_h_rsc_0_2_AWREGION} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWUSER {scverify_top rtl twiddle_h_rsc_0_2_AWUSER} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWVALID {scverify_top rtl twiddle_h_rsc_0_2_AWVALID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_AWREADY {scverify_top rtl twiddle_h_rsc_0_2_AWREADY} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WDATA {scverify_top rtl twiddle_h_rsc_0_2_WDATA} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WSTRB {scverify_top rtl twiddle_h_rsc_0_2_WSTRB} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WLAST {scverify_top rtl twiddle_h_rsc_0_2_WLAST} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WUSER {scverify_top rtl twiddle_h_rsc_0_2_WUSER} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WVALID {scverify_top rtl twiddle_h_rsc_0_2_WVALID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_WREADY {scverify_top rtl twiddle_h_rsc_0_2_WREADY} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_BID {scverify_top rtl twiddle_h_rsc_0_2_BID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_BRESP {scverify_top rtl twiddle_h_rsc_0_2_BRESP} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_BUSER {scverify_top rtl twiddle_h_rsc_0_2_BUSER} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_BVALID {scverify_top rtl twiddle_h_rsc_0_2_BVALID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_BREADY {scverify_top rtl twiddle_h_rsc_0_2_BREADY} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARID {scverify_top rtl twiddle_h_rsc_0_2_ARID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARADDR {scverify_top rtl twiddle_h_rsc_0_2_ARADDR} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARLEN {scverify_top rtl twiddle_h_rsc_0_2_ARLEN} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARSIZE {scverify_top rtl twiddle_h_rsc_0_2_ARSIZE} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARBURST {scverify_top rtl twiddle_h_rsc_0_2_ARBURST} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARLOCK {scverify_top rtl twiddle_h_rsc_0_2_ARLOCK} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARCACHE {scverify_top rtl twiddle_h_rsc_0_2_ARCACHE} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARPROT {scverify_top rtl twiddle_h_rsc_0_2_ARPROT} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARQOS {scverify_top rtl twiddle_h_rsc_0_2_ARQOS} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARREGION {scverify_top rtl twiddle_h_rsc_0_2_ARREGION} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARUSER {scverify_top rtl twiddle_h_rsc_0_2_ARUSER} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARVALID {scverify_top rtl twiddle_h_rsc_0_2_ARVALID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_ARREADY {scverify_top rtl twiddle_h_rsc_0_2_ARREADY} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RID {scverify_top rtl twiddle_h_rsc_0_2_RID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RDATA {scverify_top rtl twiddle_h_rsc_0_2_RDATA} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RRESP {scverify_top rtl twiddle_h_rsc_0_2_RRESP} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RLAST {scverify_top rtl twiddle_h_rsc_0_2_RLAST} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RUSER {scverify_top rtl twiddle_h_rsc_0_2_RUSER} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RVALID {scverify_top rtl twiddle_h_rsc_0_2_RVALID} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_RREADY {scverify_top rtl twiddle_h_rsc_0_2_RREADY} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_tr_write_done {scverify_top rtl twiddle_h_rsc_0_2_tr_write_done} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_s_tdone {scverify_top rtl twiddle_h_rsc_0_2_s_tdone} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWID {scverify_top rtl twiddle_h_rsc_0_3_AWID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWADDR {scverify_top rtl twiddle_h_rsc_0_3_AWADDR} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWLEN {scverify_top rtl twiddle_h_rsc_0_3_AWLEN} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWSIZE {scverify_top rtl twiddle_h_rsc_0_3_AWSIZE} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWBURST {scverify_top rtl twiddle_h_rsc_0_3_AWBURST} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWLOCK {scverify_top rtl twiddle_h_rsc_0_3_AWLOCK} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWCACHE {scverify_top rtl twiddle_h_rsc_0_3_AWCACHE} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWPROT {scverify_top rtl twiddle_h_rsc_0_3_AWPROT} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWQOS {scverify_top rtl twiddle_h_rsc_0_3_AWQOS} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWREGION {scverify_top rtl twiddle_h_rsc_0_3_AWREGION} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWUSER {scverify_top rtl twiddle_h_rsc_0_3_AWUSER} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWVALID {scverify_top rtl twiddle_h_rsc_0_3_AWVALID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_AWREADY {scverify_top rtl twiddle_h_rsc_0_3_AWREADY} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WDATA {scverify_top rtl twiddle_h_rsc_0_3_WDATA} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WSTRB {scverify_top rtl twiddle_h_rsc_0_3_WSTRB} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WLAST {scverify_top rtl twiddle_h_rsc_0_3_WLAST} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WUSER {scverify_top rtl twiddle_h_rsc_0_3_WUSER} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WVALID {scverify_top rtl twiddle_h_rsc_0_3_WVALID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_WREADY {scverify_top rtl twiddle_h_rsc_0_3_WREADY} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_BID {scverify_top rtl twiddle_h_rsc_0_3_BID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_BRESP {scverify_top rtl twiddle_h_rsc_0_3_BRESP} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_BUSER {scverify_top rtl twiddle_h_rsc_0_3_BUSER} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_BVALID {scverify_top rtl twiddle_h_rsc_0_3_BVALID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_BREADY {scverify_top rtl twiddle_h_rsc_0_3_BREADY} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARID {scverify_top rtl twiddle_h_rsc_0_3_ARID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARADDR {scverify_top rtl twiddle_h_rsc_0_3_ARADDR} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARLEN {scverify_top rtl twiddle_h_rsc_0_3_ARLEN} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARSIZE {scverify_top rtl twiddle_h_rsc_0_3_ARSIZE} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARBURST {scverify_top rtl twiddle_h_rsc_0_3_ARBURST} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARLOCK {scverify_top rtl twiddle_h_rsc_0_3_ARLOCK} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARCACHE {scverify_top rtl twiddle_h_rsc_0_3_ARCACHE} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARPROT {scverify_top rtl twiddle_h_rsc_0_3_ARPROT} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARQOS {scverify_top rtl twiddle_h_rsc_0_3_ARQOS} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARREGION {scverify_top rtl twiddle_h_rsc_0_3_ARREGION} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARUSER {scverify_top rtl twiddle_h_rsc_0_3_ARUSER} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARVALID {scverify_top rtl twiddle_h_rsc_0_3_ARVALID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_ARREADY {scverify_top rtl twiddle_h_rsc_0_3_ARREADY} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RID {scverify_top rtl twiddle_h_rsc_0_3_RID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RDATA {scverify_top rtl twiddle_h_rsc_0_3_RDATA} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RRESP {scverify_top rtl twiddle_h_rsc_0_3_RRESP} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RLAST {scverify_top rtl twiddle_h_rsc_0_3_RLAST} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RUSER {scverify_top rtl twiddle_h_rsc_0_3_RUSER} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RVALID {scverify_top rtl twiddle_h_rsc_0_3_RVALID} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_RREADY {scverify_top rtl twiddle_h_rsc_0_3_RREADY} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_tr_write_done {scverify_top rtl twiddle_h_rsc_0_3_tr_write_done} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_s_tdone {scverify_top rtl twiddle_h_rsc_0_3_s_tdone} {}} {DUT {} xt_rsc_triosy_0_0_lz {scverify_top rtl xt_rsc_triosy_0_0_lz} {}} {DUT {} xt_rsc_triosy_0_1_lz {scverify_top rtl xt_rsc_triosy_0_1_lz} {}} {DUT {} xt_rsc_triosy_0_2_lz {scverify_top rtl xt_rsc_triosy_0_2_lz} {}} {DUT {} xt_rsc_triosy_0_3_lz {scverify_top rtl xt_rsc_triosy_0_3_lz} {}} {DUT {} xt_rsc_triosy_0_4_lz {scverify_top rtl xt_rsc_triosy_0_4_lz} {}} {DUT {} xt_rsc_triosy_0_5_lz {scverify_top rtl xt_rsc_triosy_0_5_lz} {}} {DUT {} xt_rsc_triosy_0_6_lz {scverify_top rtl xt_rsc_triosy_0_6_lz} {}} {DUT {} xt_rsc_triosy_0_7_lz {scverify_top rtl xt_rsc_triosy_0_7_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_0_0_lz {scverify_top rtl twiddle_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_rsc_triosy_0_1_lz {scverify_top rtl twiddle_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_rsc_triosy_0_2_lz {scverify_top rtl twiddle_rsc_triosy_0_2_lz} {}} {DUT {} twiddle_rsc_triosy_0_3_lz {scverify_top rtl twiddle_rsc_triosy_0_3_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_0_lz {scverify_top rtl twiddle_h_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_1_lz {scverify_top rtl twiddle_h_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_2_lz {scverify_top rtl twiddle_h_rsc_triosy_0_2_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_3_lz {scverify_top rtl twiddle_h_rsc_triosy_0_3_lz} {}} {OutputCompare xt xt-TRANS# {scverify_top user_tb xt_comp _compare_cnt_sig} blue} {OutputCompare xt xt-GOLDEN {scverify_top user_tb xt_comp _golden_sig} {}} {OutputCompare xt xt-DUT {scverify_top user_tb xt_comp _dut_sig} {}} {OutputCompare xt xt-ERR# {scverify_top user_tb xt_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} peaseNTT_core_inst {scverify_top rtl peaseNTT_core_inst peaseNTT_core_staller_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
