Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:28 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          4.9483                     2.5761 &   4.5761 r
  la_data_in[12] (net)                                   2   0.4388 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5761 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9891   4.9601   0.9500  -2.4129  -2.3874 &   2.1887 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   0.9500           -0.0522 &   2.1365 r
  mprj/buf_i[140] (net)                                  1   0.0037 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   0.9500   0.0000   0.0000 &   2.1365 r
  data arrival time                                                                                                  2.1365

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5351   1.0500   0.0000   0.7418 &   2.9367 r
  clock reconvergence pessimism                                                                           0.0000     2.9367
  clock uncertainty                                                                                       0.1000     3.0367
  library hold time                                                                     1.0000            0.1170     3.1537
  data required time                                                                                                 3.1537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1537
  data arrival time                                                                                                 -2.1365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1398 
  total derate : arrival time                                                                             0.1308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2707 

  slack (with derating applied) (VIOLATED)                                                               -1.0172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7466 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             3.6601                     1.8949 &   3.8949 r
  la_oenb[22] (net)                                      2   0.3231 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8949 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3939   3.6705   0.9500  -1.3785  -1.3310 &   2.5638 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0974   0.9500            0.0139 &   2.5778 r
  mprj/buf_i[86] (net)                                   1   0.0043 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0974   0.9500   0.0000   0.0000 &   2.5778 r
  data arrival time                                                                                                  2.5778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5488   1.0500   0.0000   0.8910 &   3.0860 r
  clock reconvergence pessimism                                                                           0.0000     3.0860
  clock uncertainty                                                                                       0.1000     3.1860
  library hold time                                                                     1.0000            0.1191     3.3051
  data required time                                                                                                 3.3051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3051
  data arrival time                                                                                                 -2.5778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (VIOLATED)                                                               -0.7273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5045 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             2.2743                     1.1898 &   3.1898 r
  la_oenb[18] (net)                                      2   0.1989 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1898 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3685   2.2795   0.9500  -0.7985  -0.7764 &   2.4134 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0795   0.9500            0.0801 &   2.4935 r
  mprj/buf_i[82] (net)                                   1   0.0053 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0795   0.9500   0.0000   0.0001 &   2.4935 r
  data arrival time                                                                                                  2.4935

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5484   1.0500   0.0000   0.7916 &   2.9866 r
  clock reconvergence pessimism                                                                           0.0000     2.9866
  clock uncertainty                                                                                       0.1000     3.0866
  library hold time                                                                     1.0000            0.1199     3.2065
  data required time                                                                                                 3.2065
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2065
  data arrival time                                                                                                 -2.4935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1896 

  slack (with derating applied) (VIOLATED)                                                               -0.7129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5233 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          3.6489                     1.9027 &   3.9027 r
  la_data_in[26] (net)                                   2   0.3229 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9027 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2438   3.6567   0.9500  -1.2935  -1.2531 &   2.6497 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1187   0.9500            0.0360 &   2.6856 r
  mprj/buf_i[154] (net)                                  2   0.0213 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0639   0.1187   0.9500  -0.0287  -0.0299 &   2.6558 r
  data arrival time                                                                                                  2.6558

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9334 &   3.1284 r
  clock reconvergence pessimism                                                                           0.0000     3.1284
  clock uncertainty                                                                                       0.1000     3.2284
  library hold time                                                                     1.0000            0.1165     3.3448
  data required time                                                                                                 3.3448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3448
  data arrival time                                                                                                 -2.6558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1490 
  total derate : arrival time                                                                             0.0736 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2225 

  slack (with derating applied) (VIOLATED)                                                               -0.6891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4665 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.4479                     1.7989 &   3.7989 r
  la_data_in[22] (net)                                   2   0.3051 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7989 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1599   3.4549   0.9500  -1.2384  -1.2055 &   2.5934 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   0.9500            0.0249 &   2.6183 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0043   0.0953   0.9500  -0.0011  -0.0011 &   2.6172 r
  data arrival time                                                                                                  2.6172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5488   1.0500   0.0000   0.8893 &   3.0842 r
  clock reconvergence pessimism                                                                           0.0000     3.0842
  clock uncertainty                                                                                       0.1000     3.1842
  library hold time                                                                     1.0000            0.1191     3.3034
  data required time                                                                                                 3.3034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3034
  data arrival time                                                                                                 -2.6172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1469 
  total derate : arrival time                                                                             0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (VIOLATED)                                                               -0.6862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4710 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.3608                     1.7519 &   3.7519 r
  la_oenb[21] (net)                                      2   0.2972 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7519 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0289   3.3679   0.9500  -1.1783  -1.1436 &   2.6083 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   0.9500            0.0291 &   2.6374 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0041   0.0943   0.9500  -0.0006  -0.0006 &   2.6369 r
  data arrival time                                                                                                  2.6369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5487   1.0500   0.0000   0.8894 &   3.0844 r
  clock reconvergence pessimism                                                                           0.0000     3.0844
  clock uncertainty                                                                                       0.1000     3.1844
  library hold time                                                                     1.0000            0.1192     3.3036
  data required time                                                                                                 3.3036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3036
  data arrival time                                                                                                 -2.6369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1469 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2123 

  slack (with derating applied) (VIOLATED)                                                               -0.6667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4544 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             3.6815                     1.8969 &   3.8969 r
  la_oenb[36] (net)                                      2   0.3245 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8969 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2904   3.6933   0.9500  -1.3212  -1.2610 &   2.6359 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0973   0.9500            0.0124 &   2.6483 r
  mprj/buf_i[100] (net)                                  1   0.0040 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0973   0.9500   0.0000   0.0000 &   2.6484 r
  data arrival time                                                                                                  2.6484

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8876 &   3.0825 r
  clock reconvergence pessimism                                                                           0.0000     3.0825
  clock uncertainty                                                                                       0.1000     3.1825
  library hold time                                                                     1.0000            0.1191     3.3016
  data required time                                                                                                 3.3016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3016
  data arrival time                                                                                                 -2.6484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1468 
  total derate : arrival time                                                                             0.0734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2201 

  slack (with derating applied) (VIOLATED)                                                               -0.6532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4331 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          3.3584                     1.7639 &   3.7639 r
  la_data_in[21] (net)                                   2   0.2956 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7639 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0290   3.3644   0.9500  -1.1894  -1.1608 &   2.6031 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0960   0.9500            0.0311 &   2.6343 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0960   0.9500   0.0000   0.0001 &   2.6343 r
  data arrival time                                                                                                  2.6343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5505   1.0500   0.0000   0.8637 &   3.0587 r
  clock reconvergence pessimism                                                                           0.0000     3.0587
  clock uncertainty                                                                                       0.1000     3.1587
  library hold time                                                                     1.0000            0.1191     3.2778
  data required time                                                                                                 3.2778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2778
  data arrival time                                                                                                 -2.6343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1457 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (VIOLATED)                                                               -0.6435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4321 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             3.4617                     1.8022 &   3.8022 r
  la_oenb[25] (net)                                      2   0.3061 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8022 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0153   3.4694   0.9500  -1.1674  -1.1254 &   2.6768 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1122   0.9500            0.0409 &   2.7177 r
  mprj/buf_i[89] (net)                                   2   0.0178 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0304   0.1122   0.9500  -0.0143  -0.0148 &   2.7030 r
  data arrival time                                                                                                  2.7030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5664   1.0500   0.0000   0.9284 &   3.1233 r
  clock reconvergence pessimism                                                                           0.0000     3.1233
  clock uncertainty                                                                                       0.1000     3.2233
  library hold time                                                                     1.0000            0.1173     3.3406
  data required time                                                                                                 3.3406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3406
  data arrival time                                                                                                 -2.7030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1487 
  total derate : arrival time                                                                             0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2153 

  slack (with derating applied) (VIOLATED)                                                               -0.6376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4224 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             3.4157                     1.7838 &   3.7838 r
  la_oenb[20] (net)                                      2   0.3023 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7838 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1104   3.4223   0.9500  -1.2104  -1.1787 &   2.6051 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0953   0.9500            0.0269 &   2.6320 r
  mprj/buf_i[84] (net)                                   1   0.0053 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0953   0.9500   0.0000   0.0000 &   2.6321 r
  data arrival time                                                                                                  2.6321

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5521   1.0500   0.0000   0.8442 &   3.0392 r
  clock reconvergence pessimism                                                                           0.0000     3.0392
  clock uncertainty                                                                                       0.1000     3.1392
  library hold time                                                                     1.0000            0.1191     3.2583
  data required time                                                                                                 3.2583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2583
  data arrival time                                                                                                 -2.6321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1447 
  total derate : arrival time                                                                             0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2115 

  slack (with derating applied) (VIOLATED)                                                               -0.6263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4147 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             3.5899                     1.8661 &   3.8661 r
  la_oenb[11] (net)                                      2   0.3173 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8661 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2530   3.5982   0.9500  -1.3055  -1.2648 &   2.6012 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0949   0.9500            0.0157 &   2.6169 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0949   0.9500   0.0000   0.0000 &   2.6169 r
  data arrival time                                                                                                  2.6169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5439   1.0500   0.0000   0.7766 &   2.9716 r
  clock reconvergence pessimism                                                                           0.0000     2.9716
  clock uncertainty                                                                                       0.1000     3.0716
  library hold time                                                                     1.0000            0.1192     3.1907
  data required time                                                                                                 3.1907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1907
  data arrival time                                                                                                 -2.6169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1415 
  total derate : arrival time                                                                             0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (VIOLATED)                                                               -0.5738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3606 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           3.7393                     1.9434 &   3.9434 r
  la_data_in[8] (net)                                    2   0.3306 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9434 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4913   3.7483   0.9500  -1.4357  -1.3941 &   2.5493 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0994   0.9500            0.0113 &   2.5606 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0994   0.9500   0.0000   0.0000 &   2.5606 r
  data arrival time                                                                                                  2.5606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5281   1.0500   0.0000   0.7162 &   2.9112 r
  clock reconvergence pessimism                                                                           0.0000     2.9112
  clock uncertainty                                                                                       0.1000     3.0112
  library hold time                                                                     1.0000            0.1190     3.1302
  data required time                                                                                                 3.1302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1302
  data arrival time                                                                                                 -2.5606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1386 
  total derate : arrival time                                                                             0.0783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2170 

  slack (with derating applied) (VIOLATED)                                                               -0.5696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3526 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           4.4915                     2.3171 &   4.3171 r
  la_data_in[0] (net)                                    2   0.3967 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3171 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5728   4.5058   0.9500  -1.9749  -1.9166 &   2.4005 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1119   0.9500           -0.0240 &   2.3765 r
  mprj/buf_i[128] (net)                                  1   0.0064 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1119   0.9500   0.0000   0.0001 &   2.3766 r
  data arrival time                                                                                                  2.3766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4907   1.0500   0.0000   0.5184 &   2.7134 r
  clock reconvergence pessimism                                                                           0.0000     2.7134
  clock uncertainty                                                                                       0.1000     2.8134
  library hold time                                                                     1.0000            0.1173     2.9307
  data required time                                                                                                 2.9307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9307
  data arrival time                                                                                                 -2.3766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1292 
  total derate : arrival time                                                                             0.1082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (VIOLATED)                                                               -0.5542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3168 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              3.7810                     1.9622 &   3.9622 r
  la_oenb[7] (net)                                       2   0.3341 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9622 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5065   3.7906   0.9500  -1.4247  -1.3800 &   2.5822 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   0.9500            0.0076 &   2.5898 r
  mprj/buf_i[71] (net)                                   1   0.0038 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0984   0.9500   0.0000   0.0000 &   2.5899 r
  data arrival time                                                                                                  2.5899

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5411   1.0500   0.0000   0.6954 &   2.8904 r
  clock reconvergence pessimism                                                                           0.0000     2.8904
  clock uncertainty                                                                                       0.1000     2.9904
  library hold time                                                                     1.0000            0.1190     3.1094
  data required time                                                                                                 3.1094
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1094
  data arrival time                                                                                                 -2.5899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1376 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2154 

  slack (with derating applied) (VIOLATED)                                                               -0.5195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3041 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             3.5895                     1.8482 &   3.8482 r
  la_oenb[41] (net)                                      2   0.3162 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8482 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9804   3.6009   0.9500  -1.1222  -1.0549 &   2.7932 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   0.9500            0.0310 &   2.8242 r
  mprj/buf_i[105] (net)                                  2   0.0138 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.1096   0.9500  -0.0095  -0.0098 &   2.8144 r
  data arrival time                                                                                                  2.8144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5662   1.0500   0.0000   0.9189 &   3.1139 r
  clock reconvergence pessimism                                                                           0.0000     3.1139
  clock uncertainty                                                                                       0.1000     3.2139
  library hold time                                                                     1.0000            0.1176     3.3315
  data required time                                                                                                 3.3315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3315
  data arrival time                                                                                                 -2.8144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1483 
  total derate : arrival time                                                                             0.0647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2130 

  slack (with derating applied) (VIOLATED)                                                               -0.5171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3041 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.6884                     0.3719 &   2.3719 f
  io_in[19] (net)                                        2   0.0993 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3719 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.6902   0.9500   0.0000   0.0189 &   2.3907 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0765   0.9500            0.2714 &   2.6621 f
  mprj/buf_i[211] (net)                                  2   0.0276 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0765   0.9500   0.0000   0.0006 &   2.6627 f
  data arrival time                                                                                                  2.6627

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7140 &   2.9089 r
  clock reconvergence pessimism                                                                           0.0000     2.9089
  clock uncertainty                                                                                       0.1000     3.0089
  library hold time                                                                     1.0000            0.1641     3.1730
  data required time                                                                                                 3.1730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1730
  data arrival time                                                                                                 -2.6627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1385 
  total derate : arrival time                                                                             0.0153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (VIOLATED)                                                               -0.5103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3565 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             3.5699                     1.8334 &   3.8334 r
  la_oenb[37] (net)                                      2   0.3142 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8334 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0573   3.5827   0.9500  -1.1396  -1.0693 &   2.7641 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   0.9500            0.0273 &   2.7914 r
  mprj/buf_i[101] (net)                                  2   0.0107 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   0.9500   0.0000   0.0001 &   2.7915 r
  data arrival time                                                                                                  2.7915

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8867 &   3.0817 r
  clock reconvergence pessimism                                                                           0.0000     3.0817
  clock uncertainty                                                                                       0.1000     3.1817
  library hold time                                                                     1.0000            0.1182     3.3000
  data required time                                                                                                 3.3000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3000
  data arrival time                                                                                                 -2.7915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2119 

  slack (with derating applied) (VIOLATED)                                                               -0.5084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2966 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             3.4334                     1.7818 &   3.7818 r
  la_oenb[26] (net)                                      2   0.3032 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7818 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7335   3.4420   0.9500  -1.0149  -0.9614 &   2.8204 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1145   0.9500            0.0446 &   2.8650 r
  mprj/buf_i[90] (net)                                   2   0.0203 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0189   0.1145   0.9500  -0.0090  -0.0092 &   2.8558 r
  data arrival time                                                                                                  2.8558

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9390 &   3.1340 r
  clock reconvergence pessimism                                                                           0.0000     3.1340
  clock uncertainty                                                                                       0.1000     3.2340
  library hold time                                                                     1.0000            0.1170     3.3510
  data required time                                                                                                 3.3510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3510
  data arrival time                                                                                                 -2.8558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1492 
  total derate : arrival time                                                                             0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2083 

  slack (with derating applied) (VIOLATED)                                                               -0.4951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2868 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             3.3766                     1.7509 &   3.7509 r
  la_oenb[23] (net)                                      2   0.2980 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7509 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7336   3.3854   0.9500  -1.0049  -0.9517 &   2.7991 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   0.9500            0.0325 &   2.8317 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0180   0.0986   0.9500  -0.0083  -0.0086 &   2.8231 r
  data arrival time                                                                                                  2.8231

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5657   1.0500   0.0000   0.9020 &   3.0970 r
  clock reconvergence pessimism                                                                           0.0000     3.0970
  clock uncertainty                                                                                       0.1000     3.1970
  library hold time                                                                     1.0000            0.1190     3.3160
  data required time                                                                                                 3.3160
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3160
  data arrival time                                                                                                 -2.8231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1475 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2053 

  slack (with derating applied) (VIOLATED)                                                               -0.4929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2876 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.2413                     0.6578 &   2.6578 f
  la_data_in[20] (net)                                   2   0.1790 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6578 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3927   1.2499   0.9500  -0.2361  -0.1883 &   2.4695 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0729   0.9500            0.3528 &   2.8223 f
  mprj/buf_i[148] (net)                                  1   0.0051 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0729   0.9500   0.0000   0.0000 &   2.8223 f
  data arrival time                                                                                                  2.8223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5533   1.0500   0.0000   0.8310 &   3.0259 r
  clock reconvergence pessimism                                                                           0.0000     3.0259
  clock uncertainty                                                                                       0.1000     3.1259
  library hold time                                                                     1.0000            0.1654     3.2913
  data required time                                                                                                 3.2913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2913
  data arrival time                                                                                                 -2.8223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1441 
  total derate : arrival time                                                                             0.0335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1776 

  slack (with derating applied) (VIOLATED)                                                               -0.4690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2914 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          1.2904                     0.6844 &   2.6844 f
  la_data_in[19] (net)                                   2   0.1821 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6844 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4665   1.2991   0.9500  -0.2737  -0.2263 &   2.4582 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0746   0.9500            0.3616 &   2.8198 f
  mprj/buf_i[147] (net)                                  1   0.0056 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0746   0.9500   0.0000   0.0001 &   2.8198 f
  data arrival time                                                                                                  2.8198

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5511   1.0500   0.0000   0.8033 &   2.9983 r
  clock reconvergence pessimism                                                                           0.0000     2.9983
  clock uncertainty                                                                                       0.1000     3.0983
  library hold time                                                                     1.0000            0.1647     3.2631
  data required time                                                                                                 3.2631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2631
  data arrival time                                                                                                 -2.8198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1428 
  total derate : arrival time                                                                             0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1787 

  slack (with derating applied) (VIOLATED)                                                               -0.4433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2645 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              4.0497                     2.0953 &   4.0953 r
  la_oenb[0] (net)                                       2   0.3577 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0953 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5898   4.0613   0.9500  -1.4968  -1.4361 &   2.6592 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1024   0.9500           -0.0052 &   2.6540 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1024   0.9500   0.0000   0.0000 &   2.6540 r
  data arrival time                                                                                                  2.6540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6634 &   2.8583 r
  clock reconvergence pessimism                                                                           0.0000     2.8583
  clock uncertainty                                                                                       0.1000     2.9583
  library hold time                                                                     1.0000            0.1186     3.0770
  data required time                                                                                                 3.0770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0770
  data arrival time                                                                                                 -2.6540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2183 

  slack (with derating applied) (VIOLATED)                                                               -0.4229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2046 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               3.4007                     1.7912 &   3.7912 r
  io_in[22] (net)                                        2   0.2998 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7912 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9281   3.4058   0.9500  -1.1223  -1.0939 &   2.6973 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1282   0.9500            0.0589 &   2.7562 r
  mprj/buf_i[214] (net)                                  2   0.0335 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0084   0.1282   0.9500  -0.0012  -0.0005 &   2.7557 r
  data arrival time                                                                                                  2.7557

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5109   1.0500   0.0000   0.7344 &   2.9293 r
  clock reconvergence pessimism                                                                           0.0000     2.9293
  clock uncertainty                                                                                       0.1000     3.0293
  library hold time                                                                     1.0000            0.1153     3.1446
  data required time                                                                                                 3.1446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1446
  data arrival time                                                                                                 -2.7557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1395 
  total derate : arrival time                                                                             0.0638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2033 

  slack (with derating applied) (VIOLATED)                                                               -0.3889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1857 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.8428                     0.4508 &   2.4508 f
  io_in[20] (net)                                        2   0.1216 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4508 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8460   0.9500   0.0000   0.0307 &   2.4816 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0811   0.9500            0.3005 &   2.7820 f
  mprj/buf_i[212] (net)                                  2   0.0270 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0811   0.9500   0.0000   0.0006 &   2.7827 f
  data arrival time                                                                                                  2.7827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7135 &   2.9085 r
  clock reconvergence pessimism                                                                           0.0000     2.9085
  clock uncertainty                                                                                       0.1000     3.0085
  library hold time                                                                     1.0000            0.1624     3.1709
  data required time                                                                                                 3.1709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1709
  data arrival time                                                                                                 -2.7827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1385 
  total derate : arrival time                                                                             0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1560 

  slack (with derating applied) (VIOLATED)                                                               -0.3882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2323 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          3.5613                     1.7970 &   3.7970 r
  la_data_in[60] (net)                                   2   0.3113 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7970 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8106   3.5854   0.9500  -1.0139  -0.9025 &   2.8944 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1444   0.9500            0.0632 &   2.9576 r
  mprj/buf_i[188] (net)                                  2   0.0460 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0713   0.1444   0.9500  -0.0376  -0.0383 &   2.9193 r
  data arrival time                                                                                                  2.9193

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5489   1.0500   0.0000   0.8938 &   3.0888 r
  clock reconvergence pessimism                                                                           0.0000     3.0888
  clock uncertainty                                                                                       0.1000     3.1888
  library hold time                                                                     1.0000            0.1132     3.3020
  data required time                                                                                                 3.3020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3020
  data arrival time                                                                                                 -2.9193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1471 
  total derate : arrival time                                                                             0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2116 

  slack (with derating applied) (VIOLATED)                                                               -0.3827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1711 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          2.7481                     1.4057 &   3.4057 r
  la_data_in[39] (net)                                   2   0.2400 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4057 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0405   2.7610   0.9500  -0.5822  -0.5082 &   2.8975 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0889   0.9500            0.0604 &   2.9579 r
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.0889   0.9500  -0.0073  -0.0076 &   2.9503 r
  data arrival time                                                                                                  2.9503

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8969 &   3.0918 r
  clock reconvergence pessimism                                                                           0.0000     3.0918
  clock uncertainty                                                                                       0.1000     3.1918
  library hold time                                                                     1.0000            0.1195     3.3113
  data required time                                                                                                 3.3113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3113
  data arrival time                                                                                                 -2.9503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1472 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1853 

  slack (with derating applied) (VIOLATED)                                                               -0.3609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1756 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.2820                     0.6771 &   2.6771 f
  la_oenb[28] (net)                                      2   0.1807 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6771 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1547   1.2920   0.9500  -0.0799  -0.0200 &   2.6571 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0954   0.9500            0.3806 &   3.0377 f
  mprj/buf_i[92] (net)                                   2   0.0280 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0418   0.0955   0.9500  -0.0045  -0.0042 &   3.0335 f
  data arrival time                                                                                                  3.0335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9307 &   3.1257 r
  clock reconvergence pessimism                                                                           0.0000     3.1257
  clock uncertainty                                                                                       0.1000     3.2257
  library hold time                                                                     1.0000            0.1571     3.3828
  data required time                                                                                                 3.3828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3828
  data arrival time                                                                                                 -3.0335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1488 
  total derate : arrival time                                                                             0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1765 

  slack (with derating applied) (VIOLATED)                                                               -0.3494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1729 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          1.3012                     0.6841 &   2.6841 f
  la_data_in[28] (net)                                   2   0.1855 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6841 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1356   1.3129   0.9500  -0.0783  -0.0113 &   2.6728 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0986   0.9500            0.3868 &   3.0595 f
  mprj/buf_i[156] (net)                                  2   0.0312 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0450   0.0986   0.9500  -0.0077  -0.0076 &   3.0519 f
  data arrival time                                                                                                  3.0519

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9412 &   3.1362 r
  clock reconvergence pessimism                                                                           0.0000     3.1362
  clock uncertainty                                                                                       0.1000     3.2362
  library hold time                                                                     1.0000            0.1560     3.3922
  data required time                                                                                                 3.3922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3922
  data arrival time                                                                                                 -3.0519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1493 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1778 

  slack (with derating applied) (VIOLATED)                                                               -0.3403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1625 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          3.0621                     1.5513 &   3.5513 r
  la_data_in[49] (net)                                   2   0.2678 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5513 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1782   3.0797   0.9500  -0.6669  -0.5698 &   2.9815 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1029   0.9500            0.0553 &   3.0368 r
  mprj/buf_i[177] (net)                                  2   0.0145 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.1029   0.9500  -0.0076  -0.0077 &   3.0291 r
  data arrival time                                                                                                  3.0291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9518 &   3.1468 r
  clock reconvergence pessimism                                                                           0.0000     3.1468
  clock uncertainty                                                                                       0.1000     3.2468
  library hold time                                                                     1.0000            0.1186     3.3654
  data required time                                                                                                 3.3654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3654
  data arrival time                                                                                                 -3.0291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1934 

  slack (with derating applied) (VIOLATED)                                                               -0.3363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1429 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          2.9488                     1.4988 &   3.4988 r
  la_data_in[48] (net)                                   2   0.2583 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4988 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0340   2.9643   0.9500  -0.6037  -0.5135 &   2.9853 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0978   0.9500            0.0571 &   3.0424 r
  mprj/buf_i[176] (net)                                  2   0.0118 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0223   0.0978   0.9500  -0.0110  -0.0114 &   3.0309 r
  data arrival time                                                                                                  3.0309

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9506 &   3.1456 r
  clock reconvergence pessimism                                                                           0.0000     3.1456
  clock uncertainty                                                                                       0.1000     3.2456
  library hold time                                                                     1.0000            0.1190     3.3647
  data required time                                                                                                 3.3647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3647
  data arrival time                                                                                                 -3.0309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1899 

  slack (with derating applied) (VIOLATED)                                                               -0.3337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1438 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          1.6950                     0.8693 &   2.8693 f
  la_data_in[44] (net)                                   2   0.2408 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8693 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5687   1.7097   0.9500  -0.3265  -0.2370 &   2.6323 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.4347 &   3.0670 f
  mprj/buf_i[172] (net)                                  2   0.0120 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.0919   0.9500  -0.0005  -0.0004 &   3.0666 f
  data arrival time                                                                                                  3.0666

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9409 &   3.1359 r
  clock reconvergence pessimism                                                                           0.0000     3.1359
  clock uncertainty                                                                                       0.1000     3.2359
  library hold time                                                                     1.0000            0.1584     3.3943
  data required time                                                                                                 3.3943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3943
  data arrival time                                                                                                 -3.0666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1493 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1941 

  slack (with derating applied) (VIOLATED)                                                               -0.3277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1336 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               0.9210                     0.4985 &   2.4985 f
  io_in[18] (net)                                        2   0.1335 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4985 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9236   0.9500   0.0000   0.0295 &   2.5280 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0849   0.9500            0.3165 &   2.8445 f
  mprj/buf_i[210] (net)                                  2   0.0288 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0849   0.9500   0.0000   0.0006 &   2.8451 f
  data arrival time                                                                                                  2.8451

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7140 &   2.9090 r
  clock reconvergence pessimism                                                                           0.0000     2.9090
  clock uncertainty                                                                                       0.1000     3.0090
  library hold time                                                                     1.0000            0.1610     3.1700
  data required time                                                                                                 3.1700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1700
  data arrival time                                                                                                 -2.8451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1385 
  total derate : arrival time                                                                             0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (VIOLATED)                                                               -0.3249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1681 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.4291                     0.7543 &   2.7543 f
  la_data_in[29] (net)                                   2   0.2057 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7543 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2744   1.4393   0.9500  -0.1506  -0.0851 &   2.6691 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0884   0.9500            0.3944 &   3.0635 f
  mprj/buf_i[157] (net)                                  2   0.0138 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.0884   0.9500  -0.0017  -0.0016 &   3.0619 f
  data arrival time                                                                                                  3.0619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5663   1.0500   0.0000   0.9210 &   3.1159 r
  clock reconvergence pessimism                                                                           0.0000     3.1159
  clock uncertainty                                                                                       0.1000     3.2159
  library hold time                                                                     1.0000            0.1597     3.3756
  data required time                                                                                                 3.3756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3756
  data arrival time                                                                                                 -3.0619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1484 
  total derate : arrival time                                                                             0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1806 

  slack (with derating applied) (VIOLATED)                                                               -0.3137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1331 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          2.9338                     1.4958 &   3.4958 r
  la_data_in[47] (net)                                   2   0.2562 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4958 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9886   2.9489   0.9500  -0.5802  -0.4905 &   3.0053 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1091   0.9500            0.0681 &   3.0734 r
  mprj/buf_i[175] (net)                                  2   0.0219 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0414   0.1091   0.9500  -0.0201  -0.0208 &   3.0527 r
  data arrival time                                                                                                  3.0527

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9523 &   3.1473 r
  clock reconvergence pessimism                                                                           0.0000     3.1473
  clock uncertainty                                                                                       0.1000     3.2473
  library hold time                                                                     1.0000            0.1177     3.3650
  data required time                                                                                                 3.3650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3650
  data arrival time                                                                                                 -3.0527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (VIOLATED)                                                               -0.3123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1226 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          1.6709                     0.8579 &   2.8579 f
  la_data_in[42] (net)                                   2   0.2375 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8579 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5524   1.6851   0.9500  -0.3167  -0.2295 &   2.6284 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.4314 &   3.0598 f
  mprj/buf_i[170] (net)                                  2   0.0124 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0052   0.0919   0.9500  -0.0004  -0.0003 &   3.0595 f
  data arrival time                                                                                                  3.0595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5661   1.0500   0.0000   0.9161 &   3.1111 r
  clock reconvergence pessimism                                                                           0.0000     3.1111
  clock uncertainty                                                                                       0.1000     3.2111
  library hold time                                                                     1.0000            0.1584     3.3695
  data required time                                                                                                 3.3695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3695
  data arrival time                                                                                                 -3.0595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1921 

  slack (with derating applied) (VIOLATED)                                                               -0.3100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1179 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.2205                     0.6413 &   2.6413 f
  la_oenb[29] (net)                                      2   0.1757 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6413 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.2313   0.9500   0.0000   0.0648 &   2.7061 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0831   0.9500            0.3596 &   3.0657 f
  mprj/buf_i[93] (net)                                   2   0.0143 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0205   0.0831   0.9500  -0.0020  -0.0019 &   3.0639 f
  data arrival time                                                                                                  3.0639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5661   1.0500   0.0000   0.9154 &   3.1104 r
  clock reconvergence pessimism                                                                           0.0000     3.1104
  clock uncertainty                                                                                       0.1000     3.2104
  library hold time                                                                     1.0000            0.1616     3.3720
  data required time                                                                                                 3.3720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3720
  data arrival time                                                                                                 -3.0639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1706 

  slack (with derating applied) (VIOLATED)                                                               -0.3081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1376 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             1.3338                     0.6975 &   2.6975 f
  la_oenb[27] (net)                                      2   0.1910 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6975 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1295   1.3460   0.9500  -0.0538   0.0154 &   2.7129 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0892   0.9500            0.3820 &   3.0949 f
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0152   0.0892   0.9500  -0.0015  -0.0013 &   3.0937 f
  data arrival time                                                                                                  3.0937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9412 &   3.1362 r
  clock reconvergence pessimism                                                                           0.0000     3.1362
  clock uncertainty                                                                                       0.1000     3.2362
  library hold time                                                                     1.0000            0.1594     3.3956
  data required time                                                                                                 3.3956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3956
  data arrival time                                                                                                 -3.0937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1493 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1760 

  slack (with derating applied) (VIOLATED)                                                               -0.3020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1260 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          1.7757                     0.9034 &   2.9034 f
  la_data_in[45] (net)                                   2   0.2516 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9034 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5760   1.7928   0.9500  -0.3420  -0.2426 &   2.6607 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0995   0.9500            0.4534 &   3.1141 f
  mprj/buf_i[173] (net)                                  2   0.0179 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0040   0.0995   0.9500  -0.0003  -0.0001 &   3.1140 f
  data arrival time                                                                                                  3.1140

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9499 &   3.1449 r
  clock reconvergence pessimism                                                                           0.0000     3.1449
  clock uncertainty                                                                                       0.1000     3.2449
  library hold time                                                                     1.0000            0.1556     3.4005
  data required time                                                                                                 3.4005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4005
  data arrival time                                                                                                 -3.1140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1969 

  slack (with derating applied) (VIOLATED)                                                               -0.2865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0896 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.2429                     0.6545 &   2.6545 f
  la_oenb[32] (net)                                      2   0.1790 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6545 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.2531   0.9500   0.0000   0.0655 &   2.7200 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0730   0.9500            0.3534 &   3.0734 f
  mprj/buf_i[96] (net)                                   1   0.0051 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0039   0.0730   0.9500  -0.0003  -0.0003 &   3.0731 f
  data arrival time                                                                                                  3.0731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8922 &   3.0871 r
  clock reconvergence pessimism                                                                           0.0000     3.0871
  clock uncertainty                                                                                       0.1000     3.1871
  library hold time                                                                     1.0000            0.1653     3.3525
  data required time                                                                                                 3.3525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3525
  data arrival time                                                                                                 -3.0731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (VIOLATED)                                                               -0.2794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1103 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          1.3811                     0.7218 &   2.7218 f
  la_data_in[30] (net)                                   2   0.1977 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7218 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1300   1.3938   0.9500  -0.0768  -0.0059 &   2.7159 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0852   0.9500            0.3849 &   3.1008 f
  mprj/buf_i[158] (net)                                  1   0.0122 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0488   0.0852   0.9500  -0.0092  -0.0095 &   3.0913 f
  data arrival time                                                                                                  3.0913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5660   1.0500   0.0000   0.9129 &   3.1079 r
  clock reconvergence pessimism                                                                           0.0000     3.1079
  clock uncertainty                                                                                       0.1000     3.2079
  library hold time                                                                     1.0000            0.1609     3.3688
  data required time                                                                                                 3.3688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3688
  data arrival time                                                                                                 -3.0913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1480 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1765 

  slack (with derating applied) (VIOLATED)                                                               -0.2775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1010 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.4977                     0.7775 &   2.7775 f
  la_data_in[43] (net)                                   2   0.2141 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7775 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2046   1.5141   0.9500  -0.1241  -0.0421 &   2.7354 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0987   0.9500            0.4149 &   3.1503 f
  mprj/buf_i[171] (net)                                  2   0.0245 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0570   0.0987   0.9500  -0.0142  -0.0146 &   3.1357 f
  data arrival time                                                                                                  3.1357

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9411 &   3.1361 r
  clock reconvergence pessimism                                                                           0.0000     3.1361
  clock uncertainty                                                                                       0.1000     3.2361
  library hold time                                                                     1.0000            0.1559     3.3920
  data required time                                                                                                 3.3920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3920
  data arrival time                                                                                                 -3.1357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1493 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (VIOLATED)                                                               -0.2563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0735 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.3369                     0.7114 &   2.7114 f
  la_data_in[11] (net)                                   2   0.1929 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7114 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3198   1.3440   0.9500  -0.1885  -0.1354 &   2.5760 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0742   0.9500            0.3677 &   2.9437 f
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0742   0.9500   0.0000   0.0000 &   2.9437 f
  data arrival time                                                                                                  2.9437

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5339   1.0500   0.0000   0.7370 &   2.9319 r
  clock reconvergence pessimism                                                                           0.0000     2.9319
  clock uncertainty                                                                                       0.1000     3.0319
  library hold time                                                                     1.0000            0.1649     3.1969
  data required time                                                                                                 3.1969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1969
  data arrival time                                                                                                 -2.9437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1717 

  slack (with derating applied) (VIOLATED)                                                               -0.2531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0814 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.6858                     0.8621 &   2.8621 f
  la_oenb[49] (net)                                      2   0.2393 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8621 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4000   1.7010   0.9500  -0.2313  -0.1343 &   2.7278 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0971   0.9500            0.4385 &   3.1663 f
  mprj/buf_i[113] (net)                                  2   0.0174 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0252   0.0971   0.9500  -0.0024  -0.0023 &   3.1640 f
  data arrival time                                                                                                  3.1640

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9463 &   3.1412 r
  clock reconvergence pessimism                                                                           0.0000     3.1412
  clock uncertainty                                                                                       0.1000     3.2412
  library hold time                                                                     1.0000            0.1565     3.3978
  data required time                                                                                                 3.3978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3978
  data arrival time                                                                                                 -3.1640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1496 
  total derate : arrival time                                                                             0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1901 

  slack (with derating applied) (VIOLATED)                                                               -0.2338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0437 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          1.3555                     0.7094 &   2.7094 f
  la_data_in[31] (net)                                   2   0.1942 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7094 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0533   1.3679   0.9500  -0.0297   0.0425 &   2.7519 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0831   0.9500            0.3792 &   3.1312 f
  mprj/buf_i[159] (net)                                  2   0.0111 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0118   0.0831   0.9500  -0.0011  -0.0011 &   3.1301 f
  data arrival time                                                                                                  3.1301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5658   1.0500   0.0000   0.9048 &   3.0998 r
  clock reconvergence pessimism                                                                           0.0000     3.0998
  clock uncertainty                                                                                       0.1000     3.1998
  library hold time                                                                     1.0000            0.1617     3.3615
  data required time                                                                                                 3.3615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3615
  data arrival time                                                                                                 -3.1301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1730 

  slack (with derating applied) (VIOLATED)                                                               -0.2314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0584 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.3432                     0.6987 &   2.6987 f
  la_oenb[42] (net)                                      2   0.1920 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6987 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3571   0.9500   0.0000   0.0786 &   2.7773 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0869   0.9500            0.3812 &   3.1585 f
  mprj/buf_i[106] (net)                                  2   0.0147 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0038   0.0869   0.9500  -0.0003  -0.0001 &   3.1584 f
  data arrival time                                                                                                  3.1584

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9340 &   3.1290 r
  clock reconvergence pessimism                                                                           0.0000     3.1290
  clock uncertainty                                                                                       0.1000     3.2290
  library hold time                                                                     1.0000            0.1603     3.3893
  data required time                                                                                                 3.3893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3893
  data arrival time                                                                                                 -3.1584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1490 
  total derate : arrival time                                                                             0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (VIOLATED)                                                               -0.2309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0576 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             1.3028                     0.6862 &   2.6862 f
  la_oenb[31] (net)                                      2   0.1835 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6862 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3134   0.9500   0.0000   0.0679 &   2.7541 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0844   0.9500            0.3726 &   3.1267 f
  mprj/buf_i[95] (net)                                   2   0.0133 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0844   0.9500   0.0000   0.0002 &   3.1268 f
  data arrival time                                                                                                  3.1268

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8925 &   3.0875 r
  clock reconvergence pessimism                                                                           0.0000     3.0875
  clock uncertainty                                                                                       0.1000     3.1875
  library hold time                                                                     1.0000            0.1612     3.3487
  data required time                                                                                                 3.3487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3487
  data arrival time                                                                                                 -3.1268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1702 

  slack (with derating applied) (VIOLATED)                                                               -0.2219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0517 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.3853                     0.7237 &   2.7237 f
  la_oenb[44] (net)                                      2   0.1983 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7237 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0519   1.3982   0.9500  -0.0045   0.0745 &   2.7982 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   0.9500            0.3875 &   3.1857 f
  mprj/buf_i[108] (net)                                  2   0.0138 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0250   0.0873   0.9500  -0.0024  -0.0023 &   3.1833 f
  data arrival time                                                                                                  3.1833

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9463 &   3.1413 r
  clock reconvergence pessimism                                                                           0.0000     3.1413
  clock uncertainty                                                                                       0.1000     3.2413
  library hold time                                                                     1.0000            0.1601     3.4014
  data required time                                                                                                 3.4014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4014
  data arrival time                                                                                                 -3.1833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1496 
  total derate : arrival time                                                                             0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (VIOLATED)                                                               -0.2180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0435 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          1.5432                     0.7990 &   2.7990 f
  la_data_in[38] (net)                                   2   0.2204 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7990 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2778   1.5610   0.9500  -0.1637  -0.0783 &   2.7207 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.4109 &   3.1316 f
  mprj/buf_i[166] (net)                                  2   0.0115 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0881   0.9500  -0.0005  -0.0004 &   3.1312 f
  data arrival time                                                                                                  3.1312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8920 &   3.0870 r
  clock reconvergence pessimism                                                                           0.0000     3.0870
  clock uncertainty                                                                                       0.1000     3.1870
  library hold time                                                                     1.0000            0.1598     3.3468
  data required time                                                                                                 3.3468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3468
  data arrival time                                                                                                 -3.1312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1818 

  slack (with derating applied) (VIOLATED)                                                               -0.2156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0338 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.1815                     0.6227 &   2.6227 f
  la_data_in[18] (net)                                   2   0.1701 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6227 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1909   0.9500   0.0000   0.0610 &   2.6837 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0711   0.9500            0.3425 &   3.0263 f
  mprj/buf_i[146] (net)                                  1   0.0047 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0711   0.9500   0.0000   0.0001 &   3.0263 f
  data arrival time                                                                                                  3.0263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5459   1.0500   0.0000   0.7799 &   2.9749 r
  clock reconvergence pessimism                                                                           0.0000     2.9749
  clock uncertainty                                                                                       0.1000     3.0749
  library hold time                                                                     1.0000            0.1660     3.2409
  data required time                                                                                                 3.2409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2409
  data arrival time                                                                                                 -3.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1417 
  total derate : arrival time                                                                             0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1629 

  slack (with derating applied) (VIOLATED)                                                               -0.2146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0517 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          3.2764                     1.6605 &   3.6605 r
  la_data_in[51] (net)                                   2   0.2871 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6605 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1407   3.2948   0.9500  -0.6525  -0.5472 &   3.1133 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   0.9500            0.0346 &   3.1479 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0296   0.0953   0.9500  -0.0131  -0.0136 &   3.1343 r
  data arrival time                                                                                                  3.1343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9342 &   3.1292 r
  clock reconvergence pessimism                                                                           0.0000     3.1292
  clock uncertainty                                                                                       0.1000     3.2292
  library hold time                                                                     1.0000            0.1192     3.3484
  data required time                                                                                                 3.3484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3484
  data arrival time                                                                                                 -3.1343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1490 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1914 

  slack (with derating applied) (VIOLATED)                                                               -0.2141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0227 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.5570                     0.8056 &   2.8056 f
  la_data_in[41] (net)                                   2   0.2224 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8056 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2651   1.5753   0.9500  -0.1636  -0.0772 &   2.7283 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0891   0.9500            0.4138 &   3.1421 f
  mprj/buf_i[169] (net)                                  2   0.0121 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0144   0.0891   0.9500  -0.0013  -0.0013 &   3.1408 f
  data arrival time                                                                                                  3.1408

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8996 &   3.0946 r
  clock reconvergence pessimism                                                                           0.0000     3.0946
  clock uncertainty                                                                                       0.1000     3.1946
  library hold time                                                                     1.0000            0.1594     3.3540
  data required time                                                                                                 3.3540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3540
  data arrival time                                                                                                 -3.1408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1474 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1824 

  slack (with derating applied) (VIOLATED)                                                               -0.2132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0308 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          3.5334                     1.8381 &   3.8381 r
  la_data_in[16] (net)                                   2   0.3124 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8381 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3818   3.5416   0.9500  -0.8549  -0.7929 &   3.0451 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   0.9500            0.0216 &   3.0667 r
  mprj/buf_i[144] (net)                                  1   0.0054 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0140   0.0972   0.9500  -0.0061  -0.0064 &   3.0603 r
  data arrival time                                                                                                  3.0603

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5510   1.0500   0.0000   0.8592 &   3.0542 r
  clock reconvergence pessimism                                                                           0.0000     3.0542
  clock uncertainty                                                                                       0.1000     3.1542
  library hold time                                                                     1.0000            0.1191     3.2732
  data required time                                                                                                 3.2732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2732
  data arrival time                                                                                                 -3.0603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1454 
  total derate : arrival time                                                                             0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1951 

  slack (with derating applied) (VIOLATED)                                                               -0.2129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0178 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.1993                     0.6371 &   2.6371 f
  la_oenb[17] (net)                                      2   0.1731 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6371 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.2070   0.9500   0.0000   0.0563 &   2.6934 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0715   0.9500            0.3452 &   3.0386 f
  mprj/buf_i[81] (net)                                   1   0.0047 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0715   0.9500   0.0000   0.0000 &   3.0386 f
  data arrival time                                                                                                  3.0386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5476   1.0500   0.0000   0.7895 &   2.9845 r
  clock reconvergence pessimism                                                                           0.0000     2.9845
  clock uncertainty                                                                                       0.1000     3.0845
  library hold time                                                                     1.0000            0.1659     3.2504
  data required time                                                                                                 3.2504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2504
  data arrival time                                                                                                 -3.0386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1421 
  total derate : arrival time                                                                             0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1633 

  slack (with derating applied) (VIOLATED)                                                               -0.2118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0485 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.2383                     0.6651 &   2.6651 f
  io_in[17] (net)                                        2   0.1796 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6651 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1939   1.2431   0.9500  -0.1240  -0.0815 &   2.5835 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0952   0.9500            0.3735 &   2.9570 f
  mprj/buf_i[209] (net)                                  2   0.0296 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0952   0.9500   0.0000   0.0007 &   2.9577 f
  data arrival time                                                                                                  2.9577

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7142 &   2.9092 r
  clock reconvergence pessimism                                                                           0.0000     2.9092
  clock uncertainty                                                                                       0.1000     3.0092
  library hold time                                                                     1.0000            0.1572     3.1664
  data required time                                                                                                 3.1664
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1664
  data arrival time                                                                                                 -2.9577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1385 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1670 

  slack (with derating applied) (VIOLATED)                                                               -0.2087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0417 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.4940                     1.8167 &   3.8167 r
  la_data_in[15] (net)                                   2   0.3088 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8167 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4925   3.5023   0.9500  -0.8998  -0.8411 &   2.9756 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   0.9500            0.0240 &   2.9997 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0972   0.9500   0.0000   0.0001 &   2.9997 r
  data arrival time                                                                                                  2.9997

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5472   1.0500   0.0000   0.7913 &   2.9862 r
  clock reconvergence pessimism                                                                           0.0000     2.9862
  clock uncertainty                                                                                       0.1000     3.0862
  library hold time                                                                     1.0000            0.1191     3.2053
  data required time                                                                                                 3.2053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2053
  data arrival time                                                                                                 -2.9997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1939 

  slack (with derating applied) (VIOLATED)                                                               -0.2056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0117 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          1.4575                     0.7624 &   2.7624 f
  la_data_in[33] (net)                                   2   0.2088 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7624 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1117   1.4705   0.9500  -0.0790  -0.0042 &   2.7581 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0803   0.9500            0.3915 &   3.1497 f
  mprj/buf_i[161] (net)                                  1   0.0070 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0803   0.9500   0.0000   0.0001 &   3.1497 f
  data arrival time                                                                                                  3.1497

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8919 &   3.0869 r
  clock reconvergence pessimism                                                                           0.0000     3.0869
  clock uncertainty                                                                                       0.1000     3.1869
  library hold time                                                                     1.0000            0.1627     3.3496
  data required time                                                                                                 3.3496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3496
  data arrival time                                                                                                 -3.1497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1757 

  slack (with derating applied) (VIOLATED)                                                               -0.1998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0241 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.5381                     0.7903 &   2.7903 f
  la_data_in[37] (net)                                   2   0.2186 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7903 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2263   1.5508   0.9500  -0.1341  -0.0461 &   2.7443 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0832   0.9500            0.4051 &   3.1494 f
  mprj/buf_i[165] (net)                                  1   0.0079 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0068   0.0832   0.9500  -0.0006  -0.0006 &   3.1488 f
  data arrival time                                                                                                  3.1488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8874 &   3.0824 r
  clock reconvergence pessimism                                                                           0.0000     3.0824
  clock uncertainty                                                                                       0.1000     3.1824
  library hold time                                                                     1.0000            0.1616     3.3440
  data required time                                                                                                 3.3440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3440
  data arrival time                                                                                                 -3.1488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1468 
  total derate : arrival time                                                                             0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1798 

  slack (with derating applied) (VIOLATED)                                                               -0.1952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0154 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             1.5469                     0.8029 &   2.8029 f
  la_oenb[38] (net)                                      2   0.2212 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8029 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2398   1.5638   0.9500  -0.1379  -0.0536 &   2.7493 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0836   0.9500            0.4073 &   3.1566 f
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0328   0.0836   0.9500  -0.0029  -0.0030 &   3.1537 f
  data arrival time                                                                                                  3.1537

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8923 &   3.0873 r
  clock reconvergence pessimism                                                                           0.0000     3.0873
  clock uncertainty                                                                                       0.1000     3.1873
  library hold time                                                                     1.0000            0.1614     3.3488
  data required time                                                                                                 3.3488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3488
  data arrival time                                                                                                 -3.1537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1803 

  slack (with derating applied) (VIOLATED)                                                               -0.1951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0148 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             1.4180                     0.7340 &   2.7340 f
  la_oenb[48] (net)                                      2   0.2025 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7340 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4344   0.9500   0.0000   0.0881 &   2.8221 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.3934 &   3.2156 f
  mprj/buf_i[112] (net)                                  2   0.0137 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0116   0.0881   0.9500  -0.0011  -0.0009 &   3.2146 f
  data arrival time                                                                                                  3.2146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9520 &   3.1469 r
  clock reconvergence pessimism                                                                           0.0000     3.1469
  clock uncertainty                                                                                       0.1000     3.2469
  library hold time                                                                     1.0000            0.1598     3.4067
  data required time                                                                                                 3.4067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4067
  data arrival time                                                                                                 -3.2146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1753 

  slack (with derating applied) (VIOLATED)                                                               -0.1921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0168 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          3.3427                     1.7431 &   3.7431 r
  la_data_in[17] (net)                                   2   0.2956 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7431 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3189   3.3496   0.9500  -0.8179  -0.7657 &   2.9774 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0932   0.9500            0.0292 &   3.0066 r
  mprj/buf_i[145] (net)                                  1   0.0045 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0932   0.9500   0.0000   0.0001 &   3.0066 r
  data arrival time                                                                                                  3.0066

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5459   1.0500   0.0000   0.7799 &   2.9749 r
  clock reconvergence pessimism                                                                           0.0000     2.9749
  clock uncertainty                                                                                       0.1000     3.0749
  library hold time                                                                     1.0000            0.1192     3.1942
  data required time                                                                                                 3.1942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1942
  data arrival time                                                                                                 -3.0066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1417 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1890 

  slack (with derating applied) (VIOLATED)                                                               -0.1875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0015 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.4117                     0.7360 &   2.7360 f
  la_data_in[32] (net)                                   2   0.2020 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7360 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0641   1.4250   0.9500  -0.0314   0.0460 &   2.7820 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0818   0.9500            0.3864 &   3.1684 f
  mprj/buf_i[160] (net)                                  1   0.0089 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0363   0.0818   0.9500  -0.0033  -0.0033 &   3.1651 f
  data arrival time                                                                                                  3.1651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8923 &   3.0873 r
  clock reconvergence pessimism                                                                           0.0000     3.0873
  clock uncertainty                                                                                       0.1000     3.1873
  library hold time                                                                     1.0000            0.1621     3.3494
  data required time                                                                                                 3.3494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3494
  data arrival time                                                                                                 -3.1651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (VIOLATED)                                                               -0.1843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0111 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             1.3495                     0.7063 &   2.7063 f
  la_oenb[33] (net)                                      2   0.1933 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7063 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3617   0.9500   0.0000   0.0741 &   2.7805 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.3818 &   3.1622 f
  mprj/buf_i[97] (net)                                   2   0.0144 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0033   0.0868   0.9500  -0.0003  -0.0001 &   3.1621 f
  data arrival time                                                                                                  3.1621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8889 &   3.0839 r
  clock reconvergence pessimism                                                                           0.0000     3.0839
  clock uncertainty                                                                                       0.1000     3.1839
  library hold time                                                                     1.0000            0.1603     3.3442
  data required time                                                                                                 3.3442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3442
  data arrival time                                                                                                 -3.1621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1469 
  total derate : arrival time                                                                             0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1709 

  slack (with derating applied) (VIOLATED)                                                               -0.1821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0112 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          3.2678                     1.6552 &   3.6552 r
  la_data_in[52] (net)                                   2   0.2860 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6552 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0640   3.2868   0.9500  -0.6065  -0.4963 &   3.1589 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0921   0.9500            0.0319 &   3.1907 r
  mprj/buf_i[180] (net)                                  1   0.0043 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0070   0.0921   0.9500  -0.0025  -0.0026 &   3.1882 r
  data arrival time                                                                                                  3.1882

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9507 &   3.1456 r
  clock reconvergence pessimism                                                                           0.0000     3.1456
  clock uncertainty                                                                                       0.1000     3.2456
  library hold time                                                                     1.0000            0.1193     3.3650
  data required time                                                                                                 3.3650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3650
  data arrival time                                                                                                 -3.1882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1893 

  slack (with derating applied) (VIOLATED)                                                               -0.1768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0125 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          1.5798                     0.8118 &   2.8118 f
  la_data_in[35] (net)                                   2   0.2245 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8118 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2545   1.5930   0.9500  -0.1504  -0.0600 &   2.7518 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0834   0.9500            0.4111 &   3.1629 f
  mprj/buf_i[163] (net)                                  1   0.0074 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0834   0.9500   0.0000   0.0001 &   3.1630 f
  data arrival time                                                                                                  3.1630

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5488   1.0500   0.0000   0.8827 &   3.0777 r
  clock reconvergence pessimism                                                                           0.0000     3.0777
  clock uncertainty                                                                                       0.1000     3.1777
  library hold time                                                                     1.0000            0.1615     3.3392
  data required time                                                                                                 3.3392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3392
  data arrival time                                                                                                 -3.1630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (VIOLATED)                                                               -0.1762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0047 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.5589                     0.8017 &   2.8017 f
  la_data_in[36] (net)                                   2   0.2216 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8017 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2398   1.5717   0.9500  -0.1384  -0.0493 &   2.7524 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0814   0.9500            0.4063 &   3.1587 f
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0066   0.0814   0.9500  -0.0006  -0.0005 &   3.1582 f
  data arrival time                                                                                                  3.1582

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5487   1.0500   0.0000   0.8757 &   3.0707 r
  clock reconvergence pessimism                                                                           0.0000     3.0707
  clock uncertainty                                                                                       0.1000     3.1707
  library hold time                                                                     1.0000            0.1623     3.3330
  data required time                                                                                                 3.3330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3330
  data arrival time                                                                                                 -3.1582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1462 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1796 

  slack (with derating applied) (VIOLATED)                                                               -0.1748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0048 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             1.4229                     0.7470 &   2.7470 f
  la_oenb[24] (net)                                      2   0.2041 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7470 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0566   1.4351   0.9500  -0.0276   0.0467 &   2.7937 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0893   0.9500            0.3946 &   3.1883 f
  mprj/buf_i[88] (net)                                   2   0.0150 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0147   0.0893   0.9500  -0.0014  -0.0013 &   3.1870 f
  data arrival time                                                                                                  3.1870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5658   1.0500   0.0000   0.9069 &   3.1019 r
  clock reconvergence pessimism                                                                           0.0000     3.1019
  clock uncertainty                                                                                       0.1000     3.2019
  library hold time                                                                     1.0000            0.1594     3.3613
  data required time                                                                                                 3.3613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3613
  data arrival time                                                                                                 -3.1870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1477 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1739 

  slack (with derating applied) (VIOLATED)                                                               -0.1742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0003 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             3.3217                     1.7282 &   3.7282 r
  la_oenb[16] (net)                                      2   0.2935 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7282 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2630   3.3291   0.9500  -0.7832  -0.7267 &   3.0015 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0930   0.9500            0.0302 &   3.0317 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0930   0.9500   0.0000   0.0001 &   3.0318 r
  data arrival time                                                                                                  3.0318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5474   1.0500   0.0000   0.7907 &   2.9857 r
  clock reconvergence pessimism                                                                           0.0000     2.9857
  clock uncertainty                                                                                       0.1000     3.0857
  library hold time                                                                     1.0000            0.1193     3.2049
  data required time                                                                                                 3.2049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2049
  data arrival time                                                                                                 -3.0318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1880 

  slack (with derating applied) (VIOLATED)                                                               -0.1731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0149 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             1.6298                     0.8430 &   2.8430 f
  la_oenb[43] (net)                                      2   0.2328 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8430 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2444   1.6490   0.9500  -0.1424  -0.0497 &   2.7933 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0959   0.9500            0.4303 &   3.2236 f
  mprj/buf_i[107] (net)                                  2   0.0173 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0049   0.0959   0.9500  -0.0004  -0.0002 &   3.2234 f
  data arrival time                                                                                                  3.2234

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9411 &   3.1360 r
  clock reconvergence pessimism                                                                           0.0000     3.1360
  clock uncertainty                                                                                       0.1000     3.2360
  library hold time                                                                     1.0000            0.1570     3.3930
  data required time                                                                                                 3.3930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3930
  data arrival time                                                                                                 -3.2234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1493 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1844 

  slack (with derating applied) (VIOLATED)                                                               -0.1696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0148 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.4715                     0.7599 &   2.7599 f
  la_oenb[46] (net)                                      2   0.2100 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7599 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1299   1.4892   0.9500  -0.0243   0.0670 &   2.8270 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0985   0.9500            0.4114 &   3.2383 f
  mprj/buf_i[110] (net)                                  2   0.0250 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0326   0.0985   0.9500  -0.0043  -0.0041 &   3.2342 f
  data arrival time                                                                                                  3.2342

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9521 &   3.1471 r
  clock reconvergence pessimism                                                                           0.0000     3.1471
  clock uncertainty                                                                                       0.1000     3.2471
  library hold time                                                                     1.0000            0.1560     3.4031
  data required time                                                                                                 3.4031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4031
  data arrival time                                                                                                 -3.2342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1778 

  slack (with derating applied) (VIOLATED)                                                               -0.1689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0089 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.4450                     0.7494 &   2.7494 f
  la_oenb[50] (net)                                      2   0.2065 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7494 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4615   0.9500   0.0000   0.0889 &   2.8384 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0822   0.9500            0.3919 &   3.2303 f
  mprj/buf_i[114] (net)                                  1   0.0086 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0425   0.0822   0.9500  -0.0039  -0.0040 &   3.2263 f
  data arrival time                                                                                                  3.2263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9341 &   3.1291 r
  clock reconvergence pessimism                                                                           0.0000     3.1291
  clock uncertainty                                                                                       0.1000     3.2291
  library hold time                                                                     1.0000            0.1620     3.3911
  data required time                                                                                                 3.3911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3911
  data arrival time                                                                                                 -3.2263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1490 
  total derate : arrival time                                                                             0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (VIOLATED)                                                               -0.1647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0098 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.5576                     0.7989 &   2.7989 f
  la_oenb[52] (net)                                      2   0.2213 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7989 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1605   1.5713   0.9500  -0.0565   0.0417 &   2.8406 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0808   0.9500            0.4057 &   3.2463 f
  mprj/buf_i[116] (net)                                  1   0.0057 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0193   0.0808   0.9500  -0.0017  -0.0017 &   3.2446 f
  data arrival time                                                                                                  3.2446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9508 &   3.1457 r
  clock reconvergence pessimism                                                                           0.0000     3.1457
  clock uncertainty                                                                                       0.1000     3.2457
  library hold time                                                                     1.0000            0.1625     3.4082
  data required time                                                                                                 3.4082
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4082
  data arrival time                                                                                                 -3.2446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1794 

  slack (with derating applied) (VIOLATED)                                                               -0.1636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0158 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               4.2139                     2.1543 &   4.1543 r
  io_in[24] (net)                                        2   0.3709 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1543 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2734   4.2296   0.9500  -1.2797  -1.1787 &   2.9756 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   0.9500            0.0239 &   2.9995 r
  mprj/buf_i[216] (net)                                  2   0.0346 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0332   0.1414   0.9500  -0.0179  -0.0180 &   2.9815 r
  data arrival time                                                                                                  2.9815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7350 &   2.9300 r
  clock reconvergence pessimism                                                                           0.0000     2.9300
  clock uncertainty                                                                                       0.1000     3.0300
  library hold time                                                                     1.0000            0.1136     3.1436
  data required time                                                                                                 3.1436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1436
  data arrival time                                                                                                 -2.9815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1395 
  total derate : arrival time                                                                             0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2144 

  slack (with derating applied) (VIOLATED)                                                               -0.1621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0523 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.4632                     0.7594 &   2.7594 f
  la_oenb[47] (net)                                      2   0.2091 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7594 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4789   0.9500   0.0000   0.0886 &   2.8479 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0907   0.9500            0.4021 &   3.2500 f
  mprj/buf_i[111] (net)                                  2   0.0155 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0299   0.0907   0.9500  -0.0028  -0.0027 &   3.2473 f
  data arrival time                                                                                                  3.2473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9520 &   3.1470 r
  clock reconvergence pessimism                                                                           0.0000     3.1470
  clock uncertainty                                                                                       0.1000     3.2470
  library hold time                                                                     1.0000            0.1589     3.4059
  data required time                                                                                                 3.4059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4059
  data arrival time                                                                                                 -3.2473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (VIOLATED)                                                               -0.1586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0172 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.3673                     1.7474 &   3.7474 r
  la_oenb[15] (net)                                      2   0.2973 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7474 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2749   3.3757   0.9500  -0.7857  -0.7233 &   3.0241 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   0.9500            0.0367 &   3.0608 r
  mprj/buf_i[79] (net)                                   1   0.0107 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0265   0.1021   0.9500  -0.0132  -0.0137 &   3.0471 r
  data arrival time                                                                                                  3.0471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5472   1.0500   0.0000   0.7914 &   2.9864 r
  clock reconvergence pessimism                                                                           0.0000     2.9864
  clock uncertainty                                                                                       0.1000     3.0864
  library hold time                                                                     1.0000            0.1187     3.2051
  data required time                                                                                                 3.2051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2051
  data arrival time                                                                                                 -3.0471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1894 

  slack (with derating applied) (VIOLATED)                                                               -0.1580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0315 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.3468                     0.7104 &   2.7104 f
  la_oenb[8] (net)                                       2   0.1937 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7104 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2714   1.3563   0.9500  -0.1591  -0.0980 &   2.6124 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0741   0.9500            0.3695 &   2.9818 f
  mprj/buf_i[72] (net)                                   1   0.0041 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0741   0.9500   0.0000   0.0000 &   2.9818 f
  data arrival time                                                                                                  2.9818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5375   1.0500   0.0000   0.6789 &   2.8739 r
  clock reconvergence pessimism                                                                           0.0000     2.8739
  clock uncertainty                                                                                       0.1000     2.9739
  library hold time                                                                     1.0000            0.1649     3.1389
  data required time                                                                                                 3.1389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1389
  data arrival time                                                                                                 -2.9818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1369 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1679 

  slack (with derating applied) (VIOLATED)                                                               -0.1570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0109 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.3413                     0.7088 &   2.7088 f
  la_data_in[14] (net)                                   2   0.1931 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7088 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0728   1.3504   0.9500  -0.0491   0.0155 &   2.7243 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0764   0.9500            0.3707 &   3.0950 f
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0764   0.9500   0.0000   0.0001 &   3.0951 f
  data arrival time                                                                                                  3.0951

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5472   1.0500   0.0000   0.7914 &   2.9864 r
  clock reconvergence pessimism                                                                           0.0000     2.9864
  clock uncertainty                                                                                       0.1000     3.0864
  library hold time                                                                     1.0000            0.1641     3.2505
  data required time                                                                                                 3.2505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2505
  data arrival time                                                                                                 -3.0951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (VIOLATED)                                                               -0.1554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0123 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             1.5101                     0.7875 &   2.7875 f
  la_oenb[51] (net)                                      2   0.2162 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7875 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1148   1.5246   0.9500  -0.0111   0.0772 &   2.8647 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0817   0.9500            0.4001 &   3.2648 f
  mprj/buf_i[115] (net)                                  1   0.0071 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.0817   0.9500  -0.0011  -0.0011 &   3.2637 f
  data arrival time                                                                                                  3.2637

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9489 &   3.1439 r
  clock reconvergence pessimism                                                                           0.0000     3.1439
  clock uncertainty                                                                                       0.1000     3.2439
  library hold time                                                                     1.0000            0.1622     3.4060
  data required time                                                                                                 3.4060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4060
  data arrival time                                                                                                 -3.2637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1497 
  total derate : arrival time                                                                             0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (VIOLATED)                                                               -0.1423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0337 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             1.4997                     0.7940 &   2.7940 f
  la_oenb[34] (net)                                      2   0.2162 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7940 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1117   1.5099   0.9500  -0.0675   0.0065 &   2.8005 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0805   0.9500            0.3970 &   3.1975 f
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0805   0.9500   0.0000   0.0001 &   3.1976 f
  data arrival time                                                                                                  3.1976

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5480   1.0500   0.0000   0.8773 &   3.0723 r
  clock reconvergence pessimism                                                                           0.0000     3.0723
  clock uncertainty                                                                                       0.1000     3.1723
  library hold time                                                                     1.0000            0.1626     3.3349
  data required time                                                                                                 3.3349
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3349
  data arrival time                                                                                                 -3.1976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1463 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1747 

  slack (with derating applied) (VIOLATED)                                                               -0.1373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0373 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.4356                     0.7582 &   2.7582 f
  la_oenb[40] (net)                                      2   0.2064 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7582 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4465   0.9500   0.0000   0.0761 &   2.8344 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0841   0.9500            0.3916 &   3.2259 f
  mprj/buf_i[104] (net)                                  2   0.0103 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0841   0.9500   0.0000   0.0001 &   3.2260 f
  data arrival time                                                                                                  3.2260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8990 &   3.0940 r
  clock reconvergence pessimism                                                                           0.0000     3.0940
  clock uncertainty                                                                                       0.1000     3.1940
  library hold time                                                                     1.0000            0.1613     3.3553
  data required time                                                                                                 3.3553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3553
  data arrival time                                                                                                 -3.2260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1720 

  slack (with derating applied) (VIOLATED)                                                               -0.1293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0427 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.2276                     0.6478 &   2.6478 f
  la_data_in[9] (net)                                    2   0.1768 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6478 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2373   0.9500   0.0000   0.0631 &   2.7109 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0703   0.9500            0.3485 &   3.0594 f
  mprj/buf_i[137] (net)                                  1   0.0031 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0703   0.9500   0.0000   0.0000 &   3.0594 f
  data arrival time                                                                                                  3.0594

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5307   1.0500   0.0000   0.7251 &   2.9201 r
  clock reconvergence pessimism                                                                           0.0000     2.9201
  clock uncertainty                                                                                       0.1000     3.0201
  library hold time                                                                     1.0000            0.1664     3.1864
  data required time                                                                                                 3.1864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1864
  data arrival time                                                                                                 -3.0594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1390 
  total derate : arrival time                                                                             0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1607 

  slack (with derating applied) (VIOLATED)                                                               -0.1270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0337 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              1.3114                     0.6938 &   2.6938 f
  la_oenb[9] (net)                                       2   0.1874 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.6938 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2174   1.3213   0.9500  -0.1372  -0.0767 &   2.6171 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0727   0.9500            0.3631 &   2.9801 f
  mprj/buf_i[73] (net)                                   1   0.0036 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0727   0.9500   0.0000   0.0000 &   2.9801 f
  data arrival time                                                                                                  2.9801

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5299   1.0500   0.0000   0.6466 &   2.8416 r
  clock reconvergence pessimism                                                                           0.0000     2.8416
  clock uncertainty                                                                                       0.1000     2.9416
  library hold time                                                                     1.0000            0.1655     3.1071
  data required time                                                                                                 3.1071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1071
  data arrival time                                                                                                 -2.9801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1353 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (VIOLATED)                                                               -0.1269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0379 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.3876                     1.7512 &   3.7512 r
  la_oenb[14] (net)                                      2   0.2986 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7512 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2548   3.3971   0.9500  -0.7731  -0.7043 &   3.0469 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0982   0.9500            0.0314 &   3.0784 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0982   0.9500   0.0000   0.0001 &   3.0785 r
  data arrival time                                                                                                  3.0785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5474   1.0500   0.0000   0.7907 &   2.9856 r
  clock reconvergence pessimism                                                                           0.0000     2.9856
  clock uncertainty                                                                                       0.1000     3.0856
  library hold time                                                                     1.0000            0.1190     3.2047
  data required time                                                                                                 3.2047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2047
  data arrival time                                                                                                 -3.0785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1881 

  slack (with derating applied) (VIOLATED)                                                               -0.1262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0619 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          3.5923                     1.8712 &   3.8712 r
  la_data_in[13] (net)                                   2   0.3177 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8712 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4122   3.6001   0.9500  -0.8665  -0.8058 &   3.0654 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0951   0.9500            0.0158 &   3.0811 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0951   0.9500   0.0000   0.0000 &   3.0812 r
  data arrival time                                                                                                  3.0812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5472   1.0500   0.0000   0.7915 &   2.9865 r
  clock reconvergence pessimism                                                                           0.0000     2.9865
  clock uncertainty                                                                                       0.1000     3.0865
  library hold time                                                                     1.0000            0.1192     3.2056
  data required time                                                                                                 3.2056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2056
  data arrival time                                                                                                 -3.0812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1918 

  slack (with derating applied) (VIOLATED)                                                               -0.1245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0674 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.4372                     1.7851 &   3.7851 r
  la_oenb[12] (net)                                      2   0.3036 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7851 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3015   3.4454   0.9500  -0.8203  -0.7590 &   3.0261 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   0.9500            0.0259 &   3.0520 r
  mprj/buf_i[76] (net)                                   1   0.0053 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0957   0.9500   0.0000   0.0001 &   3.0520 r
  data arrival time                                                                                                  3.0520

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5405   1.0500   0.0000   0.7623 &   2.9573 r
  clock reconvergence pessimism                                                                           0.0000     2.9573
  clock uncertainty                                                                                       0.1000     3.0573
  library hold time                                                                     1.0000            0.1191     3.1764
  data required time                                                                                                 3.1764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1764
  data arrival time                                                                                                 -3.0520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1886 

  slack (with derating applied) (VIOLATED)                                                               -0.1244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0642 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          3.2029                     1.6226 &   3.6226 r
  la_data_in[50] (net)                                   2   0.2802 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6226 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9393   3.2213   0.9500  -0.5357  -0.4260 &   3.1966 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1020   0.9500            0.0460 &   3.2426 r
  mprj/buf_i[178] (net)                                  2   0.0122 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0241   0.1020   0.9500  -0.0113  -0.0117 &   3.2309 r
  data arrival time                                                                                                  3.2309

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9353 &   3.1303 r
  clock reconvergence pessimism                                                                           0.0000     3.1303
  clock uncertainty                                                                                       0.1000     3.2303
  library hold time                                                                     1.0000            0.1187     3.3490
  data required time                                                                                                 3.3490
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3490
  data arrival time                                                                                                 -3.2309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1491 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1860 

  slack (with derating applied) (VIOLATED)                                                               -0.1181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0679 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          3.0893                     1.5788 &   3.5788 r
  la_data_in[34] (net)                                   2   0.2712 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5788 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0299   3.1033   0.9500  -0.5429  -0.4508 &   3.1281 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1010   0.9500            0.0520 &   3.1801 r
  mprj/buf_i[162] (net)                                  2   0.0127 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0067   0.1010   0.9500  -0.0005  -0.0004 &   3.1797 r
  data arrival time                                                                                                  3.1797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5644   1.0500   0.0000   0.8832 &   3.0782 r
  clock reconvergence pessimism                                                                           0.0000     3.0782
  clock uncertainty                                                                                       0.1000     3.1782
  library hold time                                                                     1.0000            0.1188     3.2970
  data required time                                                                                                 3.2970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2970
  data arrival time                                                                                                 -3.1797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (VIOLATED)                                                               -0.1173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0655 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.5626                     0.8015 &   2.8015 f
  la_oenb[53] (net)                                      2   0.2221 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8015 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0621   1.5762   0.9500  -0.0172   0.0847 &   2.8861 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0851   0.9500            0.4103 &   3.2965 f
  mprj/buf_i[117] (net)                                  1   0.0090 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0851   0.9500   0.0000   0.0001 &   3.2966 f
  data arrival time                                                                                                  3.2966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9521 &   3.1471 r
  clock reconvergence pessimism                                                                           0.0000     3.1471
  clock uncertainty                                                                                       0.1000     3.2471
  library hold time                                                                     1.0000            0.1609     3.4080
  data required time                                                                                                 3.4080
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4080
  data arrival time                                                                                                 -3.2966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1777 

  slack (with derating applied) (VIOLATED)                                                               -0.1114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0663 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             1.7973                     0.9121 &   2.9121 f
  la_oenb[59] (net)                                      2   0.2545 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9121 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4252   1.8156   0.9500  -0.2510  -0.1381 &   2.7739 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1084   0.9500            0.4656 &   3.2395 f
  mprj/buf_i[123] (net)                                  2   0.0282 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0309   0.1084   0.9500  -0.0031  -0.0025 &   3.2370 f
  data arrival time                                                                                                  3.2370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5490   1.0500   0.0000   0.8973 &   3.0923 r
  clock reconvergence pessimism                                                                           0.0000     3.0923
  clock uncertainty                                                                                       0.1000     3.1923
  library hold time                                                                     1.0000            0.1533     3.3456
  data required time                                                                                                 3.3456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3456
  data arrival time                                                                                                 -3.2370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1911 

  slack (with derating applied) (VIOLATED)                                                               -0.1086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0825 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.4799                     0.7710 &   2.7710 f
  la_oenb[30] (net)                                      2   0.2118 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7710 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4945   0.9500   0.0000   0.0823 &   2.8533 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.4006 &   3.2539 f
  mprj/buf_i[94] (net)                                   2   0.0116 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.0868   0.9500  -0.0010  -0.0009 &   3.2530 f
  data arrival time                                                                                                  3.2530

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5658   1.0500   0.0000   0.9060 &   3.1010 r
  clock reconvergence pessimism                                                                           0.0000     3.1010
  clock uncertainty                                                                                       0.1000     3.2010
  library hold time                                                                     1.0000            0.1603     3.3613
  data required time                                                                                                 3.3613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3613
  data arrival time                                                                                                 -3.2530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1477 
  total derate : arrival time                                                                             0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1731 

  slack (with derating applied) (VIOLATED)                                                               -0.1083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0648 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.7583                     0.9012 &   2.9012 f
  la_data_in[56] (net)                                   2   0.2499 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9012 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3624   1.7744   0.9500  -0.2044  -0.0975 &   2.8037 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1038   0.9500            0.4553 &   3.2590 f
  mprj/buf_i[184] (net)                                  2   0.0236 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0292   0.1038   0.9500  -0.0028  -0.0025 &   3.2566 f
  data arrival time                                                                                                  3.2566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5660   1.0500   0.0000   0.9129 &   3.1079 r
  clock reconvergence pessimism                                                                           0.0000     3.1079
  clock uncertainty                                                                                       0.1000     3.2079
  library hold time                                                                     1.0000            0.1545     3.3624
  data required time                                                                                                 3.3624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3624
  data arrival time                                                                                                 -3.2566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1480 
  total derate : arrival time                                                                             0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1885 

  slack (with derating applied) (VIOLATED)                                                               -0.1058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0827 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               4.0607                     2.0389 &   4.0389 r
  io_in[30] (net)                                        2   0.3547 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0389 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9610   4.0900   0.9500  -1.1280  -0.9917 &   3.0471 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   0.9500            0.0179 &   3.0650 r
  mprj/buf_i[222] (net)                                  2   0.0226 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1263   0.9500   0.0000   0.0004 &   3.0655 r
  data arrival time                                                                                                  3.0655

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5100   1.0500   0.0000   0.7574 &   2.9524 r
  clock reconvergence pessimism                                                                           0.0000     2.9524
  clock uncertainty                                                                                       0.1000     3.0524
  library hold time                                                                     1.0000            0.1155     3.1679
  data required time                                                                                                 3.1679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1679
  data arrival time                                                                                                 -3.0655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1406 
  total derate : arrival time                                                                             0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (VIOLATED)                                                               -0.1024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1057 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          1.8889                     0.9602 &   2.9602 f
  la_data_in[58] (net)                                   2   0.2677 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9602 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5126   1.9076   0.9500  -0.2914  -0.1746 &   2.7855 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1056   0.9500            0.4751 &   3.2607 f
  mprj/buf_i[186] (net)                                  2   0.0223 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.1056   0.9500  -0.0016  -0.0012 &   3.2595 f
  data arrival time                                                                                                  3.2595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8968 &   3.0917 r
  clock reconvergence pessimism                                                                           0.0000     3.0917
  clock uncertainty                                                                                       0.1000     3.1917
  library hold time                                                                     1.0000            0.1540     3.3458
  data required time                                                                                                 3.3458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3458
  data arrival time                                                                                                 -3.2595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1472 
  total derate : arrival time                                                                             0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (VIOLATED)                                                               -0.0863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1075 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          3.4549                     1.7468 &   3.7468 r
  la_data_in[55] (net)                                   2   0.3021 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7468 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0592   3.4767   0.9500  -0.6110  -0.4889 &   3.2579 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   0.9500            0.0469 &   3.3048 r
  mprj/buf_i[183] (net)                                  2   0.0243 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0541   0.1193   0.9500  -0.0255  -0.0264 &   3.2784 r
  data arrival time                                                                                                  3.2784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9513 &   3.1463 r
  clock reconvergence pessimism                                                                           0.0000     3.1463
  clock uncertainty                                                                                       0.1000     3.2463
  library hold time                                                                     1.0000            0.1164     3.3627
  data required time                                                                                                 3.3627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3627
  data arrival time                                                                                                 -3.2784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1922 

  slack (with derating applied) (VIOLATED)                                                               -0.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1079 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               2.6064                     1.3811 &   3.3811 r
  io_in[21] (net)                                        2   0.2300 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3811 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7416   2.6088   0.9500  -0.4506  -0.4207 &   2.9604 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   0.9500            0.0879 &   3.0483 r
  mprj/buf_i[213] (net)                                  2   0.0270 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1096   0.9500   0.0000   0.0007 &   3.0489 r
  data arrival time                                                                                                  3.0489

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7205 &   2.9155 r
  clock reconvergence pessimism                                                                           0.0000     2.9155
  clock uncertainty                                                                                       0.1000     3.0155
  library hold time                                                                     1.0000            0.1176     3.1331
  data required time                                                                                                 3.1331
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1331
  data arrival time                                                                                                 -3.0489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1388 
  total derate : arrival time                                                                             0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1688 

  slack (with derating applied) (VIOLATED)                                                               -0.0842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0846 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.4998                     0.7772 &   2.7772 f
  la_data_in[40] (net)                                   2   0.2143 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7772 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5167   0.9500   0.0000   0.0891 &   2.8663 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0883   0.9500            0.4050 &   3.2713 f
  mprj/buf_i[168] (net)                                  2   0.0124 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0046   0.0883   0.9500  -0.0005  -0.0003 &   3.2709 f
  data arrival time                                                                                                  3.2709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8989 &   3.0939 r
  clock reconvergence pessimism                                                                           0.0000     3.0939
  clock uncertainty                                                                                       0.1000     3.1939
  library hold time                                                                     1.0000            0.1597     3.3537
  data required time                                                                                                 3.3537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3537
  data arrival time                                                                                                 -3.2709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1734 

  slack (with derating applied) (VIOLATED)                                                               -0.0827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0906 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             3.6270                     1.8718 &   3.8718 r
  la_oenb[35] (net)                                      2   0.3198 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8718 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2804   3.6381   0.9500  -0.7410  -0.6573 &   3.2145 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1002   0.9500            0.0189 &   3.2334 r
  mprj/buf_i[99] (net)                                   1   0.0067 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0182   0.1002   0.9500  -0.0084  -0.0087 &   3.2247 r
  data arrival time                                                                                                  3.2247

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5488   1.0500   0.0000   0.8859 &   3.0809 r
  clock reconvergence pessimism                                                                           0.0000     3.0809
  clock uncertainty                                                                                       0.1000     3.1809
  library hold time                                                                     1.0000            0.1189     3.2998
  data required time                                                                                                 3.2998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2998
  data arrival time                                                                                                 -3.2247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1915 

  slack (with derating applied) (VIOLATED)                                                               -0.0751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1164 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             1.7912                     0.9266 &   2.9266 f
  la_oenb[39] (net)                                      2   0.2561 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9266 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3373   1.8129   0.9500  -0.1999  -0.0981 &   2.8285 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0952   0.9500            0.4518 &   3.2803 f
  mprj/buf_i[103] (net)                                  2   0.0128 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.0952   0.9500  -0.0006  -0.0005 &   3.2798 f
  data arrival time                                                                                                  3.2798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8981 &   3.0931 r
  clock reconvergence pessimism                                                                           0.0000     3.0931
  clock uncertainty                                                                                       0.1000     3.1931
  library hold time                                                                     1.0000            0.1572     3.3503
  data required time                                                                                                 3.3503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3503
  data arrival time                                                                                                 -3.2798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1870 

  slack (with derating applied) (VIOLATED)                                                               -0.0705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1165 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               3.3632                     1.7071 &   3.7071 r
  io_in[28] (net)                                        2   0.2948 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7071 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2945   3.3805   0.9500  -0.7634  -0.6660 &   3.0412 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   0.9500            0.0488 &   3.0899 r
  mprj/buf_i[220] (net)                                  2   0.0218 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1152   0.9500   0.0000   0.0004 &   3.0903 r
  data arrival time                                                                                                  3.0903

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5106   1.0500   0.0000   0.7472 &   2.9422 r
  clock reconvergence pessimism                                                                           0.0000     2.9422
  clock uncertainty                                                                                       0.1000     3.0422
  library hold time                                                                     1.0000            0.1169     3.1591
  data required time                                                                                                 3.1591
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1591
  data arrival time                                                                                                 -3.0903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1401 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1880 

  slack (with derating applied) (VIOLATED)                                                               -0.0688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1192 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             1.5408                     0.7915 &   2.7915 f
  la_oenb[56] (net)                                      2   0.2191 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7915 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5542   0.9500   0.0000   0.1005 &   2.8919 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   0.9500            0.4286 &   3.3206 f
  mprj/buf_i[120] (net)                                  2   0.0336 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0472   0.1068   0.9500  -0.0075  -0.0072 &   3.3134 f
  data arrival time                                                                                                  3.3134

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5659   1.0500   0.0000   0.9099 &   3.1049 r
  clock reconvergence pessimism                                                                           0.0000     3.1049
  clock uncertainty                                                                                       0.1000     3.2049
  library hold time                                                                     1.0000            0.1537     3.3586
  data required time                                                                                                 3.3586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3586
  data arrival time                                                                                                 -3.3134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1479 
  total derate : arrival time                                                                             0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (VIOLATED)                                                               -0.0452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1309 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.3079                     0.6840 &   2.6840 f
  io_in[26] (net)                                        2   0.1838 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6840 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3206   0.9500   0.0000   0.0748 &   2.7587 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   0.9500            0.3865 &   3.1453 f
  mprj/buf_i[218] (net)                                  2   0.0293 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0972   0.9500   0.0000   0.0006 &   3.1459 f
  data arrival time                                                                                                  3.1459

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7375 &   2.9325 r
  clock reconvergence pessimism                                                                           0.0000     2.9325
  clock uncertainty                                                                                       0.1000     3.0325
  library hold time                                                                     1.0000            0.1565     3.1890
  data required time                                                                                                 3.1890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1890
  data arrival time                                                                                                 -3.1459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (VIOLATED)                                                               -0.0431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1209 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             1.5137                     0.7789 &   2.7789 f
  la_oenb[60] (net)                                      2   0.2153 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7789 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5263   0.9500   0.0000   0.0981 &   2.8770 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1042   0.9500            0.4224 &   3.2994 f
  mprj/buf_i[124] (net)                                  2   0.0314 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0076   0.1042   0.9500  -0.0006   0.0002 &   3.2996 f
  data arrival time                                                                                                  3.2996

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5489   1.0500   0.0000   0.8918 &   3.0868 r
  clock reconvergence pessimism                                                                           0.0000     3.0868
  clock uncertainty                                                                                       0.1000     3.1868
  library hold time                                                                     1.0000            0.1544     3.3412
  data required time                                                                                                 3.3412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3412
  data arrival time                                                                                                 -3.2996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (VIOLATED)                                                               -0.0416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1329 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          3.3352                     1.7334 &   3.7334 r
  la_data_in[25] (net)                                   2   0.2946 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7334 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9282   3.3431   0.9500  -0.5522  -0.4819 &   3.2515 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   0.9500            0.0461 &   3.2976 r
  mprj/buf_i[153] (net)                                  2   0.0173 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0172   0.1098   0.9500  -0.0079  -0.0080 &   3.2896 r
  data arrival time                                                                                                  3.2896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5661   1.0500   0.0000   0.9156 &   3.1106 r
  clock reconvergence pessimism                                                                           0.0000     3.1106
  clock uncertainty                                                                                       0.1000     3.2106
  library hold time                                                                     1.0000            0.1176     3.3282
  data required time                                                                                                 3.3282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3282
  data arrival time                                                                                                 -3.2896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1837 

  slack (with derating applied) (VIOLATED)                                                               -0.0386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1451 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.3029                     0.6858 &   2.6858 f
  la_data_in[7] (net)                                    2   0.1859 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6858 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3139   0.9500   0.0000   0.0702 &   2.7560 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0733   0.9500            0.3626 &   3.1185 f
  mprj/buf_i[135] (net)                                  1   0.0042 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0733   0.9500   0.0000   0.0000 &   3.1186 f
  data arrival time                                                                                                  3.1186

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5413   1.0500   0.0000   0.6965 &   2.8915 r
  clock reconvergence pessimism                                                                           0.0000     2.8915
  clock uncertainty                                                                                       0.1000     2.9915
  library hold time                                                                     1.0000            0.1652     3.1567
  data required time                                                                                                 3.1567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1567
  data arrival time                                                                                                 -3.1186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1605 

  slack (with derating applied) (VIOLATED)                                                               -0.0381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1223 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.2091                     0.6435 &   2.6435 f
  io_in[12] (net)                                        2   0.1747 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6435 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0702   1.2173   0.9500  -0.0269   0.0281 &   2.6717 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0920   0.9500            0.3667 &   3.0383 f
  mprj/buf_i[204] (net)                                  2   0.0265 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0920   0.9500   0.0000   0.0006 &   3.0389 f
  data arrival time                                                                                                  3.0389

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5042   1.0500   0.0000   0.6225 &   2.8175 r
  clock reconvergence pessimism                                                                           0.0000     2.8175
  clock uncertainty                                                                                       0.1000     2.9175
  library hold time                                                                     1.0000            0.1584     3.0759
  data required time                                                                                                 3.0759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0759
  data arrival time                                                                                                 -3.0389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1342 
  total derate : arrival time                                                                             0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (VIOLATED)                                                               -0.0369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1209 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          3.4431                     1.7835 &   3.7835 r
  la_data_in[27] (net)                                   2   0.3039 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7835 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9862   3.4525   0.9500  -0.5632  -0.4836 &   3.2999 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1136   0.9500            0.0432 &   3.3431 r
  mprj/buf_i[155] (net)                                  2   0.0194 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0226   0.1136   0.9500  -0.0111  -0.0114 &   3.3317 r
  data arrival time                                                                                                  3.3317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9463 &   3.1413 r
  clock reconvergence pessimism                                                                           0.0000     3.1413
  clock uncertainty                                                                                       0.1000     3.2413
  library hold time                                                                     1.0000            0.1171     3.3584
  data required time                                                                                                 3.3584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3584
  data arrival time                                                                                                 -3.3317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1496 
  total derate : arrival time                                                                             0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1863 

  slack (with derating applied) (VIOLATED)                                                               -0.0267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1596 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.5055                     0.7841 &   2.7841 f
  la_data_in[5] (net)                                    2   0.2155 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7841 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2551   1.5214   0.9500  -0.1640  -0.0853 &   2.6989 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0771   0.9500            0.3956 &   3.0945 f
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0771   0.9500   0.0000   0.0000 &   3.0945 f
  data arrival time                                                                                                  3.0945

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6612 &   2.8562 r
  clock reconvergence pessimism                                                                           0.0000     2.8562
  clock uncertainty                                                                                       0.1000     2.9562
  library hold time                                                                     1.0000            0.1638     3.1200
  data required time                                                                                                 3.1200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1200
  data arrival time                                                                                                 -3.0945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1696 

  slack (with derating applied) (VIOLATED)                                                               -0.0255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1441 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           1.5365                     0.8110 &   2.8110 f
  la_data_in[1] (net)                                    2   0.2210 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8110 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3382   1.5490   0.9500  -0.1883  -0.1152 &   2.6958 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0786   0.9500            0.4008 &   3.0966 f
  mprj/buf_i[129] (net)                                  1   0.0044 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0786   0.9500   0.0000   0.0000 &   3.0966 f
  data arrival time                                                                                                  3.0966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6633 &   2.8583 r
  clock reconvergence pessimism                                                                           0.0000     2.8583
  clock uncertainty                                                                                       0.1000     2.9583
  library hold time                                                                     1.0000            0.1633     3.1216
  data required time                                                                                                 3.1216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1216
  data arrival time                                                                                                 -3.0966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (VIOLATED)                                                               -0.0249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1460 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              4.1484                     2.1429 &   4.1429 r
  la_oenb[4] (net)                                       2   0.3663 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1429 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0756   4.1615   0.9500  -1.1581  -1.0770 &   3.0659 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   0.9500           -0.0084 &   3.0575 r
  mprj/buf_i[68] (net)                                   1   0.0052 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1055   0.9500   0.0000   0.0000 &   3.0575 r
  data arrival time                                                                                                  3.0575

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6616 &   2.8566 r
  clock reconvergence pessimism                                                                           0.0000     2.8566
  clock uncertainty                                                                                       0.1000     2.9566
  library hold time                                                                     1.0000            0.1182     3.0748
  data required time                                                                                                 3.0748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0748
  data arrival time                                                                                                 -3.0575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2016 

  slack (with derating applied) (VIOLATED)                                                               -0.0172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1844 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             3.4820                     1.8110 &   3.8110 r
  la_oenb[13] (net)                                      2   0.3077 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8110 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2325   3.4900   0.9500  -0.7211  -0.6550 &   3.1560 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1056   0.9500            0.0335 &   3.1895 r
  mprj/buf_i[77] (net)                                   2   0.0120 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1056   0.9500   0.0000   0.0001 &   3.1896 r
  data arrival time                                                                                                  3.1896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5472   1.0500   0.0000   0.7917 &   2.9866 r
  clock reconvergence pessimism                                                                           0.0000     2.9866
  clock uncertainty                                                                                       0.1000     3.0866
  library hold time                                                                     1.0000            0.1182     3.2048
  data required time                                                                                                 3.2048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2048
  data arrival time                                                                                                 -3.1896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1854 

  slack (with derating applied) (VIOLATED)                                                               -0.0152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1702 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          3.4103                     1.7228 &   3.7228 r
  la_data_in[57] (net)                                   2   0.2983 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7228 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0143   3.4312   0.9500  -0.5738  -0.4489 &   3.2739 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1232   0.9500            0.0529 &   3.3268 r
  mprj/buf_i[185] (net)                                  2   0.0285 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0382   0.1232   0.9500  -0.0189  -0.0192 &   3.3076 r
  data arrival time                                                                                                  3.3076

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5658   1.0500   0.0000   0.9048 &   3.0998 r
  clock reconvergence pessimism                                                                           0.0000     3.0998
  clock uncertainty                                                                                       0.1000     3.1998
  library hold time                                                                     1.0000            0.1159     3.3157
  data required time                                                                                                 3.3157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3157
  data arrival time                                                                                                 -3.3076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1881 

  slack (with derating applied) (VIOLATED)                                                               -0.0081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1801 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             1.5878                     0.8096 &   2.8096 f
  la_oenb[58] (net)                                      2   0.2251 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8096 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6025   0.9500   0.0000   0.1093 &   2.9189 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0987   0.9500            0.4269 &   3.3458 f
  mprj/buf_i[122] (net)                                  2   0.0222 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0193   0.0987   0.9500  -0.0018  -0.0014 &   3.3444 f
  data arrival time                                                                                                  3.3444

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8960 &   3.0910 r
  clock reconvergence pessimism                                                                           0.0000     3.0910
  clock uncertainty                                                                                       0.1000     3.1910
  library hold time                                                                     1.0000            0.1559     3.3470
  data required time                                                                                                 3.3470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3470
  data arrival time                                                                                                 -3.3444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1472 
  total derate : arrival time                                                                             0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1755 

  slack (with derating applied) (VIOLATED)                                                               -0.0026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1730 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              1.7452                     0.8922 &   2.8922 f
  la_oenb[1] (net)                                       2   0.2477 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8922 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5329   1.7610   0.9500  -0.3054  -0.2090 &   2.6832 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.4372 &   3.1204 f
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0868   0.9500   0.0000   0.0001 &   3.1204 f
  data arrival time                                                                                                  3.1204

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6629 &   2.8578 r
  clock reconvergence pessimism                                                                           0.0000     2.8578
  clock uncertainty                                                                                       0.1000     2.9578
  library hold time                                                                     1.0000            0.1603     3.1181
  data required time                                                                                                 3.1181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1181
  data arrival time                                                                                                 -3.1204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1803 

  slack (with derating applied) (MET)                                                                     0.0023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1826 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.5245                     0.7877 &   2.7877 f
  la_data_in[2] (net)                                    2   0.2176 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7877 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2725   1.5426   0.9500  -0.1585  -0.0738 &   2.7139 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0862   0.9500            0.4066 &   3.1205 f
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0862   0.9500   0.0000   0.0001 &   3.1206 f
  data arrival time                                                                                                  3.1206

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6627 &   2.8577 r
  clock reconvergence pessimism                                                                           0.0000     2.8577
  clock uncertainty                                                                                       0.1000     2.9577
  library hold time                                                                     1.0000            0.1605     3.1182
  data required time                                                                                                 3.1182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1182
  data arrival time                                                                                                 -3.1206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1703 

  slack (with derating applied) (MET)                                                                     0.0024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1727 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          3.3332                     1.7389 &   3.7389 r
  la_data_in[23] (net)                                   2   0.2948 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7389 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8874   3.3399   0.9500  -0.5262  -0.4601 &   3.2789 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0942   0.9500            0.0308 &   3.3097 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0942   0.9500   0.0000   0.0001 &   3.3098 r
  data arrival time                                                                                                  3.3098

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5489   1.0500   0.0000   0.8930 &   3.0880 r
  clock reconvergence pessimism                                                                           0.0000     3.0880
  clock uncertainty                                                                                       0.1000     3.1880
  library hold time                                                                     1.0000            0.1192     3.3072
  data required time                                                                                                 3.3072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3072
  data arrival time                                                                                                 -3.3098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1798 

  slack (with derating applied) (MET)                                                                     0.0026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1824 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.4734                     1.8090 &   3.8090 r
  la_data_in[24] (net)                                   2   0.3071 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8090 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9717   3.4811   0.9500  -0.5692  -0.4977 &   3.3113 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   0.9500            0.0359 &   3.3472 r
  mprj/buf_i[152] (net)                                  2   0.0134 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0424   0.1074   0.9500  -0.0196  -0.0204 &   3.3268 r
  data arrival time                                                                                                  3.3268

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5657   1.0500   0.0000   0.9039 &   3.0989 r
  clock reconvergence pessimism                                                                           0.0000     3.0989
  clock uncertainty                                                                                       0.1000     3.1989
  library hold time                                                                     1.0000            0.1179     3.3168
  data required time                                                                                                 3.3168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3168
  data arrival time                                                                                                 -3.3268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1476 
  total derate : arrival time                                                                             0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1842 

  slack (with derating applied) (MET)                                                                     0.0100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1942 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               1.4627                     0.7728 &   2.7728 f
  io_in[16] (net)                                        2   0.2107 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7728 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1736   1.4719   0.9500  -0.1040  -0.0376 &   2.7353 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0971   0.9500            0.4077 &   3.1429 f
  mprj/buf_i[208] (net)                                  2   0.0238 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0971   0.9500   0.0000   0.0005 &   3.1434 f
  data arrival time                                                                                                  3.1434

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5091   1.0500   0.0000   0.6776 &   2.8726 r
  clock reconvergence pessimism                                                                           0.0000     2.8726
  clock uncertainty                                                                                       0.1000     2.9726
  library hold time                                                                     1.0000            0.1565     3.1291
  data required time                                                                                                 3.1291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1291
  data arrival time                                                                                                 -3.1434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1368 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1672 

  slack (with derating applied) (MET)                                                                     0.0143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1815 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             1.6905                     0.8838 &   2.8838 f
  la_oenb[45] (net)                                      2   0.2423 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8838 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7058   0.9500   0.0000   0.0958 &   2.9796 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0992   0.9500            0.4413 &   3.4209 f
  mprj/buf_i[109] (net)                                  2   0.0198 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0407   0.0992   0.9500  -0.0038  -0.0038 &   3.4171 f
  data arrival time                                                                                                  3.4171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9501 &   3.1451 r
  clock reconvergence pessimism                                                                           0.0000     3.1451
  clock uncertainty                                                                                       0.1000     3.2451
  library hold time                                                                     1.0000            0.1558     3.4009
  data required time                                                                                                 3.4009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4009
  data arrival time                                                                                                 -3.4171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1782 

  slack (with derating applied) (MET)                                                                     0.0162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1945 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[10] (in)                                                             1.5454                     0.8122 &   2.8122 f
  la_oenb[10] (net)                                      2   0.2218 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8122 f
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1149   1.5579   0.9500  -0.0727   0.0040 &   2.8162 f
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0777   0.9500            0.4012 &   3.2174 f
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0777   0.9500   0.0000   0.0000 &   3.2174 f
  data arrival time                                                                                                  3.2174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5337   1.0500   0.0000   0.7363 &   2.9313 r
  clock reconvergence pessimism                                                                           0.0000     2.9313
  clock uncertainty                                                                                       0.1000     3.0313
  library hold time                                                                     1.0000            0.1636     3.1949
  data required time                                                                                                 3.1949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1949
  data arrival time                                                                                                 -3.2174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1396 
  total derate : arrival time                                                                             0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (MET)                                                                     0.0225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1911 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.6299                     0.8310 &   2.8310 f
  la_oenb[57] (net)                                      2   0.2311 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8310 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6452   0.9500   0.0000   0.1112 &   2.9422 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0971   0.9500            0.4311 &   3.3733 f
  mprj/buf_i[121] (net)                                  2   0.0190 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0971   0.9500   0.0000   0.0004 &   3.3736 f
  data arrival time                                                                                                  3.3736

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8986 &   3.0936 r
  clock reconvergence pessimism                                                                           0.0000     3.0936
  clock uncertainty                                                                                       0.1000     3.1936
  library hold time                                                                     1.0000            0.1565     3.3501
  data required time                                                                                                 3.3501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3501
  data arrival time                                                                                                 -3.3736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1473 
  total derate : arrival time                                                                             0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1759 

  slack (with derating applied) (MET)                                                                     0.0236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1995 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               1.7619                     0.9199 &   2.9199 f
  io_in[23] (net)                                        2   0.2525 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9199 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4482   1.7779   0.9500  -0.2603  -0.1728 &   2.7471 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1111   0.9500            0.4633 &   3.2104 f
  mprj/buf_i[215] (net)                                  2   0.0325 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0083   0.1111   0.9500  -0.0009  -0.0001 &   3.2103 f
  data arrival time                                                                                                  3.2103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7350 &   2.9299 r
  clock reconvergence pessimism                                                                           0.0000     2.9299
  clock uncertainty                                                                                       0.1000     3.0299
  library hold time                                                                     1.0000            0.1526     3.1826
  data required time                                                                                                 3.1826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1826
  data arrival time                                                                                                 -3.2103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1395 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1823 

  slack (with derating applied) (MET)                                                                     0.0277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2100 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           3.8561                     2.0006 &   4.0006 r
  la_data_in[3] (net)                                    2   0.3408 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0006 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6220   3.8662   0.9500  -0.9805  -0.9071 &   3.0935 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1078   0.9500            0.0131 &   3.1066 r
  mprj/buf_i[131] (net)                                  2   0.0098 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0075   0.1078   0.9500  -0.0031  -0.0031 &   3.1035 r
  data arrival time                                                                                                  3.1035

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6622 &   2.8572 r
  clock reconvergence pessimism                                                                           0.0000     2.8572
  clock uncertainty                                                                                       0.1000     2.9572
  library hold time                                                                     1.0000            0.1178     3.0750
  data required time                                                                                                 3.0750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0750
  data arrival time                                                                                                 -3.1035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1924 

  slack (with derating applied) (MET)                                                                     0.0284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2208 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.4254                     0.7366 &   2.7366 f
  io_in[25] (net)                                        2   0.2034 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7366 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4424   0.9500   0.0000   0.0907 &   2.8273 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0969   0.9500            0.4035 &   3.2308 f
  mprj/buf_i[217] (net)                                  2   0.0244 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0969   0.9500   0.0000   0.0005 &   3.2312 f
  data arrival time                                                                                                  3.2312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7411 &   2.9361 r
  clock reconvergence pessimism                                                                           0.0000     2.9361
  clock uncertainty                                                                                       0.1000     3.0361
  library hold time                                                                     1.0000            0.1566     3.1927
  data required time                                                                                                 3.1927
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1927
  data arrival time                                                                                                 -3.2312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1398 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (MET)                                                                     0.0386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2044 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           1.4313                     0.7512 &   2.7512 f
  la_data_in[4] (net)                                    2   0.2054 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7512 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0793   1.4442   0.9500  -0.0490   0.0276 &   2.7788 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0808   0.9500            0.3883 &   3.1671 f
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0025   0.0808   0.9500  -0.0002  -0.0002 &   3.1669 f
  data arrival time                                                                                                  3.1669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6633 &   2.8583 r
  clock reconvergence pessimism                                                                           0.0000     2.8583
  clock uncertainty                                                                                       0.1000     2.9583
  library hold time                                                                     1.0000            0.1625     3.1208
  data required time                                                                                                 3.1208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1208
  data arrival time                                                                                                 -3.1669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1632 

  slack (with derating applied) (MET)                                                                     0.0462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2093 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.6574                     0.8496 &   2.8496 f
  wbs_adr_i[27] (net)                                    2   0.2354 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8496 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4254   1.6717   0.9500  -0.2611  -0.1701 &   2.6795 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.4249 &   3.1044 f
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0868   0.9500   0.0000   0.0001 &   3.1046 f
  data arrival time                                                                                                  3.1046

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5169   1.0500   0.0000   0.5962 &   2.7912 r
  clock reconvergence pessimism                                                                           0.0000     2.7912
  clock uncertainty                                                                                       0.1000     2.8912
  library hold time                                                                     1.0000            0.1603     3.0515
  data required time                                                                                                 3.0515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0515
  data arrival time                                                                                                 -3.1046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1329 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1738 

  slack (with derating applied) (MET)                                                                     0.0531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2269 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.6614                     0.8657 &   2.8657 f
  la_oenb[5] (net)                                       2   0.2380 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8657 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3390   1.6789   0.9500  -0.2013  -0.1130 &   2.7527 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   0.9500            0.4232 &   3.1759 f
  mprj/buf_i[69] (net)                                   1   0.0063 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   0.9500   0.0000   0.0001 &   3.1760 f
  data arrival time                                                                                                  3.1760

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6644 &   2.8594 r
  clock reconvergence pessimism                                                                           0.0000     2.8594
  clock uncertainty                                                                                       0.1000     2.9594
  library hold time                                                                     1.0000            0.1614     3.1208
  data required time                                                                                                 3.1208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1208
  data arrival time                                                                                                 -3.1760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1737 

  slack (with derating applied) (MET)                                                                     0.0552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2288 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           1.7412                     0.8879 &   2.8879 f
  wbs_adr_i[30] (net)                                    2   0.2469 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8879 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5725   1.7574   0.9500  -0.3270  -0.2305 &   2.6574 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   0.9500            0.4339 &   3.0913 f
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   0.9500   0.0000   0.0000 &   3.0913 f
  data arrival time                                                                                                  3.0913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5118   1.0500   0.0000   0.5786 &   2.7736 r
  clock reconvergence pessimism                                                                           0.0000     2.7736
  clock uncertainty                                                                                       0.1000     2.8736
  library hold time                                                                     1.0000            0.1614     3.0350
  data required time                                                                                                 3.0350
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0350
  data arrival time                                                                                                 -3.0913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1321 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1772 

  slack (with derating applied) (MET)                                                                     0.0564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2336 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             1.7751                     0.9087 &   2.9087 f
  la_oenb[55] (net)                                      2   0.2522 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9087 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1019   1.7913   0.9500  -0.0590   0.0563 &   2.9650 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1039   0.9500            0.4577 &   3.4227 f
  mprj/buf_i[119] (net)                                  2   0.0233 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0083   0.1039   0.9500  -0.0009  -0.0005 &   3.4223 f
  data arrival time                                                                                                  3.4223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5661   1.0500   0.0000   0.9154 &   3.1104 r
  clock reconvergence pessimism                                                                           0.0000     3.1104
  clock uncertainty                                                                                       0.1000     3.2104
  library hold time                                                                     1.0000            0.1544     3.3648
  data required time                                                                                                 3.3648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3648
  data arrival time                                                                                                 -3.4223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1481 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1814 

  slack (with derating applied) (MET)                                                                     0.0575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2389 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.6165                     0.8556 &   2.8556 f
  io_in[14] (net)                                        2   0.2331 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8556 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3417   1.6277   0.9500  -0.1929  -0.1189 &   2.7368 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1038   0.9500            0.4355 &   3.1723 f
  mprj/buf_i[206] (net)                                  2   0.0278 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1038   0.9500   0.0000   0.0006 &   3.1729 f
  data arrival time                                                                                                  3.1729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5075   1.0500   0.0000   0.6559 &   2.8509 r
  clock reconvergence pessimism                                                                           0.0000     2.8509
  clock uncertainty                                                                                       0.1000     2.9509
  library hold time                                                                     1.0000            0.1545     3.1054
  data required time                                                                                                 3.1054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1054
  data arrival time                                                                                                 -3.1729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1358 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1728 

  slack (with derating applied) (MET)                                                                     0.0675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2403 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          2.8172                     1.4801 &   3.4801 r
  la_data_in[10] (net)                                   2   0.2475 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4801 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7425   2.8223   0.9500  -0.4249  -0.3708 &   3.1093 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0876   0.9500            0.0554 &   3.1647 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0876   0.9500   0.0000   0.0001 &   3.1647 r
  data arrival time                                                                                                  3.1647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5375   1.0500   0.0000   0.6789 &   2.8739 r
  clock reconvergence pessimism                                                                           0.0000     2.8739
  clock uncertainty                                                                                       0.1000     2.9739
  library hold time                                                                     1.0000            0.1195     3.0934
  data required time                                                                                                 3.0934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0934
  data arrival time                                                                                                 -3.1647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1369 
  total derate : arrival time                                                                             0.0281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     0.0713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2363 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             3.4767                     1.8145 &   3.8145 r
  la_oenb[19] (net)                                      2   0.3077 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8145 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0111   3.4836   0.9500  -0.5953  -0.5300 &   3.2845 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   0.9500            0.0245 &   3.3090 r
  mprj/buf_i[83] (net)                                   1   0.0056 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0966   0.9500   0.0000   0.0001 &   3.3090 r
  data arrival time                                                                                                  3.3090

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5536   1.0500   0.0000   0.8227 &   3.0177 r
  clock reconvergence pessimism                                                                           0.0000     3.0177
  clock uncertainty                                                                                       0.1000     3.1177
  library hold time                                                                     1.0000            0.1191     3.2368
  data required time                                                                                                 3.2368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2368
  data arrival time                                                                                                 -3.3090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1437 
  total derate : arrival time                                                                             0.0361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1798 

  slack (with derating applied) (MET)                                                                     0.0723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2520 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           1.5789                     0.8163 &   2.8163 f
  wbs_adr_i[28] (net)                                    2   0.2255 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8163 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2501   1.5976   0.9500  -0.1528  -0.0634 &   2.7528 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0829   0.9500            0.4113 &   3.1641 f
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0829   0.9500   0.0000   0.0001 &   3.1642 f
  data arrival time                                                                                                  3.1642

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5271   1.0500   0.0000   0.6347 &   2.8297 r
  clock reconvergence pessimism                                                                           0.0000     2.8297
  clock uncertainty                                                                                       0.1000     2.9297
  library hold time                                                                     1.0000            0.1617     3.0914
  data required time                                                                                                 3.0914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0914
  data arrival time                                                                                                 -3.1642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1347 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (MET)                                                                     0.0728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2419 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.8390                     0.9350 &   2.9350 f
  la_data_in[62] (net)                                   2   0.2606 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9350 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4090   1.8576   0.9500  -0.2365  -0.1190 &   2.8159 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1340   0.9500            0.4936 &   3.3095 f
  mprj/buf_i[190] (net)                                  2   0.0536 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.1343   0.9500  -0.0030   0.0004 &   3.3099 f
  data arrival time                                                                                                  3.3099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5472   1.0500   0.0000   0.7913 &   2.9863 r
  clock reconvergence pessimism                                                                           0.0000     2.9863
  clock uncertainty                                                                                       0.1000     3.0863
  library hold time                                                                     1.0000            0.1469     3.2332
  data required time                                                                                                 3.2332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2332
  data arrival time                                                                                                 -3.3099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1422 
  total derate : arrival time                                                                             0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1871 

  slack (with derating applied) (MET)                                                                     0.0768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2639 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              1.5614                     0.8065 &   2.8065 f
  la_oenb[2] (net)                                       2   0.2229 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8065 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1682   1.5802   0.9500  -0.1058  -0.0155 &   2.7910 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0815   0.9500            0.4076 &   3.1986 f
  mprj/buf_i[66] (net)                                   1   0.0061 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0067   0.0815   0.9500  -0.0005  -0.0005 &   3.1981 f
  data arrival time                                                                                                  3.1981

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6625 &   2.8575 r
  clock reconvergence pessimism                                                                           0.0000     2.8575
  clock uncertainty                                                                                       0.1000     2.9575
  library hold time                                                                     1.0000            0.1622     3.1197
  data required time                                                                                                 3.1197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1197
  data arrival time                                                                                                 -3.1981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1679 

  slack (with derating applied) (MET)                                                                     0.0784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2463 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          3.5156                     1.7758 &   3.7758 r
  la_data_in[54] (net)                                   2   0.3076 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7758 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8366   3.5375   0.9500  -0.4721  -0.3387 &   3.4372 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1100   0.9500            0.0351 &   3.4722 r
  mprj/buf_i[182] (net)                                  2   0.0149 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0368   0.1100   0.9500  -0.0169  -0.0175 &   3.4547 r
  data arrival time                                                                                                  3.4547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9512 &   3.1462 r
  clock reconvergence pessimism                                                                           0.0000     3.1462
  clock uncertainty                                                                                       0.1000     3.2462
  library hold time                                                                     1.0000            0.1176     3.3638
  data required time                                                                                                 3.3638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3638
  data arrival time                                                                                                 -3.4547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1844 

  slack (with derating applied) (MET)                                                                     0.0909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2753 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.5819                     0.8180 &   2.8180 f
  wbs_adr_i[29] (net)                                    2   0.2259 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8180 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2777   1.6006   0.9500  -0.1698  -0.0817 &   2.7362 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0782   0.9500            0.4074 &   3.1437 f
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0782   0.9500   0.0000   0.0000 &   3.1437 f
  data arrival time                                                                                                  3.1437

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5163   1.0500   0.0000   0.5942 &   2.7892 r
  clock reconvergence pessimism                                                                           0.0000     2.7892
  clock uncertainty                                                                                       0.1000     2.8892
  library hold time                                                                     1.0000            0.1635     3.0527
  data required time                                                                                                 3.0527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0527
  data arrival time                                                                                                 -3.1437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1328 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     0.0910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2588 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          2.9533                     1.5013 &   3.5013 r
  la_data_in[46] (net)                                   2   0.2587 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5013 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3668   2.9684   0.9500  -0.2127  -0.1042 &   3.3971 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   0.9500            0.0594 &   3.4564 r
  mprj/buf_i[174] (net)                                  2   0.0136 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1003   0.9500   0.0000   0.0002 &   3.4566 r
  data arrival time                                                                                                  3.4566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9496 &   3.1445 r
  clock reconvergence pessimism                                                                           0.0000     3.1445
  clock uncertainty                                                                                       0.1000     3.2445
  library hold time                                                                     1.0000            0.1189     3.3635
  data required time                                                                                                 3.3635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3635
  data arrival time                                                                                                 -3.4566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1497 
  total derate : arrival time                                                                             0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1698 

  slack (with derating applied) (MET)                                                                     0.0932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2629 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.7147                     0.8820 &   2.8820 f
  la_data_in[61] (net)                                   2   0.2440 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8820 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1327   1.7294   0.9500  -0.0145   0.0974 &   2.9794 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1204   0.9500            0.4663 &   3.4458 f
  mprj/buf_i[189] (net)                                  2   0.0454 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0078   0.1204   0.9500  -0.0009   0.0004 &   3.4462 f
  data arrival time                                                                                                  3.4462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5488   1.0500   0.0000   0.8892 &   3.0841 r
  clock reconvergence pessimism                                                                           0.0000     3.0841
  clock uncertainty                                                                                       0.1000     3.1841
  library hold time                                                                     1.0000            0.1503     3.3345
  data required time                                                                                                 3.3345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3345
  data arrival time                                                                                                 -3.4462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1469 
  total derate : arrival time                                                                             0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1782 

  slack (with derating applied) (MET)                                                                     0.1117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2899 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             1.9563                     0.9884 &   2.9884 f
  la_oenb[63] (net)                                      2   0.2767 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9884 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5802   1.9775   0.9500  -0.3391  -0.2154 &   2.7730 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1452   0.9500            0.5194 &   3.2924 f
  mprj/buf_i[127] (net)                                  2   0.0626 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0078   0.1457   0.9500  -0.0008   0.0044 &   3.2968 f
  data arrival time                                                                                                  3.2968

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5351   1.0500   0.0000   0.7417 &   2.9367 r
  clock reconvergence pessimism                                                                           0.0000     2.9367
  clock uncertainty                                                                                       0.1000     3.0367
  library hold time                                                                     1.0000            0.1440     3.1808
  data required time                                                                                                 3.1808
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1808
  data arrival time                                                                                                 -3.2968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1398 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1918 

  slack (with derating applied) (MET)                                                                     0.1160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3079 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           1.7597                     0.9002 &   2.9002 f
  wbs_adr_i[31] (net)                                    2   0.2498 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9002 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5843   1.7755   0.9500  -0.3348  -0.2394 &   2.6608 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   0.9500            0.4372 &   3.0980 f
  mprj/buf_i[63] (net)                                   1   0.0054 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0846   0.9500   0.0000   0.0001 &   3.0980 f
  data arrival time                                                                                                  3.0980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4901   1.0500   0.0000   0.5132 &   2.7081 r
  clock reconvergence pessimism                                                                           0.0000     2.7081
  clock uncertainty                                                                                       0.1000     2.8081
  library hold time                                                                     1.0000            0.1611     2.9692
  data required time                                                                                                 2.9692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9692
  data arrival time                                                                                                 -3.0980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1290 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1746 

  slack (with derating applied) (MET)                                                                     0.1288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3034 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.6377                     0.8392 &   2.8392 f
  wbs_dat_i[27] (net)                                    2   0.2326 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8392 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2887   1.6518   0.9500  -0.1675  -0.0725 &   2.7667 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0931   0.9500            0.4279 &   3.1946 f
  mprj/buf_i[27] (net)                                   2   0.0139 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0931   0.9500   0.0000   0.0002 &   3.1947 f
  data arrival time                                                                                                  3.1947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5205   1.0500   0.0000   0.6091 &   2.8041 r
  clock reconvergence pessimism                                                                           0.0000     2.8041
  clock uncertainty                                                                                       0.1000     2.9041
  library hold time                                                                     1.0000            0.1580     3.0621
  data required time                                                                                                 3.0621
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0621
  data arrival time                                                                                                 -3.1947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1335 
  total derate : arrival time                                                                             0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1699 

  slack (with derating applied) (MET)                                                                     0.1327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3025 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          3.0756                     1.5601 &   3.5601 r
  la_data_in[53] (net)                                   2   0.2694 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5601 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3792   3.0925   0.9500  -0.2196  -0.1000 &   3.4601 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0912   0.9500            0.0427 &   3.5028 r
  mprj/buf_i[181] (net)                                  1   0.0056 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0912   0.9500   0.0000   0.0000 &   3.5028 r
  data arrival time                                                                                                  3.5028

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5665   1.0500   0.0000   0.9511 &   3.1460 r
  clock reconvergence pessimism                                                                           0.0000     3.1460
  clock uncertainty                                                                                       0.1000     3.2460
  library hold time                                                                     1.0000            0.1193     3.3654
  data required time                                                                                                 3.3654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3654
  data arrival time                                                                                                 -3.5028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1699 

  slack (with derating applied) (MET)                                                                     0.1374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3073 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               4.4255                     2.3031 &   4.3031 r
  io_in[10] (net)                                        2   0.3919 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3031 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0893   4.4362   0.9500  -1.2216  -1.1499 &   3.1533 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1382   0.9500            0.0090 &   3.1623 r
  mprj/buf_i[202] (net)                                  2   0.0290 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1382   0.9500   0.0000   0.0007 &   3.1630 r
  data arrival time                                                                                                  3.1630

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6093 &   2.8043 r
  clock reconvergence pessimism                                                                           0.0000     2.8043
  clock uncertainty                                                                                       0.1000     2.9043
  library hold time                                                                     1.0000            0.1140     3.0183
  data required time                                                                                                 3.0183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0183
  data arrival time                                                                                                 -3.1630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1335 
  total derate : arrival time                                                                             0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2021 

  slack (with derating applied) (MET)                                                                     0.1447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3468 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.4138                     0.7338 &   2.7338 f
  wbs_dat_i[29] (net)                                    2   0.2021 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7338 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4293   0.9500   0.0000   0.0845 &   2.8183 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0774   0.9500            0.3831 &   3.2014 f
  mprj/buf_i[29] (net)                                   1   0.0053 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0774   0.9500   0.0000   0.0000 &   3.2015 f
  data arrival time                                                                                                  3.2015

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5163   1.0500   0.0000   0.5943 &   2.7892 r
  clock reconvergence pessimism                                                                           0.0000     2.7892
  clock uncertainty                                                                                       0.1000     2.8892
  library hold time                                                                     1.0000            0.1637     3.0530
  data required time                                                                                                 3.0530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0530
  data arrival time                                                                                                 -3.2015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1328 
  total derate : arrival time                                                                             0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1574 

  slack (with derating applied) (MET)                                                                     0.1485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3059 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             1.8993                     0.9748 &   2.9748 f
  la_oenb[54] (net)                                      2   0.2701 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9748 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0698   1.9150   0.9500  -0.0400   0.0812 &   3.0561 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1054   0.9500            0.4759 &   3.5320 f
  mprj/buf_i[118] (net)                                  2   0.0217 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0269   0.1054   0.9500  -0.0026  -0.0024 &   3.5295 f
  data arrival time                                                                                                  3.5295

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5664   1.0500   0.0000   0.9251 &   3.1201 r
  clock reconvergence pessimism                                                                           0.0000     3.1201
  clock uncertainty                                                                                       0.1000     3.2201
  library hold time                                                                     1.0000            0.1541     3.3742
  data required time                                                                                                 3.3742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3742
  data arrival time                                                                                                 -3.5295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1823 

  slack (with derating applied) (MET)                                                                     0.1554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3376 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                3.7239                     1.9136 &   3.9136 r
  io_in[9] (net)                                         2   0.3280 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.9136 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6008   3.7386   0.9500  -0.8695  -0.7777 &   3.1359 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   0.9500            0.0401 &   3.1760 r
  mprj/buf_i[201] (net)                                  2   0.0293 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1284   0.9500   0.0000   0.0007 &   3.1768 r
  data arrival time                                                                                                  3.1768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6105 &   2.8055 r
  clock reconvergence pessimism                                                                           0.0000     2.8055
  clock uncertainty                                                                                       0.1000     2.9055
  library hold time                                                                     1.0000            0.1152     3.0207
  data required time                                                                                                 3.0207
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0207
  data arrival time                                                                                                 -3.1768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1336 
  total derate : arrival time                                                                             0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1863 

  slack (with derating applied) (MET)                                                                     0.1561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3424 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               3.8148                     1.9793 &   3.9793 r
  io_in[15] (net)                                        2   0.3371 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9793 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5002   3.8234   0.9500  -0.8536  -0.7766 &   3.2027 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1267   0.9500            0.0336 &   3.2364 r
  mprj/buf_i[207] (net)                                  2   0.0265 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1267   0.9500   0.0000   0.0006 &   3.2369 r
  data arrival time                                                                                                  3.2369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5084   1.0500   0.0000   0.6677 &   2.8627 r
  clock reconvergence pessimism                                                                           0.0000     2.8627
  clock uncertainty                                                                                       0.1000     2.9627
  library hold time                                                                     1.0000            0.1155     3.0782
  data required time                                                                                                 3.0782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0782
  data arrival time                                                                                                 -3.2369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1363 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1871 

  slack (with derating applied) (MET)                                                                     0.1587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3458 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.4700                     0.7694 &   2.7694 f
  io_in[11] (net)                                        2   0.2106 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7694 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0568   1.4820   0.9500  -0.0365   0.0368 &   2.8062 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   0.9500            0.4127 &   3.2188 f
  mprj/buf_i[203] (net)                                  2   0.0281 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1007   0.9500   0.0000   0.0007 &   3.2195 f
  data arrival time                                                                                                  3.2195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5024   1.0500   0.0000   0.6065 &   2.8015 r
  clock reconvergence pessimism                                                                           0.0000     2.8015
  clock uncertainty                                                                                       0.1000     2.9015
  library hold time                                                                     1.0000            0.1553     3.0567
  data required time                                                                                                 3.0567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0567
  data arrival time                                                                                                 -3.2195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1334 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1609 

  slack (with derating applied) (MET)                                                                     0.1628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3237 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           1.6137                     0.8389 &   2.8389 f
  la_data_in[6] (net)                                    2   0.2308 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8389 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0862   1.6303   0.9500  -0.0548   0.0375 &   2.8764 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0795   0.9500            0.4127 &   3.2891 f
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0795   0.9500   0.0000   0.0000 &   3.2892 f
  data arrival time                                                                                                  3.2892

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5323   1.0500   0.0000   0.6659 &   2.8609 r
  clock reconvergence pessimism                                                                           0.0000     2.8609
  clock uncertainty                                                                                       0.1000     2.9609
  library hold time                                                                     1.0000            0.1629     3.1238
  data required time                                                                                                 3.1238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1238
  data arrival time                                                                                                 -3.2892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1657 

  slack (with derating applied) (MET)                                                                     0.1654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3311 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             1.8741                     0.9446 &   2.9446 f
  la_oenb[61] (net)                                      2   0.2648 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9446 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1622   1.8953   0.9500  -0.0926   0.0407 &   2.9853 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1198   0.9500            0.4882 &   3.4735 f
  mprj/buf_i[125] (net)                                  2   0.0400 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0089   0.1199   0.9500  -0.0007   0.0005 &   3.4740 f
  data arrival time                                                                                                  3.4740

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5511   1.0500   0.0000   0.8588 &   3.0538 r
  clock reconvergence pessimism                                                                           0.0000     3.0538
  clock uncertainty                                                                                       0.1000     3.1538
  library hold time                                                                     1.0000            0.1505     3.3043
  data required time                                                                                                 3.3043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3043
  data arrival time                                                                                                 -3.4740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1454 
  total derate : arrival time                                                                             0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (MET)                                                                     0.1698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3529 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               1.6173                     0.8447 &   2.8447 f
  io_in[27] (net)                                        2   0.2317 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8447 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6323   0.9500   0.0000   0.0887 &   2.9333 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1009   0.9500            0.4332 &   3.3665 f
  mprj/buf_i[219] (net)                                  2   0.0241 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1010   0.9500   0.0000   0.0004 &   3.3670 f
  data arrival time                                                                                                  3.3670

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5106   1.0500   0.0000   0.7451 &   2.9401 r
  clock reconvergence pessimism                                                                           0.0000     2.9401
  clock uncertainty                                                                                       0.1000     3.0401
  library hold time                                                                     1.0000            0.1552     3.1953
  data required time                                                                                                 3.1953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1953
  data arrival time                                                                                                 -3.3670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1400 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1675 

  slack (with derating applied) (MET)                                                                     0.1717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3392 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.6352                     0.8403 &   2.8403 f
  wbs_adr_i[26] (net)                                    2   0.2325 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8403 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2954   1.6488   0.9500  -0.1815  -0.0889 &   2.7515 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0813   0.9500            0.4169 &   3.1683 f
  mprj/buf_i[58] (net)                                   1   0.0049 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0813   0.9500   0.0000   0.0000 &   3.1683 f
  data arrival time                                                                                                  3.1683

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4950   1.0500   0.0000   0.5270 &   2.7220 r
  clock reconvergence pessimism                                                                           0.0000     2.7220
  clock uncertainty                                                                                       0.1000     2.8220
  library hold time                                                                     1.0000            0.1623     2.9843
  data required time                                                                                                 2.9843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9843
  data arrival time                                                                                                 -3.1683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1296 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1660 

  slack (with derating applied) (MET)                                                                     0.1841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3501 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.6035                     0.8420 &   2.8420 f
  la_oenb[3] (net)                                       2   0.2302 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8420 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0563   1.6169   0.9500  -0.0334   0.0522 &   2.8942 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0803   0.9500            0.4116 &   3.3058 f
  mprj/buf_i[67] (net)                                   1   0.0046 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0803   0.9500   0.0000   0.0000 &   3.3058 f
  data arrival time                                                                                                  3.3058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6619 &   2.8569 r
  clock reconvergence pessimism                                                                           0.0000     2.8569
  clock uncertainty                                                                                       0.1000     2.9569
  library hold time                                                                     1.0000            0.1627     3.1195
  data required time                                                                                                 3.1195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1195
  data arrival time                                                                                                 -3.3058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (MET)                                                                     0.1863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3502 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              1.5745                     0.8312 &   2.8312 f
  la_oenb[6] (net)                                       2   0.2266 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8312 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5854   0.9500   0.0000   0.0811 &   2.9123 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0795   0.9500            0.4066 &   3.3189 f
  mprj/buf_i[70] (net)                                   1   0.0045 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0795   0.9500   0.0000   0.0001 &   3.3189 f
  data arrival time                                                                                                  3.3189

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6653 &   2.8603 r
  clock reconvergence pessimism                                                                           0.0000     2.8603
  clock uncertainty                                                                                       0.1000     2.9603
  library hold time                                                                     1.0000            0.1630     3.1233
  data required time                                                                                                 3.1233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1233
  data arrival time                                                                                                 -3.3189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     0.1957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3576 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.6273                     0.8316 &   2.8316 f
  la_data_in[63] (net)                                   2   0.2310 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8316 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0976   1.6425   0.9500  -0.0080   0.1032 &   2.9348 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1322   0.9500            0.4617 &   3.3965 f
  mprj/buf_i[191] (net)                                  2   0.0572 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0158   0.1327   0.9500  -0.0015   0.0030 &   3.3995 f
  data arrival time                                                                                                  3.3995

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5398   1.0500   0.0000   0.7594 &   2.9544 r
  clock reconvergence pessimism                                                                           0.0000     2.9544
  clock uncertainty                                                                                       0.1000     3.0544
  library hold time                                                                     1.0000            0.1472     3.2016
  data required time                                                                                                 3.2016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2016
  data arrival time                                                                                                 -3.3995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1407 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     0.1979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3695 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           1.5866                     0.8200 &   2.8200 f
  wbs_adr_i[25] (net)                                    2   0.2266 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8200 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2919   1.6056   0.9500  -0.1718  -0.0824 &   2.7376 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0812   0.9500            0.4108 &   3.1484 f
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0812   0.9500   0.0000   0.0001 &   3.1485 f
  data arrival time                                                                                                  3.1485

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4837   1.0500   0.0000   0.4925 &   2.6874 r
  clock reconvergence pessimism                                                                           0.0000     2.6874
  clock uncertainty                                                                                       0.1000     2.7874
  library hold time                                                                     1.0000            0.1624     2.9498
  data required time                                                                                                 2.9498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9498
  data arrival time                                                                                                 -3.1485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1280 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1633 

  slack (with derating applied) (MET)                                                                     0.1987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3620 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[28] (in)                                                           1.8108                     0.9240 &   2.9240 f
  wbs_dat_i[28] (net)                                    2   0.2569 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9240 f
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3393   1.8277   0.9500  -0.1963  -0.0888 &   2.8352 f
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0836   0.9500            0.4434 &   3.2786 f
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0836   0.9500   0.0000   0.0000 &   3.2787 f
  data arrival time                                                                                                  3.2787

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5242   1.0500   0.0000   0.6231 &   2.8181 r
  clock reconvergence pessimism                                                                           0.0000     2.8181
  clock uncertainty                                                                                       0.1000     2.9181
  library hold time                                                                     1.0000            0.1615     3.0795
  data required time                                                                                                 3.0795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0795
  data arrival time                                                                                                 -3.2787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1342 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1735 

  slack (with derating applied) (MET)                                                                     0.1991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3727 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.7039                     0.9093 &   2.9093 f
  io_in[13] (net)                                        2   0.2466 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9093 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2496   1.7144   0.9500  -0.1427  -0.0688 &   2.8406 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1125   0.9500            0.4561 &   3.2967 f
  mprj/buf_i[205] (net)                                  2   0.0360 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0090   0.1125   0.9500  -0.0010  -0.0002 &   3.2964 f
  data arrival time                                                                                                  3.2964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4893   1.0500   0.0000   0.6433 &   2.8383 r
  clock reconvergence pessimism                                                                           0.0000     2.8383
  clock uncertainty                                                                                       0.1000     2.9383
  library hold time                                                                     1.0000            0.1523     3.0906
  data required time                                                                                                 3.0906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0906
  data arrival time                                                                                                 -3.2964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1352 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1707 

  slack (with derating applied) (MET)                                                                     0.2058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3765 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           3.2340                     1.6360 &   3.6360 r
  wbs_dat_i[20] (net)                                    2   0.2829 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6360 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2395   3.2533   0.9500  -0.7239  -0.6186 &   3.0174 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0910   0.9500            0.0327 &   3.0502 r
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0910   0.9500   0.0000   0.0000 &   3.0502 r
  data arrival time                                                                                                  3.0502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4465   1.0500   0.0000   0.3924 &   2.5874 r
  clock reconvergence pessimism                                                                           0.0000     2.5874
  clock uncertainty                                                                                       0.1000     2.6874
  library hold time                                                                     1.0000            0.1193     2.8067
  data required time                                                                                                 2.8067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8067
  data arrival time                                                                                                 -3.0502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (MET)                                                                     0.2435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4121 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          3.1774                     1.6102 &   3.6102 r
  la_data_in[59] (net)                                   2   0.2780 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6102 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3996   3.1955   0.9500  -0.2384  -0.1110 &   3.4992 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   0.9500            0.0677 &   3.5669 r
  mprj/buf_i[187] (net)                                  2   0.0331 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0367   0.1246   0.9500  -0.0186  -0.0187 &   3.5482 r
  data arrival time                                                                                                  3.5482

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5645   1.0500   0.0000   0.8920 &   3.0870 r
  clock reconvergence pessimism                                                                           0.0000     3.0870
  clock uncertainty                                                                                       0.1000     3.1870
  library hold time                                                                     1.0000            0.1157     3.3027
  data required time                                                                                                 3.3027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3027
  data arrival time                                                                                                 -3.5482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1708 

  slack (with derating applied) (MET)                                                                     0.2455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4163 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.0083                     1.0273 &   3.0273 f
  wbs_dat_i[30] (net)                                    2   0.2852 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0273 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5939   2.0259   0.9500  -0.3466  -0.2352 &   2.7921 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0889   0.9500            0.4750 &   3.2670 f
  mprj/buf_i[30] (net)                                   1   0.0049 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0889   0.9500   0.0000   0.0000 &   3.2671 f
  data arrival time                                                                                                  3.2671

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5029   1.0500   0.0000   0.5501 &   2.7451 r
  clock reconvergence pessimism                                                                           0.0000     2.7451
  clock uncertainty                                                                                       0.1000     2.8451
  library hold time                                                                     1.0000            0.1595     3.0046
  data required time                                                                                                 3.0046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0046
  data arrival time                                                                                                 -3.2671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1307 
  total derate : arrival time                                                                             0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1798 

  slack (with derating applied) (MET)                                                                     0.2625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4423 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           3.2620                     1.6491 &   3.6491 r
  wbs_adr_i[18] (net)                                    2   0.2853 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6491 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3727   3.2816   0.9500  -0.7751  -0.6703 &   2.9788 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0931   0.9500            0.0332 &   3.0120 r
  mprj/buf_i[50] (net)                                   1   0.0051 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0931   0.9500   0.0000   0.0000 &   3.0121 r
  data arrival time                                                                                                  3.0121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4123   1.0500   0.0000   0.3198 &   2.5148 r
  clock reconvergence pessimism                                                                           0.0000     2.5148
  clock uncertainty                                                                                       0.1000     2.6148
  library hold time                                                                     1.0000            0.1192     2.7340
  data required time                                                                                                 2.7340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7340
  data arrival time                                                                                                 -3.0121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1198 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     0.2781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4459 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.6943                     0.8692 &   2.8692 f
  wbs_dat_i[25] (net)                                    2   0.2408 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8692 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2793   1.7086   0.9500  -0.1637  -0.0652 &   2.8040 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0826   0.9500            0.4262 &   3.2302 f
  mprj/buf_i[25] (net)                                   1   0.0049 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0826   0.9500   0.0000   0.0000 &   3.2302 f
  data arrival time                                                                                                  3.2302

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4845   1.0500   0.0000   0.4952 &   2.6902 r
  clock reconvergence pessimism                                                                           0.0000     2.6902
  clock uncertainty                                                                                       0.1000     2.7902
  library hold time                                                                     1.0000            0.1618     2.9520
  data required time                                                                                                 2.9520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9520
  data arrival time                                                                                                 -3.2302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1281 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1643 

  slack (with derating applied) (MET)                                                                     0.2782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4425 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.5321                     0.7921 &   2.7921 f
  wbs_dat_i[26] (net)                                    2   0.2188 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7921 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5503   0.9500   0.0000   0.0951 &   2.8872 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0793   0.9500            0.4015 &   3.2887 f
  mprj/buf_i[26] (net)                                   1   0.0049 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0793   0.9500   0.0000   0.0001 &   3.2888 f
  data arrival time                                                                                                  3.2888

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5029   1.0500   0.0000   0.5501 &   2.7451 r
  clock reconvergence pessimism                                                                           0.0000     2.7451
  clock uncertainty                                                                                       0.1000     2.8451
  library hold time                                                                     1.0000            0.1630     3.0081
  data required time                                                                                                 3.0081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0081
  data arrival time                                                                                                 -3.2888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1307 
  total derate : arrival time                                                                             0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (MET)                                                                     0.2807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4375 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               1.9223                     0.9710 &   2.9710 f
  io_in[29] (net)                                        2   0.2717 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9710 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1056   1.9416   0.9500  -0.0695   0.0610 &   3.0321 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1067   0.9500            0.4808 &   3.5128 f
  mprj/buf_i[221] (net)                                  2   0.0226 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1067   0.9500   0.0000   0.0004 &   3.5133 f
  data arrival time                                                                                                  3.5133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7529 &   2.9479 r
  clock reconvergence pessimism                                                                           0.0000     2.9479
  clock uncertainty                                                                                       0.1000     3.0479
  library hold time                                                                     1.0000            0.1538     3.2016
  data required time                                                                                                 3.2016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2016
  data arrival time                                                                                                 -3.5133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1404 
  total derate : arrival time                                                                             0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     0.3116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4878 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           3.5927                     1.8175 &   3.8175 r
  wbs_adr_i[15] (net)                                    2   0.3145 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8175 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7160   3.6141   0.9500  -0.9568  -0.8451 &   2.9724 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   0.9500            0.0162 &   2.9886 r
  mprj/buf_i[47] (net)                                   1   0.0040 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0068   0.0962   0.9500  -0.0028  -0.0029 &   2.9857 r
  data arrival time                                                                                                  2.9857

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3744   1.0500   0.0000   0.2588 &   2.4537 r
  clock reconvergence pessimism                                                                           0.0000     2.4537
  clock uncertainty                                                                                       0.1000     2.5537
  library hold time                                                                     1.0000            0.1190     2.6728
  data required time                                                                                                 2.6728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6728
  data arrival time                                                                                                 -2.9857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1741 

  slack (with derating applied) (MET)                                                                     0.3129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4870 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           3.2639                     1.6521 &   3.6521 r
  wbs_adr_i[20] (net)                                    2   0.2856 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6521 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2738   3.2831   0.9500  -0.7461  -0.6410 &   3.0110 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0912   0.9500            0.0311 &   3.0422 r
  mprj/buf_i[52] (net)                                   1   0.0037 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0912   0.9500   0.0000   0.0000 &   3.0422 r
  data arrival time                                                                                                  3.0422

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3986   1.0500   0.0000   0.3001 &   2.4950 r
  clock reconvergence pessimism                                                                           0.0000     2.4950
  clock uncertainty                                                                                       0.1000     2.5950
  library hold time                                                                     1.0000            0.1193     2.7143
  data required time                                                                                                 2.7143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7143
  data arrival time                                                                                                 -3.0422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1653 

  slack (with derating applied) (MET)                                                                     0.3279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4931 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           1.7494                     0.8941 &   2.8941 f
  wbs_adr_i[21] (net)                                    2   0.2483 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8941 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4366   1.7651   0.9500  -0.2516  -0.1500 &   2.7442 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0820   0.9500            0.4334 &   3.1776 f
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0820   0.9500   0.0000   0.0000 &   3.1776 f
  data arrival time                                                                                                  3.1776

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4465   1.0500   0.0000   0.3923 &   2.5873 r
  clock reconvergence pessimism                                                                           0.0000     2.5873
  clock uncertainty                                                                                       0.1000     2.6873
  library hold time                                                                     1.0000            0.1620     2.8494
  data required time                                                                                                 2.8494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8494
  data arrival time                                                                                                 -3.1776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1646 

  slack (with derating applied) (MET)                                                                     0.3283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4929 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           1.7680                     0.9022 &   2.9022 f
  wbs_adr_i[22] (net)                                    2   0.2508 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9022 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4026   1.7841   0.9500  -0.2337  -0.1300 &   2.7723 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0843   0.9500            0.4381 &   3.2104 f
  mprj/buf_i[54] (net)                                   1   0.0051 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0843   0.9500   0.0000   0.0000 &   3.2104 f
  data arrival time                                                                                                  3.2104

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4544   1.0500   0.0000   0.4113 &   2.6063 r
  clock reconvergence pessimism                                                                           0.0000     2.6063
  clock uncertainty                                                                                       0.1000     2.7063
  library hold time                                                                     1.0000            0.1612     2.8675
  data required time                                                                                                 2.8675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8675
  data arrival time                                                                                                 -3.2104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1241 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1649 

  slack (with derating applied) (MET)                                                                     0.3429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5079 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               1.8724                     0.9418 &   2.9418 f
  io_in[31] (net)                                        2   0.2644 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9418 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8941   0.9500   0.0000   0.1427 &   3.0845 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   0.9500            0.4732 &   3.5577 f
  mprj/buf_i[223] (net)                                  2   0.0224 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0259   0.1055   0.9500  -0.0025  -0.0023 &   3.5554 f
  data arrival time                                                                                                  3.5554

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5098   1.0500   0.0000   0.7604 &   2.9554 r
  clock reconvergence pessimism                                                                           0.0000     2.9554
  clock uncertainty                                                                                       0.1000     3.0554
  library hold time                                                                     1.0000            0.1540     3.2094
  data required time                                                                                                 3.2094
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2094
  data arrival time                                                                                                 -3.5554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1407 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1733 

  slack (with derating applied) (MET)                                                                     0.3460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5193 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           1.7596                     0.9058 &   2.9058 f
  wbs_dat_i[24] (net)                                    2   0.2504 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9058 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3013   1.7735   0.9500  -0.1750  -0.0749 &   2.8309 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0849   0.9500            0.4372 &   3.2681 f
  mprj/buf_i[24] (net)                                   1   0.0057 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0849   0.9500   0.0000   0.0000 &   3.2682 f
  data arrival time                                                                                                  3.2682

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4655   1.0500   0.0000   0.4396 &   2.6345 r
  clock reconvergence pessimism                                                                           0.0000     2.6345
  clock uncertainty                                                                                       0.1000     2.7345
  library hold time                                                                     1.0000            0.1610     2.8955
  data required time                                                                                                 2.8955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8955
  data arrival time                                                                                                 -3.2682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1255 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1629 

  slack (with derating applied) (MET)                                                                     0.3726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5356 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             1.8781                     0.9504 &   2.9504 f
  la_oenb[62] (net)                                      2   0.2657 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9504 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8979   0.9500   0.0000   0.1341 &   3.0845 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   0.9500            0.5122 &   3.5967 f
  mprj/buf_i[126] (net)                                  2   0.0719 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0522   0.1500   0.9500  -0.0054  -0.0004 &   3.5963 f
  data arrival time                                                                                                  3.5963

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5420   1.0500   0.0000   0.7684 &   2.9634 r
  clock reconvergence pessimism                                                                           0.0000     2.9634
  clock uncertainty                                                                                       0.1000     3.0634
  library hold time                                                                     1.0000            0.1429     3.2063
  data required time                                                                                                 3.2063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2063
  data arrival time                                                                                                 -3.5963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1411 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1757 

  slack (with derating applied) (MET)                                                                     0.3900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5657 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               2.5320                     1.2518 &   3.2518 f
  io_in[33] (net)                                        2   0.3578 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2518 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7350   2.5663   0.9500  -0.4100  -0.2081 &   3.0436 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1168   0.9500            0.5702 &   3.6139 f
  mprj/buf_i[225] (net)                                  2   0.0191 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0088   0.1168   0.9500  -0.0007  -0.0004 &   3.6134 f
  data arrival time                                                                                                  3.6134

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5097   1.0500   0.0000   0.7615 &   2.9565 r
  clock reconvergence pessimism                                                                           0.0000     2.9565
  clock uncertainty                                                                                       0.1000     3.0565
  library hold time                                                                     1.0000            0.1512     3.2078
  data required time                                                                                                 3.2078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2078
  data arrival time                                                                                                 -3.6134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.0623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2031 

  slack (with derating applied) (MET)                                                                     0.4057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6087 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                1.7549                     0.8983 &   2.8983 f
  io_in[8] (net)                                         2   0.2493 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8983 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7702   0.9500   0.0000   0.1145 &   3.0128 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1073   0.9500            0.4584 &   3.4712 f
  mprj/buf_i[200] (net)                                  2   0.0281 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1074   0.9500   0.0000   0.0007 &   3.4719 f
  data arrival time                                                                                                  3.4719

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5023   1.0500   0.0000   0.6146 &   2.8096 r
  clock reconvergence pessimism                                                                           0.0000     2.8096
  clock uncertainty                                                                                       0.1000     2.9096
  library hold time                                                                     1.0000            0.1536     3.0632
  data required time                                                                                                 3.0632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0632
  data arrival time                                                                                                 -3.4719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1338 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (MET)                                                                     0.4087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5727 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           1.9637                     0.9903 &   2.9903 f
  wbs_dat_i[17] (net)                                    2   0.2775 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9903 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7008   1.9855   0.9500  -0.4113  -0.2922 &   2.6980 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   0.9500            0.4678 &   3.1658 f
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   0.9500   0.0000   0.0000 &   3.1658 f
  data arrival time                                                                                                  3.1658

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3986   1.0500   0.0000   0.2997 &   2.4946 r
  clock reconvergence pessimism                                                                           0.0000     2.4946
  clock uncertainty                                                                                       0.1000     2.5946
  library hold time                                                                     1.0000            0.1603     2.7550
  data required time                                                                                                 2.7550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7550
  data arrival time                                                                                                 -3.1658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1713 

  slack (with derating applied) (MET)                                                                     0.4108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5822 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                1.7728                     0.8984 &   2.8984 f
  io_in[7] (net)                                         2   0.2510 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8984 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7906   0.9500   0.0000   0.1261 &   3.0245 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1050   0.9500            0.4587 &   3.4832 f
  mprj/buf_i[199] (net)                                  2   0.0246 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0001   0.1050   0.9500  -0.0000   0.0005 &   3.4836 f
  data arrival time                                                                                                  3.4836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6209 &   2.8159 r
  clock reconvergence pessimism                                                                           0.0000     2.8159
  clock uncertainty                                                                                       0.1000     2.9159
  library hold time                                                                     1.0000            0.1542     3.0701
  data required time                                                                                                 3.0701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0701
  data arrival time                                                                                                 -3.4836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1341 
  total derate : arrival time                                                                             0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1649 

  slack (with derating applied) (MET)                                                                     0.4136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5784 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.7320                     0.8862 &   2.8862 f
  wbs_adr_i[23] (net)                                    2   0.2459 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8862 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4260   1.7474   0.9500  -0.2458  -0.1462 &   2.7400 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   0.9500            0.4317 &   3.1717 f
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   0.9500   0.0000   0.0000 &   3.1717 f
  data arrival time                                                                                                  3.1717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3986   1.0500   0.0000   0.2995 &   2.4944 r
  clock reconvergence pessimism                                                                           0.0000     2.4944
  clock uncertainty                                                                                       0.1000     2.5944
  library hold time                                                                     1.0000            0.1617     2.7562
  data required time                                                                                                 2.7562
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7562
  data arrival time                                                                                                 -3.1717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1597 

  slack (with derating applied) (MET)                                                                     0.4156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5752 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.5557                     0.7954 &   2.7954 f
  wbs_dat_i[21] (net)                                    2   0.2208 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7954 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5697   0.9500   0.0000   0.1027 &   2.8981 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0778   0.9500            0.4029 &   3.3010 f
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0778   0.9500   0.0000   0.0000 &   3.3010 f
  data arrival time                                                                                                  3.3010

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4556   1.0500   0.0000   0.4141 &   2.6091 r
  clock reconvergence pessimism                                                                           0.0000     2.6091
  clock uncertainty                                                                                       0.1000     2.7091
  library hold time                                                                     1.0000            0.1636     2.8727
  data required time                                                                                                 2.8727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8727
  data arrival time                                                                                                 -3.3010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1242 
  total derate : arrival time                                                                             0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1509 

  slack (with derating applied) (MET)                                                                     0.4284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5792 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           3.4589                     1.7480 &   3.7480 r
  wbs_adr_i[14] (net)                                    2   0.3024 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7480 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4085   3.4817   0.9500  -0.7797  -0.6629 &   3.0851 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0942   0.9500            0.0221 &   3.1072 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0041   0.0942   0.9500  -0.0011  -0.0012 &   3.1060 r
  data arrival time                                                                                                  3.1060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3744   1.0500   0.0000   0.2584 &   2.4534 r
  clock reconvergence pessimism                                                                           0.0000     2.4534
  clock uncertainty                                                                                       0.1000     2.5534
  library hold time                                                                     1.0000            0.1191     2.6725
  data required time                                                                                                 2.6725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6725
  data arrival time                                                                                                 -3.1060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     0.4335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5987 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           1.6577                     0.8582 &   2.8582 f
  wbs_adr_i[24] (net)                                    2   0.2369 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8582 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2883   1.6767   0.9500  -0.1701  -0.0768 &   2.7814 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   0.9500            0.4202 &   3.2015 f
  mprj/buf_i[56] (net)                                   1   0.0040 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   0.9500   0.0000   0.0000 &   3.2016 f
  data arrival time                                                                                                  3.2016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3986   1.0500   0.0000   0.3001 &   2.4951 r
  clock reconvergence pessimism                                                                           0.0000     2.4951
  clock uncertainty                                                                                       0.1000     2.5951
  library hold time                                                                     1.0000            0.1625     2.7576
  data required time                                                                                                 2.7576
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7576
  data arrival time                                                                                                 -3.2016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1548 

  slack (with derating applied) (MET)                                                                     0.4440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5987 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               2.4070                     1.1802 &   3.1802 f
  io_in[32] (net)                                        2   0.3373 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1802 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4930   2.4441   0.9500  -0.2720  -0.0750 &   3.1052 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1164   0.9500            0.5545 &   3.6597 f
  mprj/buf_i[224] (net)                                  2   0.0216 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0341   0.1164   0.9500  -0.0031  -0.0030 &   3.6568 f
  data arrival time                                                                                                  3.6568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5097   1.0500   0.0000   0.7621 &   2.9571 r
  clock reconvergence pessimism                                                                           0.0000     2.9571
  clock uncertainty                                                                                       0.1000     3.0571
  library hold time                                                                     1.0000            0.1513     3.2084
  data required time                                                                                                 3.2084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2084
  data arrival time                                                                                                 -3.6568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1949 

  slack (with derating applied) (MET)                                                                     0.4483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6432 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            4.0209                     2.0183 &   4.0183 r
  wbs_dat_i[7] (net)                                     2   0.3512 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0183 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -2.4658   4.0512   0.9500  -1.2712  -1.1421 &   2.8762 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1197   0.9500            0.0140 &   2.8903 r
  mprj/buf_i[7] (net)                                    2   0.0171 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0116   0.1197   0.9500  -0.0049  -0.0050 &   2.8853 r
  data arrival time                                                                                                  2.8853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1632   1.0500   0.0000   0.0189 &   2.2139 r
  clock reconvergence pessimism                                                                           0.0000     2.2139
  clock uncertainty                                                                                       0.1000     2.3139
  library hold time                                                                     1.0000            0.1163     2.4302
  data required time                                                                                                 2.4302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4302
  data arrival time                                                                                                 -2.8853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1801 

  slack (with derating applied) (MET)                                                                     0.4551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6352 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           1.7256                     0.8830 &   2.8830 f
  wbs_dat_i[23] (net)                                    2   0.2450 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8830 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3160   1.7408   0.9500  -0.1896  -0.0874 &   2.7956 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0819   0.9500            0.4300 &   3.2256 f
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0819   0.9500   0.0000   0.0000 &   3.2256 f
  data arrival time                                                                                                  3.2256

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3987   1.0500   0.0000   0.2993 &   2.4943 r
  clock reconvergence pessimism                                                                           0.0000     2.4943
  clock uncertainty                                                                                       0.1000     2.5943
  library hold time                                                                     1.0000            0.1621     2.7564
  data required time                                                                                                 2.7564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7564
  data arrival time                                                                                                 -3.2256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (MET)                                                                     0.4692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6260 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           3.6400                     1.8397 &   3.8397 r
  wbs_adr_i[16] (net)                                    2   0.3184 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8397 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3713   3.6636   0.9500  -0.7799  -0.6579 &   3.1818 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1026   0.9500            0.0198 &   3.2016 r
  mprj/buf_i[48] (net)                                   1   0.0081 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0412   0.1026   0.9500  -0.0190  -0.0198 &   3.1818 r
  data arrival time                                                                                                  3.1818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3987   1.0500   0.0000   0.2985 &   2.4935 r
  clock reconvergence pessimism                                                                           0.0000     2.4935
  clock uncertainty                                                                                       0.1000     2.5935
  library hold time                                                                     1.0000            0.1186     2.7121
  data required time                                                                                                 2.7121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7121
  data arrival time                                                                                                 -3.1818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1187 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1682 

  slack (with derating applied) (MET)                                                                     0.4697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6379 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           3.8198                     1.9248 &   3.9248 r
  wbs_adr_i[13] (net)                                    2   0.3339 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9248 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4758   3.8463   0.9500  -0.8353  -0.7006 &   3.2242 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1025   0.9500            0.0086 &   3.2328 r
  mprj/buf_i[45] (net)                                   1   0.0062 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0079   0.1025   0.9500  -0.0032  -0.0034 &   3.2294 r
  data arrival time                                                                                                  3.2294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4119   1.0500   0.0000   0.3238 &   2.5188 r
  clock reconvergence pessimism                                                                           0.0000     2.5188
  clock uncertainty                                                                                       0.1000     2.6188
  library hold time                                                                     1.0000            0.1186     2.7373
  data required time                                                                                                 2.7373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7373
  data arrival time                                                                                                 -3.2294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1199 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     0.4921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6637 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           3.1188                     1.5818 &   3.5818 r
  wbs_dat_i[16] (net)                                    2   0.2732 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5818 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8723   3.1357   0.9500  -0.5010  -0.3932 &   3.1887 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   0.9500            0.0447 &   3.2334 r
  mprj/buf_i[16] (net)                                   1   0.0085 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0287   0.0957   0.9500  -0.0132  -0.0138 &   3.2196 r
  data arrival time                                                                                                  3.2196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3987   1.0500   0.0000   0.2985 &   2.4935 r
  clock reconvergence pessimism                                                                           0.0000     2.4935
  clock uncertainty                                                                                       0.1000     2.5935
  library hold time                                                                     1.0000            0.1191     2.7126
  data required time                                                                                                 2.7126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7126
  data arrival time                                                                                                 -3.2196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1187 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (MET)                                                                     0.5070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6608 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           1.8379                     0.9292 &   2.9292 f
  wbs_dat_i[10] (net)                                    2   0.2600 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9292 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3608   1.8579   0.9500  -0.2045  -0.0815 &   2.8477 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0829   0.9500            0.4469 &   3.2947 f
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0829   0.9500   0.0000   0.0000 &   3.2947 f
  data arrival time                                                                                                  3.2947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4119   1.0500   0.0000   0.3238 &   2.5188 r
  clock reconvergence pessimism                                                                           0.0000     2.5188
  clock uncertainty                                                                                       0.1000     2.6188
  library hold time                                                                     1.0000            0.1617     2.7805
  data required time                                                                                                 2.7805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7805
  data arrival time                                                                                                 -3.2947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1199 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1607 

  slack (with derating applied) (MET)                                                                     0.5142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6749 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.5158                     0.7790 &   2.7790 f
  wbs_dat_i[22] (net)                                    2   0.2155 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7790 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5285   0.9500   0.0000   0.0961 &   2.8751 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0801   0.9500            0.3992 &   3.2743 f
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0801   0.9500   0.0000   0.0000 &   3.2743 f
  data arrival time                                                                                                  3.2743

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3986   1.0500   0.0000   0.3000 &   2.4950 r
  clock reconvergence pessimism                                                                           0.0000     2.4950
  clock uncertainty                                                                                       0.1000     2.5950
  library hold time                                                                     1.0000            0.1627     2.7577
  data required time                                                                                                 2.7577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7577
  data arrival time                                                                                                 -3.2743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1449 

  slack (with derating applied) (MET)                                                                     0.5166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6615 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           1.8743                     0.9502 &   2.9502 f
  wbs_dat_i[14] (net)                                    2   0.2654 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9502 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5051   1.8935   0.9500  -0.2835  -0.1666 &   2.7837 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0857   0.9500            0.4544 &   3.2380 f
  mprj/buf_i[14] (net)                                   1   0.0045 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0161   0.0857   0.9500  -0.0014  -0.0014 &   3.2366 f
  data arrival time                                                                                                  3.2366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3744   1.0500   0.0000   0.2583 &   2.4533 r
  clock reconvergence pessimism                                                                           0.0000     2.4533
  clock uncertainty                                                                                       0.1000     2.5533
  library hold time                                                                     1.0000            0.1607     2.7140
  data required time                                                                                                 2.7140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7140
  data arrival time                                                                                                 -3.2366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     0.5226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6845 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.5295                     1.7813 &   3.7813 r
  wbs_adr_i[12] (net)                                    2   0.3085 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7813 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2275   3.5530   0.9500  -0.6969  -0.5712 &   3.2101 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0945   0.9500            0.0181 &   3.2282 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0945   0.9500   0.0000   0.0000 &   3.2282 r
  data arrival time                                                                                                  3.2282

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3944   1.0500   0.0000   0.2886 &   2.4836 r
  clock reconvergence pessimism                                                                           0.0000     2.4836
  clock uncertainty                                                                                       0.1000     2.5836
  library hold time                                                                     1.0000            0.1191     2.7027
  data required time                                                                                                 2.7027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7027
  data arrival time                                                                                                 -3.2282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1183 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1625 

  slack (with derating applied) (MET)                                                                     0.5255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6881 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.5692                     0.8014 &   2.8014 f
  wbs_dat_i[18] (net)                                    2   0.2226 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8014 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5836   0.9500   0.0000   0.1049 &   2.9063 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0806   0.9500            0.4072 &   3.3135 f
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0806   0.9500   0.0000   0.0000 &   3.3136 f
  data arrival time                                                                                                  3.3136

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4174   1.0500   0.0000   0.3295 &   2.5245 r
  clock reconvergence pessimism                                                                           0.0000     2.5245
  clock uncertainty                                                                                       0.1000     2.6245
  library hold time                                                                     1.0000            0.1626     2.7870
  data required time                                                                                                 2.7870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7870
  data arrival time                                                                                                 -3.3136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1202 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1472 

  slack (with derating applied) (MET)                                                                     0.5265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6737 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           3.4116                     1.7234 &   3.7234 r
  wbs_dat_i[13] (net)                                    2   0.2984 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7234 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1191   3.4325   0.9500  -0.6330  -0.5098 &   3.2135 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0954   0.9500            0.0264 &   3.2399 r
  mprj/buf_i[13] (net)                                   1   0.0053 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0954   0.9500   0.0000   0.0000 &   3.2400 r
  data arrival time                                                                                                  3.2400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3988   1.0500   0.0000   0.2979 &   2.4929 r
  clock reconvergence pessimism                                                                           0.0000     2.4929
  clock uncertainty                                                                                       0.1000     2.5929
  library hold time                                                                     1.0000            0.1191     2.7120
  data required time                                                                                                 2.7120
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7120
  data arrival time                                                                                                 -3.2400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1187 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     0.5280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6879 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                1.9249                     0.9758 &   2.9758 f
  io_in[6] (net)                                         2   0.2727 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.9758 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9445   0.9500   0.0000   0.1411 &   3.1169 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1083   0.9500            0.4829 &   3.5998 f
  mprj/buf_i[198] (net)                                  2   0.0245 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0017   0.1083   0.9500  -0.0001   0.0004 &   3.6002 f
  data arrival time                                                                                                  3.6002

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6231 &   2.8181 r
  clock reconvergence pessimism                                                                           0.0000     2.8181
  clock uncertainty                                                                                       0.1000     2.9181
  library hold time                                                                     1.0000            0.1533     3.0714
  data required time                                                                                                 3.0714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0714
  data arrival time                                                                                                 -3.6002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1342 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1671 

  slack (with derating applied) (MET)                                                                     0.5287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6958 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                2.3760                     1.1906 &   3.1906 f
  io_in[5] (net)                                         2   0.3353 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1906 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5111   2.4023   0.9500  -0.2979  -0.1249 &   3.0657 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1195   0.9500            0.5525 &   3.6182 f
  mprj/buf_i[197] (net)                                  2   0.0262 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0084   0.1195   0.9500  -0.0008  -0.0003 &   3.6179 f
  data arrival time                                                                                                  3.6179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6242 &   2.8191 r
  clock reconvergence pessimism                                                                           0.0000     2.8191
  clock uncertainty                                                                                       0.1000     2.9191
  library hold time                                                                     1.0000            0.1505     3.0697
  data required time                                                                                                 3.0697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0697
  data arrival time                                                                                                 -3.6179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1342 
  total derate : arrival time                                                                             0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1882 

  slack (with derating applied) (MET)                                                                     0.5483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7364 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.6043                     0.8196 &   2.8196 f
  wbs_dat_i[19] (net)                                    2   0.2277 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8196 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6191   0.9500   0.0000   0.1075 &   2.9271 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0809   0.9500            0.4124 &   3.3395 f
  mprj/buf_i[19] (net)                                   1   0.0051 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0809   0.9500   0.0000   0.0000 &   3.3395 f
  data arrival time                                                                                                  3.3395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4188   1.0500   0.0000   0.3324 &   2.5273 r
  clock reconvergence pessimism                                                                           0.0000     2.5273
  clock uncertainty                                                                                       0.1000     2.6273
  library hold time                                                                     1.0000            0.1624     2.7898
  data required time                                                                                                 2.7898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7898
  data arrival time                                                                                                 -3.3395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1203 
  total derate : arrival time                                                                             0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1477 

  slack (with derating applied) (MET)                                                                     0.5498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6975 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.0036                     1.0077 &   3.0077 f
  wbs_dat_i[12] (net)                                    2   0.2830 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0077 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5191   2.0265   0.9500  -0.2892  -0.1563 &   2.8514 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0913   0.9500            0.4772 &   3.3286 f
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0913   0.9500   0.0000   0.0001 &   3.3286 f
  data arrival time                                                                                                  3.3286

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4119   1.0500   0.0000   0.3237 &   2.5187 r
  clock reconvergence pessimism                                                                           0.0000     2.5187
  clock uncertainty                                                                                       0.1000     2.6187
  library hold time                                                                     1.0000            0.1586     2.7773
  data required time                                                                                                 2.7773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7773
  data arrival time                                                                                                 -3.3286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1199 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1673 

  slack (with derating applied) (MET)                                                                     0.5513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7186 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            3.9786                     1.9915 &   3.9915 r
  wbs_adr_i[1] (net)                                     2   0.3472 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9915 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9636   4.0119   0.9500  -1.0271  -0.8753 &   3.1162 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1070   0.9500            0.0032 &   3.1194 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0288   0.1070   0.9500  -0.0128  -0.0134 &   3.1060 r
  data arrival time                                                                                                  3.1060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2621   1.0500   0.0000   0.1163 &   2.3113 r
  clock reconvergence pessimism                                                                           0.0000     2.3113
  clock uncertainty                                                                                       0.1000     2.4113
  library hold time                                                                     1.0000            0.1180     2.5292
  data required time                                                                                                 2.5292
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5292
  data arrival time                                                                                                 -3.1060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1101 
  total derate : arrival time                                                                             0.0629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1729 

  slack (with derating applied) (MET)                                                                     0.5768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7497 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           1.6840                     0.8558 &   2.8558 f
  wbs_adr_i[11] (net)                                    2   0.2385 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8558 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1610   1.7011   0.9500  -0.0869   0.0271 &   2.8830 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0800   0.9500            0.4228 &   3.3058 f
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0055   0.0800   0.9500  -0.0005  -0.0005 &   3.3054 f
  data arrival time                                                                                                  3.3054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3745   1.0500   0.0000   0.2574 &   2.4523 r
  clock reconvergence pessimism                                                                           0.0000     2.4523
  clock uncertainty                                                                                       0.1000     2.5523
  library hold time                                                                     1.0000            0.1628     2.7151
  data required time                                                                                                 2.7151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7151
  data arrival time                                                                                                 -3.3054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1496 

  slack (with derating applied) (MET)                                                                     0.5903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7399 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.8355                     0.9264 &   2.9264 f
  wbs_adr_i[7] (net)                                     2   0.2595 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9264 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3379   1.8561   0.9500  -0.1943  -0.0687 &   2.8577 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0955   0.9500            0.4581 &   3.3158 f
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0067   0.0955   0.9500  -0.0006  -0.0004 &   3.3154 f
  data arrival time                                                                                                  3.3154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3743   1.0500   0.0000   0.2591 &   2.4541 r
  clock reconvergence pessimism                                                                           0.0000     2.4541
  clock uncertainty                                                                                       0.1000     2.5541
  library hold time                                                                     1.0000            0.1571     2.7112
  data required time                                                                                                 2.7112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7112
  data arrival time                                                                                                 -3.3154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.6042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7621 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            3.3792                     1.7056 &   3.7056 r
  wbs_adr_i[5] (net)                                     2   0.2953 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7056 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1045   3.4020   0.9500  -0.6394  -0.5134 &   3.1922 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0991   0.9500            0.0321 &   3.2243 r
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0065   0.0991   0.9500  -0.0021  -0.0021 &   3.2222 r
  data arrival time                                                                                                  3.2222

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3268   1.0500   0.0000   0.1886 &   2.3836 r
  clock reconvergence pessimism                                                                           0.0000     2.3836
  clock uncertainty                                                                                       0.1000     2.4836
  library hold time                                                                     1.0000            0.1189     2.6025
  data required time                                                                                                 2.6025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6025
  data arrival time                                                                                                 -3.2222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1135 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     0.6197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7753 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           3.2673                     1.6517 &   3.6517 r
  wbs_adr_i[17] (net)                                    2   0.2857 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6517 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8498   3.2872   0.9500  -0.5080  -0.3884 &   3.2633 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0907   0.9500            0.0304 &   3.2937 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0907   0.9500   0.0000   0.0000 &   3.2937 r
  data arrival time                                                                                                  3.2937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3745   1.0500   0.0000   0.2579 &   2.4529 r
  clock reconvergence pessimism                                                                           0.0000     2.4529
  clock uncertainty                                                                                       0.1000     2.5529
  library hold time                                                                     1.0000            0.1193     2.6722
  data required time                                                                                                 2.6722
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6722
  data arrival time                                                                                                 -3.2937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1514 

  slack (with derating applied) (MET)                                                                     0.6216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7730 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           3.8175                     1.9217 &   3.9217 r
  wbs_adr_i[10] (net)                                    2   0.3336 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9217 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3631   3.8447   0.9500  -0.7746  -0.6347 &   3.2870 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1000   0.9500            0.0060 &   3.2930 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1000   0.9500   0.0000   0.0000 &   3.2931 r
  data arrival time                                                                                                  3.2931

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3590   1.0500   0.0000   0.2324 &   2.4274 r
  clock reconvergence pessimism                                                                           0.0000     2.4274
  clock uncertainty                                                                                       0.1000     2.5274
  library hold time                                                                     1.0000            0.1189     2.6463
  data required time                                                                                                 2.6463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6463
  data arrival time                                                                                                 -3.2931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1156 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (MET)                                                                     0.6468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8108 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           3.7381                     1.9087 &   3.9087 r
  wbs_dat_i[31] (net)                                    2   0.3285 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9087 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9293   3.7539   0.9500  -0.5381  -0.4218 &   3.4869 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0985   0.9500            0.0100 &   3.4969 r
  mprj/buf_i[31] (net)                                   1   0.0043 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0985   0.9500   0.0000   0.0000 &   3.4969 r
  data arrival time                                                                                                  3.4969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4612   1.0500   0.0000   0.4282 &   2.6232 r
  clock reconvergence pessimism                                                                           0.0000     2.6232
  clock uncertainty                                                                                       0.1000     2.7232
  library hold time                                                                     1.0000            0.1190     2.8422
  data required time                                                                                                 2.8422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8422
  data arrival time                                                                                                 -3.4969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1249 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     0.6548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8146 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               2.2923                     1.1174 &   3.1174 f
  io_in[34] (net)                                        2   0.3207 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1174 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3323   0.9500   0.0000   0.2219 &   3.3393 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1143   0.9500            0.5382 &   3.8776 f
  mprj/buf_i[226] (net)                                  2   0.0219 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1143   0.9500   0.0000   0.0004 &   3.8780 f
  data arrival time                                                                                                  3.8780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5098   1.0500   0.0000   0.7611 &   2.9560 r
  clock reconvergence pessimism                                                                           0.0000     2.9560
  clock uncertainty                                                                                       0.1000     3.0560
  library hold time                                                                     1.0000            0.1518     3.2079
  data required time                                                                                                 3.2079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2079
  data arrival time                                                                                                 -3.8780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1808 

  slack (with derating applied) (MET)                                                                     0.6701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8509 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[4] (in)                                                            3.3880                     1.7093 &   3.7093 r
  wbs_adr_i[4] (net)                                     2   0.2961 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7093 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0163   3.4112   0.9500  -0.6128  -0.4838 &   3.2255 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0974   0.9500            0.0298 &   3.2553 r
  mprj/buf_i[36] (net)                                   1   0.0069 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0974   0.9500   0.0000   0.0001 &   3.2553 r
  data arrival time                                                                                                  3.2553

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3072   1.0500   0.0000   0.1642 &   2.3592 r
  clock reconvergence pessimism                                                                           0.0000     2.3592
  clock uncertainty                                                                                       0.1000     2.4592
  library hold time                                                                     1.0000            0.1190     2.5782
  data required time                                                                                                 2.5782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5782
  data arrival time                                                                                                 -3.2553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     0.6771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8301 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                2.1239                     1.0485 &   3.0485 f
  io_in[4] (net)                                         2   0.2984 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0485 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1554   0.9500   0.0000   0.1887 &   3.2371 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1117   0.9500            0.5132 &   3.7503 f
  mprj/buf_i[196] (net)                                  2   0.0231 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1117   0.9500   0.0000   0.0004 &   3.7508 f
  data arrival time                                                                                                  3.7508

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6246 &   2.8196 r
  clock reconvergence pessimism                                                                           0.0000     2.8196
  clock uncertainty                                                                                       0.1000     2.9196
  library hold time                                                                     1.0000            0.1525     3.0721
  data required time                                                                                                 3.0721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0721
  data arrival time                                                                                                 -3.7508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1343 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1712 

  slack (with derating applied) (MET)                                                                     0.6787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8499 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            1.9057                     0.9575 &   2.9575 f
  wbs_dat_i[4] (net)                                     2   0.2690 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9575 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4163   1.9284   0.9500  -0.2303  -0.0969 &   2.8607 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0888   0.9500            0.4619 &   3.3226 f
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0113   0.0888   0.9500  -0.0010  -0.0010 &   3.3216 f
  data arrival time                                                                                                  3.3216

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3225   1.0500   0.0000   0.1835 &   2.3784 r
  clock reconvergence pessimism                                                                           0.0000     2.3784
  clock uncertainty                                                                                       0.1000     2.4784
  library hold time                                                                     1.0000            0.1596     2.6380
  data required time                                                                                                 2.6380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6380
  data arrival time                                                                                                 -3.3216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1133 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (MET)                                                                     0.6836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8404 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            3.4025                     1.7210 &   3.7210 r
  wbs_dat_i[6] (net)                                     2   0.2976 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7210 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2907   3.4238   0.9500  -0.7448  -0.6289 &   3.0922 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1026   0.9500            0.0344 &   3.1266 r
  mprj/buf_i[6] (net)                                    2   0.0106 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1026   0.9500   0.0000   0.0001 &   3.1267 r
  data arrival time                                                                                                  3.1267

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1706   1.0500   0.0000   0.0242 &   2.2192 r
  clock reconvergence pessimism                                                                           0.0000     2.2192
  clock uncertainty                                                                                       0.1000     2.3192
  library hold time                                                                     1.0000            0.1185     2.4377
  data required time                                                                                                 2.4377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4377
  data arrival time                                                                                                 -3.1267
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1057 
  total derate : arrival time                                                                             0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1528 

  slack (with derating applied) (MET)                                                                     0.6890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8418 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            3.5753                     1.7975 &   3.7975 r
  wbs_adr_i[2] (net)                                     2   0.3122 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7975 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2865   3.6020   0.9500  -0.7315  -0.5924 &   3.2051 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1147   0.9500            0.0356 &   3.2407 r
  mprj/buf_i[34] (net)                                   2   0.0184 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0416   0.1147   0.9500  -0.0194  -0.0201 &   3.2206 r
  data arrival time                                                                                                  3.2206

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2645   1.0500   0.0000   0.1162 &   2.3112 r
  clock reconvergence pessimism                                                                           0.0000     2.3112
  clock uncertainty                                                                                       0.1000     2.4112
  library hold time                                                                     1.0000            0.1170     2.5282
  data required time                                                                                                 2.5282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5282
  data arrival time                                                                                                 -3.2206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1101 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1587 

  slack (with derating applied) (MET)                                                                     0.6924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8511 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.6972                     0.8603 &   2.8603 f
  wbs_dat_i[5] (net)                                     2   0.2403 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8603 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.7148   0.9500   0.0000   0.1223 &   2.9826 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0844   0.9500            0.4287 &   3.4113 f
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0099   0.0844   0.9500  -0.0009  -0.0008 &   3.4105 f
  data arrival time                                                                                                  3.4105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.3744   1.0500   0.0000   0.2590 &   2.4540 r
  clock reconvergence pessimism                                                                           0.0000     2.4540
  clock uncertainty                                                                                       0.1000     2.5540
  library hold time                                                                     1.0000            0.1612     2.7151
  data required time                                                                                                 2.7151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7151
  data arrival time                                                                                                 -3.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1169 
  total derate : arrival time                                                                             0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1459 

  slack (with derating applied) (MET)                                                                     0.6953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8412 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            3.3037                     1.6689 &   3.6689 r
  wbs_adr_i[9] (net)                                     2   0.2889 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6689 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1714   3.3244   0.9500  -0.6743  -0.5565 &   3.1124 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1030   0.9500            0.0408 &   3.1532 r
  mprj/buf_i[41] (net)                                   2   0.0119 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0308   0.1030   0.9500  -0.0144  -0.0150 &   3.1383 r
  data arrival time                                                                                                  3.1383

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1632   1.0500   0.0000   0.0189 &   2.2139 r
  clock reconvergence pessimism                                                                           0.0000     2.2139
  clock uncertainty                                                                                       0.1000     2.3139
  library hold time                                                                     1.0000            0.1185     2.4324
  data required time                                                                                                 2.4324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4324
  data arrival time                                                                                                 -3.1383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1500 

  slack (with derating applied) (MET)                                                                     0.7059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8559 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                2.1609                     1.0617 &   3.0617 f
  io_in[3] (net)                                         2   0.3032 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0617 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1946   0.9500   0.0000   0.2003 &   3.2619 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1125   0.9500            0.5190 &   3.7809 f
  mprj/buf_i[195] (net)                                  2   0.0231 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1125   0.9500   0.0000   0.0004 &   3.7814 f
  data arrival time                                                                                                  3.7814

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6260 &   2.8210 r
  clock reconvergence pessimism                                                                           0.0000     2.8210
  clock uncertainty                                                                                       0.1000     2.9210
  library hold time                                                                     1.0000            0.1523     3.0733
  data required time                                                                                                 3.0733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0733
  data arrival time                                                                                                 -3.7814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1343 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     0.7081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8803 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            1.9864                     0.9941 &   2.9941 f
  wbs_dat_i[1] (net)                                     2   0.2802 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9941 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5286   2.0117   0.9500  -0.2899  -0.1482 &   2.8460 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0919   0.9500            0.4758 &   3.3218 f
  mprj/buf_i[1] (net)                                    1   0.0073 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0919   0.9500   0.0000   0.0001 &   3.3219 f
  data arrival time                                                                                                  3.3219

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2624   1.0500   0.0000   0.1147 &   2.3097 r
  clock reconvergence pessimism                                                                           0.0000     2.3097
  clock uncertainty                                                                                       0.1000     2.4097
  library hold time                                                                     1.0000            0.1584     2.5681
  data required time                                                                                                 2.5681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5681
  data arrival time                                                                                                 -3.3219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1100 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.7538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9116 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               2.3951                     1.1586 &   3.1586 f
  io_in[35] (net)                                        2   0.3344 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1586 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4404   0.9500   0.0000   0.2444 &   3.4030 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   0.9500            0.5570 &   3.9600 f
  mprj/buf_i[227] (net)                                  2   0.0250 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.1193   0.9500  -0.0019  -0.0015 &   3.9585 f
  data arrival time                                                                                                  3.9585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5099   1.0500   0.0000   0.7590 &   2.9540 r
  clock reconvergence pessimism                                                                           0.0000     2.9540
  clock uncertainty                                                                                       0.1000     3.0540
  library hold time                                                                     1.0000            0.1506     3.2046
  data required time                                                                                                 3.2046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2046
  data arrival time                                                                                                 -3.9585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1407 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1830 

  slack (with derating applied) (MET)                                                                     0.7539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9369 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           1.8763                     0.9532 &   2.9532 f
  wbs_adr_i[19] (net)                                    2   0.2658 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9532 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8947   0.9500   0.0000   0.1284 &   3.0816 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0899   0.9500            0.4583 &   3.5399 f
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0899   0.9500   0.0000   0.0001 &   3.5399 f
  data arrival time                                                                                                  3.5399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4167   1.0500   0.0000   0.3281 &   2.5231 r
  clock reconvergence pessimism                                                                           0.0000     2.5231
  clock uncertainty                                                                                       0.1000     2.6231
  library hold time                                                                     1.0000            0.1592     2.7822
  data required time                                                                                                 2.7822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7822
  data arrival time                                                                                                 -3.5399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1201 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     0.7577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9087 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            1.8762                     0.9444 &   2.9444 f
  wbs_adr_i[8] (net)                                     2   0.2650 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9444 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5256   1.8975   0.9500  -0.3012  -0.1775 &   2.7669 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0972   0.9500            0.4653 &   3.2322 f
  mprj/buf_i[40] (net)                                   2   0.0130 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0972   0.9500   0.0000   0.0001 &   3.2323 f
  data arrival time                                                                                                  3.2323

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1632   1.0500   0.0000   0.0188 &   2.2138 r
  clock reconvergence pessimism                                                                           0.0000     2.2138
  clock uncertainty                                                                                       0.1000     2.3138
  library hold time                                                                     1.0000            0.1565     2.4703
  data required time                                                                                                 2.4703
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4703
  data arrival time                                                                                                 -3.2323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1523 

  slack (with derating applied) (MET)                                                                     0.7621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9143 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            1.9659                     0.9931 &   2.9931 f
  wbs_dat_i[9] (net)                                     2   0.2780 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9931 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6018   1.9865   0.9500  -0.3446  -0.2216 &   2.7715 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1011   0.9500            0.4809 &   3.2524 f
  mprj/buf_i[9] (net)                                    2   0.0147 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0414   0.1011   0.9500  -0.0038  -0.0038 &   3.2486 f
  data arrival time                                                                                                  3.2486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1632   1.0500   0.0000   0.0189 &   2.2139 r
  clock reconvergence pessimism                                                                           0.0000     2.2139
  clock uncertainty                                                                                       0.1000     2.3139
  library hold time                                                                     1.0000            0.1552     2.4690
  data required time                                                                                                 2.4690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4690
  data arrival time                                                                                                 -3.2486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1555 

  slack (with derating applied) (MET)                                                                     0.7796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9351 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                2.2724                     1.1072 &   3.1072 f
  io_in[2] (net)                                         2   0.3181 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1072 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3118   0.9500   0.0000   0.2230 &   3.3302 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1166   0.9500            0.5380 &   3.8683 f
  mprj/buf_i[194] (net)                                  2   0.0251 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1166   0.9500   0.0000   0.0005 &   3.8688 f
  data arrival time                                                                                                  3.8688

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6272 &   2.8222 r
  clock reconvergence pessimism                                                                           0.0000     2.8222
  clock uncertainty                                                                                       0.1000     2.9222
  library hold time                                                                     1.0000            0.1513     3.0734
  data required time                                                                                                 3.0734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0734
  data arrival time                                                                                                 -3.8688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1344 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (MET)                                                                     0.7953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9698 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            1.9389                     0.9728 &   2.9728 f
  wbs_dat_i[0] (net)                                     2   0.2737 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9728 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3730   1.9629   0.9500  -0.2071  -0.0669 &   2.9059 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0985   0.9500            0.4754 &   3.3813 f
  mprj/buf_i[0] (net)                                    2   0.0129 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0269   0.0985   0.9500  -0.0025  -0.0025 &   3.3788 f
  data arrival time                                                                                                  3.3788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2621   1.0500   0.0000   0.1162 &   2.3112 r
  clock reconvergence pessimism                                                                           0.0000     2.3112
  clock uncertainty                                                                                       0.1000     2.4112
  library hold time                                                                     1.0000            0.1560     2.5672
  data required time                                                                                                 2.5672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5672
  data arrival time                                                                                                 -3.3788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1101 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1535 

  slack (with derating applied) (MET)                                                                     0.8116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9651 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            1.9054                     0.9586 &   2.9586 f
  wbs_adr_i[3] (net)                                     2   0.2692 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9586 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3948   1.9278   0.9500  -0.2262  -0.0931 &   2.8655 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1020   0.9500            0.4741 &   3.3396 f
  mprj/buf_i[35] (net)                                   2   0.0173 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0351   0.1020   0.9500  -0.0033  -0.0032 &   3.3364 f
  data arrival time                                                                                                  3.3364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2160   1.0500   0.0000   0.0660 &   2.2610 r
  clock reconvergence pessimism                                                                           0.0000     2.2610
  clock uncertainty                                                                                       0.1000     2.3610
  library hold time                                                                     1.0000            0.1549     2.5159
  data required time                                                                                                 2.5159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5159
  data arrival time                                                                                                 -3.3364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1077 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     0.8205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9722 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.0024                     1.0036 &   3.0036 f
  wbs_sel_i[3] (net)                                     2   0.2825 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0036 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5856   2.0262   0.9500  -0.3280  -0.1923 &   2.8112 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0949   0.9500            0.4805 &   3.2917 f
  mprj/buf_i[233] (net)                                  2   0.0094 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0949   0.9500   0.0000   0.0001 &   3.2918 f
  data arrival time                                                                                                  3.2918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1632   1.0500   0.0000   0.0187 &   2.2137 r
  clock reconvergence pessimism                                                                           0.0000     2.2137
  clock uncertainty                                                                                       0.1000     2.3137
  library hold time                                                                     1.0000            0.1573     2.4710
  data required time                                                                                                 2.4710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4710
  data arrival time                                                                                                 -3.2918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1551 

  slack (with derating applied) (MET)                                                                     0.8208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9760 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            2.1045                     1.0460 &   3.0460 f
  wbs_dat_i[2] (net)                                     2   0.2961 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0460 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5461   2.1331   0.9500  -0.3202  -0.1661 &   2.8799 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1089   0.9500            0.5075 &   3.3874 f
  mprj/buf_i[2] (net)                                    2   0.0204 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0228   0.1089   0.9500  -0.0020  -0.0018 &   3.3856 f
  data arrival time                                                                                                  3.3856

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2645   1.0500   0.0000   0.1162 &   2.3112 r
  clock reconvergence pessimism                                                                           0.0000     2.3112
  clock uncertainty                                                                                       0.1000     2.4112
  library hold time                                                                     1.0000            0.1532     2.5644
  data required time                                                                                                 2.5644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5644
  data arrival time                                                                                                 -3.3856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1101 
  total derate : arrival time                                                                             0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1618 

  slack (with derating applied) (MET)                                                                     0.8212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9831 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            1.6866                     0.8567 &   2.8567 f
  wbs_sel_i[1] (net)                                     2   0.2390 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8567 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7037   0.9500   0.0000   0.1223 &   2.9789 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0931   0.9500            0.4350 &   3.4139 f
  mprj/buf_i[231] (net)                                  2   0.0130 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0150   0.0931   0.9500  -0.0014  -0.0013 &   3.4126 f
  data arrival time                                                                                                  3.4126

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2623   1.0500   0.0000   0.1144 &   2.3094 r
  clock reconvergence pessimism                                                                           0.0000     2.3094
  clock uncertainty                                                                                       0.1000     2.4094
  library hold time                                                                     1.0000            0.1580     2.5674
  data required time                                                                                                 2.5674
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5674
  data arrival time                                                                                                 -3.4126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1100 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1394 

  slack (with derating applied) (MET)                                                                     0.8452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9846 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            1.9865                     0.9948 &   2.9948 f
  wbs_sel_i[2] (net)                                     2   0.2802 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9948 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3843   2.0112   0.9500  -0.2352  -0.0921 &   2.9027 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   0.9500            0.4871 &   3.3898 f
  mprj/buf_i[232] (net)                                  2   0.0177 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0163   0.1040   0.9500  -0.0015  -0.0013 &   3.3885 f
  data arrival time                                                                                                  3.3885

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2407   1.0500   0.0000   0.0908 &   2.2858 r
  clock reconvergence pessimism                                                                           0.0000     2.2858
  clock uncertainty                                                                                       0.1000     2.3858
  library hold time                                                                     1.0000            0.1544     2.5402
  data required time                                                                                                 2.5402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5402
  data arrival time                                                                                                 -3.3885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1088 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1545 

  slack (with derating applied) (MET)                                                                     0.8483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0028 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[3] (in)                                                            3.3391                     1.6857 &   3.6857 r
  wbs_dat_i[3] (net)                                     2   0.2918 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6857 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9578   3.3615   0.9500  -0.5593  -0.4313 &   3.2544 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0951   0.9500            0.0304 &   3.2849 r
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0951   0.9500   0.0000   0.0000 &   3.2849 r
  data arrival time                                                                                                  3.2849

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1632   1.0500   0.0000   0.0187 &   2.2137 r
  clock reconvergence pessimism                                                                           0.0000     2.2137
  clock uncertainty                                                                                       0.1000     2.3137
  library hold time                                                                     1.0000            0.1190     2.4327
  data required time                                                                                                 2.4327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4327
  data arrival time                                                                                                 -3.2849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1432 

  slack (with derating applied) (MET)                                                                     0.8523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9954 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.0889                     1.0457 &   3.0457 f
  wbs_stb_i (net)                                        2   0.2946 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0457 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3589   2.1151   0.9500  -0.2087  -0.0528 &   2.9929 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0939   0.9500            0.4909 &   3.4838 f
  mprj/buf_i[235] (net)                                  1   0.0073 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0307   0.0939   0.9500  -0.0028  -0.0029 &   3.4809 f
  data arrival time                                                                                                  3.4809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2965   1.0500   0.0000   0.1516 &   2.3466 r
  clock reconvergence pessimism                                                                           0.0000     2.3466
  clock uncertainty                                                                                       0.1000     2.4466
  library hold time                                                                     1.0000            0.1577     2.6043
  data required time                                                                                                 2.6043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6043
  data arrival time                                                                                                 -3.4809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1117 
  total derate : arrival time                                                                             0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (MET)                                                                     0.8766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0336 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            1.8723                     0.9490 &   2.9490 f
  wbs_dat_i[8] (net)                                     2   0.2651 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9490 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.2954   1.8920   0.9500  -0.1719  -0.0454 &   2.9036 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0877   0.9500            0.4560 &   3.3596 f
  mprj/buf_i[8] (net)                                    1   0.0060 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0175   0.0877   0.9500  -0.0015  -0.0015 &   3.3581 f
  data arrival time                                                                                                  3.3581

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1632   1.0500   0.0000   0.0187 &   2.2137 r
  clock reconvergence pessimism                                                                           0.0000     2.2137
  clock uncertainty                                                                                       0.1000     2.3137
  library hold time                                                                     1.0000            0.1599     2.4736
  data required time                                                                                                 2.4736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4736
  data arrival time                                                                                                 -3.3581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1054 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1452 

  slack (with derating applied) (MET)                                                                     0.8844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0296 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            2.1663                     1.0948 &   3.0948 f
  wbs_adr_i[0] (net)                                     2   0.3066 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0948 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5058   2.1903   0.9500  -0.2798  -0.1303 &   2.9644 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0972   0.9500            0.5036 &   3.4681 f
  mprj/buf_i[32] (net)                                   1   0.0087 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0316   0.0972   0.9500  -0.0029  -0.0029 &   3.4652 f
  data arrival time                                                                                                  3.4652

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2720   1.0500   0.0000   0.1242 &   2.3192 r
  clock reconvergence pessimism                                                                           0.0000     2.3192
  clock uncertainty                                                                                       0.1000     2.4192
  library hold time                                                                     1.0000            0.1565     2.5757
  data required time                                                                                                 2.5757
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5757
  data arrival time                                                                                                 -3.4652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1104 
  total derate : arrival time                                                                             0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1597 

  slack (with derating applied) (MET)                                                                     0.8895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0492 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[15] (in)                                                           1.9723                     0.9990 &   2.9990 f
  wbs_dat_i[15] (net)                                    2   0.2792 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9990 f
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9922   0.9500   0.0000   0.1378 &   3.1367 f
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0884   0.9500            0.4702 &   3.6069 f
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0155   0.0884   0.9500  -0.0014  -0.0014 &   3.6055 f
  data arrival time                                                                                                  3.6055

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3744   1.0500   0.0000   0.2586 &   2.4536 r
  clock reconvergence pessimism                                                                           0.0000     2.4536
  clock uncertainty                                                                                       0.1000     2.5536
  library hold time                                                                     1.0000            0.1597     2.7133
  data required time                                                                                                 2.7133
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7133
  data arrival time                                                                                                 -3.6055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1168 
  total derate : arrival time                                                                             0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1489 

  slack (with derating applied) (MET)                                                                     0.8921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0410 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                2.4254                     1.1705 &   3.1705 f
  io_in[1] (net)                                         2   0.3386 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1705 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1497   2.4828   0.9500  -0.0123   0.2395 &   3.4101 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1174   0.9500            0.5604 &   3.9704 f
  mprj/buf_i[193] (net)                                  2   0.0218 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1174   0.9500   0.0000   0.0004 &   3.9708 f
  data arrival time                                                                                                  3.9708

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6291 &   2.8241 r
  clock reconvergence pessimism                                                                           0.0000     2.8241
  clock uncertainty                                                                                       0.1000     2.9241
  library hold time                                                                     1.0000            0.1511     3.0751
  data required time                                                                                                 3.0751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0751
  data arrival time                                                                                                 -3.9708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1345 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1779 

  slack (with derating applied) (MET)                                                                     0.8957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0736 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            1.7861                     0.9001 &   2.9001 f
  wbs_sel_i[0] (net)                                     2   0.2524 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9001 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0985   1.8065   0.9500  -0.0081   0.1274 &   3.0275 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0947   0.9500            0.4505 &   3.4780 f
  mprj/buf_i[230] (net)                                  2   0.0126 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0146   0.0947   0.9500  -0.0014  -0.0013 &   3.4767 f
  data arrival time                                                                                                  3.4767

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2613   1.0500   0.0000   0.1186 &   2.3136 r
  clock reconvergence pessimism                                                                           0.0000     2.3136
  clock uncertainty                                                                                       0.1000     2.4136
  library hold time                                                                     1.0000            0.1574     2.5709
  data required time                                                                                                 2.5709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5709
  data arrival time                                                                                                 -3.4767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1102 
  total derate : arrival time                                                                             0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1415 

  slack (with derating applied) (MET)                                                                     0.9058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0473 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               1.8603                     0.9304 &   2.9304 f
  wbs_cyc_i (net)                                        2   0.2622 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9304 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1330   1.8835   0.9500  -0.0182   0.1284 &   3.0588 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0910   0.9500            0.4578 &   3.5166 f
  mprj/buf_i[236] (net)                                  2   0.0086 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.0910   0.9500  -0.0005  -0.0004 &   3.5162 f
  data arrival time                                                                                                  3.5162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2988   1.0500   0.0000   0.1544 &   2.3494 r
  clock reconvergence pessimism                                                                           0.0000     2.3494
  clock uncertainty                                                                                       0.1000     2.4494
  library hold time                                                                     1.0000            0.1587     2.6081
  data required time                                                                                                 2.6081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6081
  data arrival time                                                                                                 -3.5162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1119 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1447 

  slack (with derating applied) (MET)                                                                     0.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0527 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               2.5115                     1.2630 &   3.2630 f
  io_in[37] (net)                                        2   0.3637 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2630 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5115   0.9500   0.0000   0.2692 &   3.5323 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1282   0.9500            0.5755 &   4.1077 f
  mprj/buf_i[229] (net)                                  2   0.0336 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1282   0.9500   0.0000   0.0009 &   4.1087 f
  data arrival time                                                                                                  4.1087

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7530 &   2.9480 r
  clock reconvergence pessimism                                                                           0.0000     2.9480
  clock uncertainty                                                                                       0.1000     3.0480
  library hold time                                                                     1.0000            0.1484     3.1964
  data required time                                                                                                 3.1964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1964
  data arrival time                                                                                                 -4.1087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1404 
  total derate : arrival time                                                                             0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1849 

  slack (with derating applied) (MET)                                                                     0.9123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0972 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           3.4103                     1.7215 &   3.7215 r
  wbs_dat_i[11] (net)                                    2   0.2980 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7215 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4017   3.4328   0.9500  -0.2307  -0.0867 &   3.6348 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   0.9500            0.0248 &   3.6596 r
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0939   0.9500   0.0000   0.0000 &   3.6596 r
  data arrival time                                                                                                  3.6596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3987   1.0500   0.0000   0.2988 &   2.4938 r
  clock reconvergence pessimism                                                                           0.0000     2.4938
  clock uncertainty                                                                                       0.1000     2.5938
  library hold time                                                                     1.0000            0.1191     2.7129
  data required time                                                                                                 2.7129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7129
  data arrival time                                                                                                 -3.6596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1398 

  slack (with derating applied) (MET)                                                                     0.9467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0865 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                2.0801                     1.0613 &   3.0613 f
  wbs_we_i (net)                                         2   0.2955 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0613 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2130   2.0990   0.9500  -0.0757   0.0688 &   3.1301 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0950   0.9500            0.4899 &   3.6200 f
  mprj/buf_i[234] (net)                                  1   0.0084 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0078   0.0950   0.9500  -0.0006  -0.0006 &   3.6195 f
  data arrival time                                                                                                  3.6195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2875   1.0500   0.0000   0.1413 &   2.3363 r
  clock reconvergence pessimism                                                                           0.0000     2.3363
  clock uncertainty                                                                                       0.1000     2.4363
  library hold time                                                                     1.0000            0.1573     2.5936
  data required time                                                                                                 2.5936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5936
  data arrival time                                                                                                 -3.6195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1113 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1487 

  slack (with derating applied) (MET)                                                                     1.0259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1745 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                4.8291                     2.4012 &   4.4012 r
  io_in[0] (net)                                         2   0.4213 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4012 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7729   4.8737   0.9500  -0.4662  -0.1969 &   4.2044 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   0.9500           -0.0276 &   4.1767 r
  mprj/buf_i[192] (net)                                  2   0.0151 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1293   0.9500   0.0000   0.0002 &   4.1769 r
  data arrival time                                                                                                  4.1769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6290 &   2.8240 r
  clock reconvergence pessimism                                                                           0.0000     2.8240
  clock uncertainty                                                                                       0.1000     2.9240
  library hold time                                                                     1.0000            0.1151     3.0391
  data required time                                                                                                 3.0391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0391
  data arrival time                                                                                                 -4.1769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1345 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (MET)                                                                     1.1378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3123 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            3.4220                     1.7286 &   3.7286 r
  wbs_adr_i[6] (net)                                     2   0.2992 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7286 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5255   3.4446   0.9500  -0.3154  -0.1740 &   3.5546 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   0.9500            0.0357 &   3.5904 r
  mprj/buf_i[38] (net)                                   2   0.0122 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0332   0.1051   0.9500  -0.0154  -0.0160 &   3.5743 r
  data arrival time                                                                                                  3.5743

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1669   1.0500   0.0000   0.0210 &   2.2159 r
  clock reconvergence pessimism                                                                           0.0000     2.2159
  clock uncertainty                                                                                       0.1000     2.3159
  library hold time                                                                     1.0000            0.1182     2.4341
  data required time                                                                                                 2.4341
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4341
  data arrival time                                                                                                 -3.5743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1055 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     1.1402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2724 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.2160                     1.5991 &   3.5991 f
  io_in[36] (net)                                        2   0.4646 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5991 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2160   0.9500   0.0000   0.3459 &   3.9451 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   0.9500            0.6794 &   4.6245 f
  mprj/buf_i[228] (net)                                  2   0.0324 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1425   0.9500   0.0000   0.0008 &   4.6253 f
  data arrival time                                                                                                  4.6253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7530 &   2.9480 r
  clock reconvergence pessimism                                                                           0.0000     2.9480
  clock uncertainty                                                                                       0.1000     3.0480
  library hold time                                                                     1.0000            0.1448     3.1928
  data required time                                                                                                 3.1928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1928
  data arrival time                                                                                                 -4.6253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1404 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1944 

  slack (with derating applied) (MET)                                                                     1.4325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6269 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6039 &   2.5898 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0979   0.9500            0.5940 &   3.1838 r
  mprj/o_q[49] (net)                                     1   0.0051 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0979   0.9500   0.0000   0.0001 &   3.1839 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1106   0.9500            1.2346 &   4.4185 r
  mprj/o_q_dly[49] (net)                                 1   0.0055 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1106   0.9500   0.0000   0.0000 &   4.4186 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5325   0.9500            2.9662 &   7.3847 r
  mprj/la_data_out[17] (net)                             1   0.4890 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3847 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -5.5485   5.5485   0.9500  -3.1623  -3.1425 &   4.2422 r
  data arrival time                                                                                                  4.2422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5562 

  slack (with derating applied) (MET)                                                                     6.1422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6984 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6031 &   2.5890 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1418   0.9500            0.6204 &   3.2094 r
  mprj/o_q[45] (net)                                     2   0.0095 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1418   0.9500   0.0000   0.0001 &   3.2095 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1025   0.9500            1.2333 &   4.4428 r
  mprj/o_q_dly[45] (net)                                 1   0.0047 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1025   0.9500   0.0000   0.0001 &   4.4429 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6789   0.9500            3.0315 &   7.4743 r
  mprj/la_data_out[13] (net)                             1   0.5015 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4743 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -5.6753   5.6972   0.9500  -3.1824  -3.1488 &   4.3255 r
  data arrival time                                                                                                  4.3255

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5626 

  slack (with derating applied) (MET)                                                                     6.2255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7882 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6036 &   2.5896 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1215   0.9500            0.6089 &   3.1984 r
  mprj/o_q[48] (net)                                     1   0.0075 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1215   0.9500   0.0000   0.0001 &   3.1986 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2342   0.9500            1.3102 &   4.5087 r
  mprj/o_q_dly[48] (net)                                 2   0.0177 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0140   0.2342   0.9500  -0.0015  -0.0014 &   4.5074 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4009   0.9500            2.9093 &   7.4166 r
  mprj/la_data_out[16] (net)                             1   0.4765 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4166 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -5.4037   5.4165   0.9500  -3.0327  -3.0115 &   4.4051 r
  data arrival time                                                                                                  4.4051

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5512 

  slack (with derating applied) (MET)                                                                     6.3051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8564 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6035 &   2.5895 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1660   0.9500            0.6336 &   3.2231 r
  mprj/o_q[47] (net)                                     2   0.0118 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0096   0.1660   0.9500  -0.0009  -0.0008 &   3.2223 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2034   0.9500            1.2960 &   4.5183 r
  mprj/o_q_dly[47] (net)                                 2   0.0147 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2034   0.9500   0.0000   0.0002 &   4.5185 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4371   0.9500            2.9241 &   7.4426 r
  mprj/la_data_out[15] (net)                             1   0.4797 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4426 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -5.2978   5.4529   0.9500  -2.9807  -2.9538 &   4.4888 r
  data arrival time                                                                                                  4.4888

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5501 

  slack (with derating applied) (MET)                                                                     6.3888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9389 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6033 &   2.5892 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1571   0.9500            0.6288 &   3.2180 r
  mprj/o_q[46] (net)                                     2   0.0110 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0094   0.1571   0.9500  -0.0011  -0.0010 &   3.2170 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1152   0.9500            1.2428 &   4.4597 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1152   0.9500   0.0000   0.0001 &   4.4598 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2037   0.9500            2.2689 &   6.7287 r
  mprj/la_data_out[14] (net)                             1   0.3705 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7287 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -3.0781   4.2176   0.9500  -1.7053  -1.6472 &   5.0814 r
  data arrival time                                                                                                  5.0814

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4471 

  slack (with derating applied) (MET)                                                                     6.9814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4285 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1090 &   2.0949 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1331   0.9500            0.5674 &   2.6624 f
  mprj/o_q[8] (net)                                      2   0.0144 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1331   0.9500   0.0000   0.0002 &   2.6626 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2235   0.9500            1.3943 &   4.0569 f
  mprj/o_q_dly[8] (net)                                  2   0.0199 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0595   0.2235   0.9500  -0.0063  -0.0064 &   4.0505 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.7083   0.9500            1.5986 &   5.6492 f
  mprj/wbs_dat_o[8] (net)                                1   0.3897 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.6492 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -1.1410   2.7345   0.9500  -0.6475  -0.5124 &   5.1368 f
  data arrival time                                                                                                  5.1368

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3392 

  slack (with derating applied) (MET)                                                                     7.0368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3760 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1088 &   2.0948 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0806   0.9500            0.5286 &   2.6234 f
  mprj/o_q[6] (net)                                      1   0.0057 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0806   0.9500   0.0000   0.0001 &   2.6235 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2527   0.9500            1.4003 &   4.0238 f
  mprj/o_q_dly[6] (net)                                  2   0.0249 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0592   0.2527   0.9500  -0.0079  -0.0079 &   4.0159 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.7475   0.9500            1.6260 &   5.6419 f
  mprj/wbs_dat_o[6] (net)                                1   0.3953 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.6419 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -1.1311   2.7750   0.9500  -0.6441  -0.5037 &   5.1383 f
  data arrival time                                                                                                  5.1383

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3391 

  slack (with derating applied) (MET)                                                                     7.0383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3773 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3164 &   2.3024 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0840   0.9500            0.5313 &   2.8337 f
  mprj/o_q[27] (net)                                     1   0.0062 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0840   0.9500   0.0000   0.0001 &   2.8338 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1284   0.9500            1.2932 &   4.1270 f
  mprj/o_q_dly[27] (net)                                 1   0.0051 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1284   0.9500   0.0000   0.0001 &   4.1271 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2201   0.9500            1.3118 &   5.4388 f
  mprj/wbs_dat_o[27] (net)                               1   0.3185 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4388 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.5398   2.2423   0.9500  -0.3170  -0.1987 &   5.2401 f
  data arrival time                                                                                                  5.2401

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3092 

  slack (with derating applied) (MET)                                                                     7.1401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4493 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2913 &   2.2773 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1277   0.9500            0.5636 &   2.8408 f
  mprj/o_q[30] (net)                                     2   0.0135 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0086   0.1277   0.9500  -0.0010  -0.0009 &   2.8399 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1814   0.9500            1.3555 &   4.1955 f
  mprj/o_q_dly[30] (net)                                 2   0.0130 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1814   0.9500   0.0000   0.0001 &   4.1956 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6660   0.9500            1.5535 &   5.7491 f
  mprj/wbs_dat_o[30] (net)                               1   0.3823 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.7491 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.1396   2.6929   0.9500  -0.6390  -0.5081 &   5.2409 f
  data arrival time                                                                                                  5.2409

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3432 

  slack (with derating applied) (MET)                                                                     7.1409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4841 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6039 &   2.5898 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1166   0.9500            0.5555 &   3.1454 f
  mprj/o_q[50] (net)                                     2   0.0116 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1166   0.9500   0.0000   0.0001 &   3.1455 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1234   0.9500            1.2989 &   4.4444 f
  mprj/o_q_dly[50] (net)                                 1   0.0044 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1234   0.9500   0.0000   0.0001 &   4.4444 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4990   0.9500            1.4602 &   5.9046 f
  mprj/la_data_out[18] (net)                             1   0.3589 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9046 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.2575   2.5207   0.9500  -0.7536  -0.6571 &   5.2475 f
  data arrival time                                                                                                  5.2475

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3555 

  slack (with derating applied) (MET)                                                                     7.1475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5030 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2898 &   2.2758 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0867   0.9500            0.5334 &   2.8092 f
  mprj/o_q[26] (net)                                     1   0.0066 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0867   0.9500   0.0000   0.0001 &   2.8092 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1239   0.9500            1.2897 &   4.0990 f
  mprj/o_q_dly[26] (net)                                 1   0.0045 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1239   0.9500   0.0000   0.0001 &   4.0990 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8959   0.9500            1.1207 &   5.2197 f
  mprj/wbs_dat_o[26] (net)                               1   0.2692 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2197 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.1617   1.9138   0.9500  -0.0874   0.0348 &   5.2546 f
  data arrival time                                                                                                  5.2546

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2858 

  slack (with derating applied) (MET)                                                                     7.1546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4403 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2895 &   2.2754 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1209   0.9500            0.5586 &   2.8341 f
  mprj/o_q[29] (net)                                     2   0.0123 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0322   0.1209   0.9500  -0.0036  -0.0037 &   2.8304 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1144   0.9500            1.2920 &   4.1224 f
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1144   0.9500   0.0000   0.0000 &   4.1224 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1427   0.9500            1.2281 &   5.3505 f
  mprj/wbs_dat_o[29] (net)                               1   0.3028 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3505 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.4057   2.1672   0.9500  -0.2289  -0.0863 &   5.2642 f
  data arrival time                                                                                                  5.2642

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3015 

  slack (with derating applied) (MET)                                                                     7.1642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4657 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2329 &   2.2188 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0927   0.9500            0.5381 &   2.7569 f
  mprj/o_q[18] (net)                                     1   0.0076 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0927   0.9500   0.0000   0.0001 &   2.7570 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1544   0.9500            1.3198 &   4.0767 f
  mprj/o_q_dly[18] (net)                                 1   0.0085 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1544   0.9500   0.0000   0.0001 &   4.0768 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0321   0.9500            1.1966 &   5.2734 f
  mprj/wbs_dat_o[18] (net)                               1   0.2885 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2734 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2413   2.0517   0.9500  -0.1395  -0.0069 &   5.2665 f
  data arrival time                                                                                                  5.2665

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2919 

  slack (with derating applied) (MET)                                                                     7.1665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4583 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1095 &   2.0954 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0999   0.9500            0.5435 &   2.6389 f
  mprj/o_q[2] (net)                                      2   0.0088 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0999   0.9500   0.0000   0.0001 &   2.6390 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2122   0.9500            1.3735 &   4.0125 f
  mprj/o_q_dly[2] (net)                                  2   0.0180 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0850   0.2122   0.9500  -0.0088  -0.0090 &   4.0035 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4883   0.9500            1.4500 &   5.4535 f
  mprj/wbs_dat_o[2] (net)                                1   0.3542 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.4535 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.5785   2.5123   0.9500  -0.3450  -0.1837 &   5.2699 f
  data arrival time                                                                                                  5.2699

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3146 

  slack (with derating applied) (MET)                                                                     7.1699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4845 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4691 &   2.4550 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1322   0.9500            0.5668 &   3.0218 f
  mprj/o_q[41] (net)                                     2   0.0143 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1322   0.9500   0.0000   0.0002 &   3.0220 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1707   0.9500            1.3475 &   4.3695 f
  mprj/o_q_dly[41] (net)                                 2   0.0112 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1707   0.9500   0.0000   0.0001 &   4.3697 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9895   0.9500            1.1951 &   5.5647 f
  mprj/la_data_out[9] (net)                              1   0.2845 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5647 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.6108   2.0122   0.9500  -0.3768  -0.2765 &   5.2882 f
  data arrival time                                                                                                  5.2882

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3180 

  slack (with derating applied) (MET)                                                                     7.1882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5062 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2930 &   2.2789 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1021   0.9500            0.5450 &   2.8240 f
  mprj/o_q[23] (net)                                     2   0.0091 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0122   0.1021   0.9500  -0.0012  -0.0012 &   2.8228 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1416   0.9500            1.3108 &   4.1336 f
  mprj/o_q_dly[23] (net)                                 1   0.0068 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1416   0.9500   0.0000   0.0001 &   4.1337 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0770   0.9500            1.2142 &   5.3479 f
  mprj/wbs_dat_o[23] (net)                               1   0.2947 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3479 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.3430   2.0975   0.9500  -0.1895  -0.0560 &   5.2919 f
  data arrival time                                                                                                  5.2919

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2986 

  slack (with derating applied) (MET)                                                                     7.1919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4905 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1077 &   2.0936 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0803   0.9500            0.5284 &   2.6220 f
  mprj/o_q[175] (net)                                    1   0.0056 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0803   0.9500   0.0000   0.0000 &   2.6221 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1762   0.9500            1.3358 &   3.9578 f
  mprj/o_q_dly[175] (net)                                2   0.0121 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1762   0.9500   0.0000   0.0001 &   3.9580 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4530   0.9500            1.4199 &   5.3779 f
  mprj/wbs_ack_o (net)                                   1   0.3490 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3779 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                    -0.4158   2.4778   0.9500  -0.2505  -0.0837 &   5.2942 f
  data arrival time                                                                                                  5.2942

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3050 

  slack (with derating applied) (MET)                                                                     7.1942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4992 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5059 &   2.4918 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0880   0.9500            0.5344 &   3.0262 f
  mprj/o_q[35] (net)                                     1   0.0068 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0880   0.9500   0.0000   0.0001 &   3.0262 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1922   0.9500            1.3522 &   4.3784 f
  mprj/o_q_dly[35] (net)                                 2   0.0147 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1922   0.9500   0.0000   0.0002 &   4.3786 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1805   0.9500            1.2805 &   5.6590 f
  mprj/la_data_out[3] (net)                              1   0.3093 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6590 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.8593   2.2013   0.9500  -0.4833  -0.3617 &   5.2974 f
  data arrival time                                                                                                  5.2974

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3297 

  slack (with derating applied) (MET)                                                                     7.1974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5270 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1083 &   2.0943 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1087   0.9500            0.5498 &   2.6441 f
  mprj/o_q[1] (net)                                      2   0.0103 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1087   0.9500   0.0000   0.0001 &   2.6443 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2082   0.9500            1.3730 &   4.0172 f
  mprj/o_q_dly[1] (net)                                  2   0.0174 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0709   0.2082   0.9500  -0.0074  -0.0075 &   4.0097 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4014   0.9500            1.3995 &   5.4092 f
  mprj/wbs_dat_o[1] (net)                                1   0.3412 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.4092 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.4616   2.4260   0.9500  -0.2705  -0.1081 &   5.3011 f
  data arrival time                                                                                                  5.3011

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     7.2011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5094 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6039 &   2.5898 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1396   0.9500            0.5721 &   3.1620 f
  mprj/o_q[51] (net)                                     2   0.0155 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1396   0.9500   0.0000   0.0002 &   3.1621 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1236   0.9500            1.3070 &   4.4691 f
  mprj/o_q_dly[51] (net)                                 1   0.0044 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1236   0.9500   0.0000   0.0001 &   4.4692 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6309   0.9500            1.5232 &   5.9924 f
  mprj/la_data_out[19] (net)                             1   0.3795 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9924 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -1.3827   2.6568   0.9500  -0.7997  -0.6874 &   5.3050 f
  data arrival time                                                                                                  5.3050

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3634 

  slack (with derating applied) (MET)                                                                     7.2050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5684 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6610 &   2.6469 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0794   0.9500            0.5277 &   3.1746 f
  mprj/o_q[125] (net)                                    1   0.0055 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0794   0.9500   0.0000   0.0001 &   3.1747 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2171   0.9500            1.3719 &   4.5466 f
  mprj/o_q_dly[125] (net)                                2   0.0188 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2171   0.9500   0.0000   0.0003 &   4.5469 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8526   0.9500            1.6520 &   6.1989 f
  mprj/io_out[26] (net)                                  1   0.4097 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1989 f
  io_out[26] (net) 
  io_out[26] (out)                                                   -1.7711   2.8736   0.9500  -1.0141  -0.8891 &   5.3098 f
  data arrival time                                                                                                  5.3098

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     7.2098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5960 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2911 &   2.2770 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0718   0.9500            0.5218 &   2.7988 f
  mprj/o_q[25] (net)                                     1   0.0043 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0718   0.9500   0.0000   0.0001 &   2.7989 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1321   0.9500            1.2932 &   4.0920 f
  mprj/o_q_dly[25] (net)                                 1   0.0056 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1321   0.9500   0.0000   0.0001 &   4.0921 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9462   0.9500            1.1521 &   5.2442 f
  mprj/wbs_dat_o[25] (net)                               1   0.2767 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2442 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1461   1.9634   0.9500  -0.0564   0.0690 &   5.3132 f
  data arrival time                                                                                                  5.3132

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2856 

  slack (with derating applied) (MET)                                                                     7.2132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4988 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2706 &   2.2566 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1577   0.9500            0.5852 &   2.8418 f
  mprj/o_q[19] (net)                                     2   0.0186 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0240   0.1577   0.9500  -0.0029  -0.0027 &   2.8391 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1595   0.9500            1.3464 &   4.1855 f
  mprj/o_q_dly[19] (net)                                 2   0.0094 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1595   0.9500   0.0000   0.0001 &   4.1856 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3108   0.9500            1.3669 &   5.5525 f
  mprj/wbs_dat_o[19] (net)                               1   0.3316 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.5525 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.5951   2.3350   0.9500  -0.3588  -0.2335 &   5.3190 f
  data arrival time                                                                                                  5.3190

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3180 

  slack (with derating applied) (MET)                                                                     7.2190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5370 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1096 &   2.0956 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0733   0.9500            0.5230 &   2.6185 f
  mprj/o_q[3] (net)                                      1   0.0045 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0733   0.9500   0.0000   0.0001 &   2.6186 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2052   0.9500            1.3595 &   3.9781 f
  mprj/o_q_dly[3] (net)                                  2   0.0169 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0569   0.2052   0.9500  -0.0076  -0.0078 &   3.9704 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0466   0.9500            1.2011 &   5.1714 f
  mprj/wbs_dat_o[3] (net)                                1   0.2888 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1714 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   2.0726   0.9500   0.0000   0.1601 &   5.3315 f
  data arrival time                                                                                                  5.3315

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2814 

  slack (with derating applied) (MET)                                                                     7.2315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5129 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1095 &   2.0955 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0864   0.9500            0.5331 &   2.6286 f
  mprj/o_q[4] (net)                                      1   0.0066 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0864   0.9500   0.0000   0.0001 &   2.6287 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1884   0.9500            1.3483 &   3.9770 f
  mprj/o_q_dly[4] (net)                                  2   0.0141 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1884   0.9500   0.0000   0.0002 &   3.9771 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0564   0.9500            1.2108 &   5.1880 f
  mprj/wbs_dat_o[4] (net)                                1   0.2912 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1880 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.1067   2.0797   0.9500  -0.0088   0.1440 &   5.3320 f
  data arrival time                                                                                                  5.3320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2816 

  slack (with derating applied) (MET)                                                                     7.2320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5135 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1979 &   2.1839 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1163   0.9500            0.5553 &   2.7392 f
  mprj/o_q[16] (net)                                     2   0.0116 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0125   0.1163   0.9500  -0.0015  -0.0014 &   2.7378 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2216   0.9500            1.3872 &   4.1249 f
  mprj/o_q_dly[16] (net)                                 2   0.0196 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0430   0.2216   0.9500  -0.0050  -0.0050 &   4.1199 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2690   0.9500            1.3469 &   5.4668 f
  mprj/wbs_dat_o[16] (net)                               1   0.3233 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4668 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.4545   2.2880   0.9500  -0.2644  -0.1283 &   5.3385 f
  data arrival time                                                                                                  5.3385

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3095 

  slack (with derating applied) (MET)                                                                     7.2385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5480 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1089 &   2.0949 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1296   0.9500            0.5649 &   2.6598 f
  mprj/o_q[7] (net)                                      2   0.0138 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0245   0.1296   0.9500  -0.0027  -0.0027 &   2.6571 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2117   0.9500            1.3832 &   4.0402 f
  mprj/o_q_dly[7] (net)                                  2   0.0179 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2117   0.9500   0.0000   0.0003 &   4.0405 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9507   0.9500            1.1539 &   5.1944 f
  mprj/wbs_dat_o[7] (net)                                1   0.2751 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1944 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   1.9753   0.9500   0.0000   0.1504 &   5.3448 f
  data arrival time                                                                                                  5.3448

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2816 

  slack (with derating applied) (MET)                                                                     7.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5264 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1089 &   2.0948 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1151   0.9500            0.5545 &   2.6493 f
  mprj/o_q[5] (net)                                      2   0.0114 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0235   0.1151   0.9500  -0.0027  -0.0027 &   2.6467 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2012   0.9500            1.3688 &   4.0155 f
  mprj/o_q_dly[5] (net)                                  2   0.0162 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0341   0.2012   0.9500  -0.0038  -0.0038 &   4.0117 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0163   0.9500            1.1899 &   5.2016 f
  mprj/wbs_dat_o[5] (net)                                1   0.2851 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2016 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.0796   2.0403   0.9500  -0.0065   0.1463 &   5.3478 f
  data arrival time                                                                                                  5.3478

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2828 

  slack (with derating applied) (MET)                                                                     7.2478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5307 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2925 &   2.2785 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0744   0.9500            0.5238 &   2.8023 f
  mprj/o_q[11] (net)                                     1   0.0047 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0744   0.9500   0.0000   0.0001 &   2.8023 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2289   0.9500            1.3798 &   4.1821 f
  mprj/o_q_dly[11] (net)                                 2   0.0208 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2289   0.9500   0.0000   0.0003 &   4.1825 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1325   0.9500            1.2600 &   5.4425 f
  mprj/wbs_dat_o[11] (net)                               1   0.3020 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4425 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.4185   2.1555   0.9500  -0.2335  -0.0914 &   5.3510 f
  data arrival time                                                                                                  5.3510

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3062 

  slack (with derating applied) (MET)                                                                     7.2510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5572 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1089 &   2.0948 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0887   0.9500            0.5349 &   2.6297 f
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0887   0.9500   0.0000   0.0001 &   2.6298 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1784   0.9500            1.3400 &   3.9699 f
  mprj/o_q_dly[0] (net)                                  2   0.0125 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0446   0.1784   0.9500  -0.0046  -0.0047 &   3.9652 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1014   0.9500            1.2156 &   5.1808 f
  mprj/wbs_dat_o[0] (net)                                1   0.2961 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1808 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   2.1299   0.9500   0.0000   0.1708 &   5.3516 f
  data arrival time                                                                                                  5.3516

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2821 

  slack (with derating applied) (MET)                                                                     7.2516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5337 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7175 &   2.7034 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1291   0.9500            0.6135 &   3.3169 r
  mprj/o_q[56] (net)                                     1   0.0083 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0303   0.1291   0.9500  -0.0035  -0.0035 &   3.3134 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1939   0.9500            1.2875 &   4.6009 r
  mprj/o_q_dly[56] (net)                                 2   0.0138 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1939   0.9500   0.0000   0.0002 &   4.6010 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1218   0.9500            2.2406 &   6.8417 r
  mprj/la_data_out[24] (net)                             1   0.3632 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8417 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -2.7679   4.1342   0.9500  -1.5455  -1.4881 &   5.3536 r
  data arrival time                                                                                                  5.3536

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4448 

  slack (with derating applied) (MET)                                                                     7.2536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6984 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2916 &   2.2775 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0732   0.9500            0.5229 &   2.8004 f
  mprj/o_q[24] (net)                                     1   0.0045 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0732   0.9500   0.0000   0.0001 &   2.8004 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1203   0.9500            1.2825 &   4.0829 f
  mprj/o_q_dly[24] (net)                                 1   0.0040 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1203   0.9500   0.0000   0.0000 &   4.0830 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0254   0.9500            1.1870 &   5.2700 f
  mprj/wbs_dat_o[24] (net)                               1   0.2878 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2700 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.1462   2.0440   0.9500  -0.0411   0.0922 &   5.3622 f
  data arrival time                                                                                                  5.3622

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2866 

  slack (with derating applied) (MET)                                                                     7.2622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5488 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6239 &   2.6098 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0803   0.9500            0.5284 &   3.1382 f
  mprj/o_q[155] (net)                                    1   0.0056 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0803   0.9500   0.0000   0.0001 &   3.1383 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2116   0.9500            1.3673 &   4.5056 f
  mprj/o_q_dly[155] (net)                                2   0.0179 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2116   0.9500   0.0000   0.0002 &   4.5058 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1995   0.9500            0.8171 &   5.3229 f
  mprj/io_oeb[18] (net)                                  1   0.1732 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3229 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                   -0.0343   1.2046   0.9500  -0.0028   0.0396 &   5.3625 f
  data arrival time                                                                                                  5.3625

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2825 

  slack (with derating applied) (MET)                                                                     7.2625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5450 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4968 &   2.4827 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0765   0.9500            0.5255 &   3.0082 f
  mprj/o_q[36] (net)                                     1   0.0050 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0765   0.9500   0.0000   0.0001 &   3.0082 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1633   0.9500            1.3231 &   4.3314 f
  mprj/o_q_dly[36] (net)                                 2   0.0100 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1633   0.9500   0.0000   0.0001 &   4.3315 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2875   0.9500            1.3325 &   5.6640 f
  mprj/la_data_out[4] (net)                              1   0.3251 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6640 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.7654   2.3081   0.9500  -0.4196  -0.2918 &   5.3722 f
  data arrival time                                                                                                  5.3722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3269 

  slack (with derating applied) (MET)                                                                     7.2722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5992 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1096 &   2.0955 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0967   0.9500            0.5412 &   2.6367 f
  mprj/o_q[10] (net)                                     2   0.0082 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0967   0.9500   0.0000   0.0001 &   2.6368 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2566   0.9500            1.4081 &   4.0449 f
  mprj/o_q_dly[10] (net)                                 2   0.0256 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0469   0.2566   0.9500  -0.0062  -0.0061 &   4.0388 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0629   0.9500            1.2344 &   5.2732 f
  mprj/wbs_dat_o[10] (net)                               1   0.2923 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2732 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1504   2.0851   0.9500  -0.0417   0.1060 &   5.3792 f
  data arrival time                                                                                                  5.3792

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2882 

  slack (with derating applied) (MET)                                                                     7.2792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5674 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2696 &   2.2555 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1359   0.9500            0.5694 &   2.8250 f
  mprj/o_q[20] (net)                                     2   0.0149 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0135   0.1359   0.9500  -0.0015  -0.0014 &   2.8236 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1782   0.9500            1.3554 &   4.1790 f
  mprj/o_q_dly[20] (net)                                 2   0.0124 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0065   0.1782   0.9500  -0.0007  -0.0006 &   4.1784 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0238   0.9500            1.2020 &   5.3804 f
  mprj/wbs_dat_o[20] (net)                               1   0.2876 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3804 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.2211   2.0429   0.9500  -0.1257   0.0055 &   5.3859 f
  data arrival time                                                                                                  5.3859

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2969 

  slack (with derating applied) (MET)                                                                     7.2859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5828 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6353 &   2.6213 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0740   0.9500            0.5235 &   3.1447 f
  mprj/o_q[118] (net)                                    1   0.0046 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0740   0.9500   0.0000   0.0000 &   3.1448 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2326   0.9500            1.3827 &   4.5274 f
  mprj/o_q_dly[118] (net)                                2   0.0215 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2326   0.9500   0.0000   0.0003 &   4.5277 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1986   0.9500            0.8202 &   5.3479 f
  mprj/io_out[19] (net)                                  1   0.1729 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3479 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0596   1.2044   0.9500  -0.0049   0.0403 &   5.3882 f
  data arrival time                                                                                                  5.3882

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2841 

  slack (with derating applied) (MET)                                                                     7.2882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5723 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1660 &   2.1520 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0846   0.9500            0.5317 &   2.6837 f
  mprj/o_q[14] (net)                                     1   0.0063 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0846   0.9500   0.0000   0.0001 &   2.6838 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2207   0.9500            1.3764 &   4.0602 f
  mprj/o_q_dly[14] (net)                                 2   0.0194 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2207   0.9500   0.0000   0.0003 &   4.0605 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0001   0.9500            1.1968 &   5.2573 f
  mprj/wbs_dat_o[14] (net)                               1   0.2838 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2573 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1067   2.0204   0.9500  -0.0088   0.1313 &   5.3887 f
  data arrival time                                                                                                  5.3887

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2845 

  slack (with derating applied) (MET)                                                                     7.2887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5732 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4895 &   2.4754 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1050   0.9500            0.5472 &   3.0226 f
  mprj/o_q[38] (net)                                     2   0.0096 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1050   0.9500   0.0000   0.0001 &   3.0227 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1943   0.9500            1.3593 &   4.3819 f
  mprj/o_q_dly[38] (net)                                 2   0.0151 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1943   0.9500   0.0000   0.0002 &   4.3822 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1552   0.9500            1.2747 &   5.6568 f
  mprj/la_data_out[6] (net)                              1   0.3064 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6568 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.6901   2.1741   0.9500  -0.3833  -0.2654 &   5.3914 f
  data arrival time                                                                                                  5.3914

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3241 

  slack (with derating applied) (MET)                                                                     7.2914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6155 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3291 &   2.3150 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1247   0.9500            0.5614 &   2.8765 f
  mprj/o_q[28] (net)                                     2   0.0130 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0076   0.1247   0.9500  -0.0008  -0.0007 &   2.8757 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1294   0.9500            1.3073 &   4.1830 f
  mprj/o_q_dly[28] (net)                                 1   0.0052 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1294   0.9500   0.0000   0.0001 &   4.1830 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0597   0.9500            1.2048 &   5.3879 f
  mprj/wbs_dat_o[28] (net)                               1   0.2925 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3879 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.2195   2.0789   0.9500  -0.1275   0.0038 &   5.3917 f
  data arrival time                                                                                                  5.3917

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     7.2917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5890 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4711 &   2.4571 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1132   0.9500            0.5531 &   3.0101 f
  mprj/o_q[40] (net)                                     2   0.0110 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1132   0.9500   0.0000   0.0002 &   3.0103 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1924   0.9500            1.3603 &   4.3706 f
  mprj/o_q_dly[40] (net)                                 2   0.0148 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1924   0.9500   0.0000   0.0002 &   4.3708 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8398   0.9500            1.1116 &   5.4824 f
  mprj/la_data_out[8] (net)                              1   0.2612 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4824 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.3039   1.8567   0.9500  -0.1925  -0.0854 &   5.3970 f
  data arrival time                                                                                                  5.3970

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3043 

  slack (with derating applied) (MET)                                                                     7.2970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6013 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6287 &   2.6146 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0681   0.9500            0.5189 &   3.1335 f
  mprj/o_q[156] (net)                                    1   0.0037 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0681   0.9500   0.0000   0.0000 &   3.1335 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2048   0.9500            1.3577 &   4.4913 f
  mprj/o_q_dly[156] (net)                                2   0.0168 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2048   0.9500   0.0000   0.0002 &   4.4915 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3307   0.9500            0.8833 &   5.3748 f
  mprj/io_oeb[19] (net)                                  1   0.1923 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3748 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                   -0.0470   1.3375   0.9500  -0.0281   0.0233 &   5.3981 f
  data arrival time                                                                                                  5.3981

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2871 

  slack (with derating applied) (MET)                                                                     7.2981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5851 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1093 &   2.0952 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1163   0.9500            0.5553 &   2.6505 f
  mprj/o_q[9] (net)                                      2   0.0116 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0121   0.1163   0.9500  -0.0011  -0.0010 &   2.6495 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2668   0.9500            1.4225 &   4.0720 f
  mprj/o_q_dly[9] (net)                                  2   0.0273 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2668   0.9500   0.0000   0.0005 &   4.0725 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9661   0.9500            1.1856 &   5.2580 f
  mprj/wbs_dat_o[9] (net)                                1   0.2782 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2580 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   1.9882   0.9500   0.0000   0.1447 &   5.4027 f
  data arrival time                                                                                                  5.4027

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2845 

  slack (with derating applied) (MET)                                                                     7.3027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5872 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6019 &   2.5879 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1100   0.9500            0.5507 &   3.1386 f
  mprj/o_q[44] (net)                                     2   0.0105 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1100   0.9500   0.0000   0.0001 &   3.1387 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1226   0.9500            1.2958 &   4.4345 f
  mprj/o_q_dly[44] (net)                                 1   0.0043 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1226   0.9500   0.0000   0.0001 &   4.4346 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7610   0.9500            1.0539 &   5.4885 f
  mprj/la_data_out[12] (net)                             1   0.2501 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4885 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -0.2905   1.7760   0.9500  -0.1774  -0.0789 &   5.4096 f
  data arrival time                                                                                                  5.4096

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3034 

  slack (with derating applied) (MET)                                                                     7.3096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6130 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6519 &   2.6378 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0741   0.9500            0.5236 &   3.1614 f
  mprj/o_q[124] (net)                                    1   0.0046 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0741   0.9500   0.0000   0.0001 &   3.1615 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2701   0.9500            1.4121 &   4.5736 f
  mprj/o_q_dly[124] (net)                                2   0.0279 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0420   0.2701   0.9500  -0.0049  -0.0046 &   4.5689 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9085   0.9500            1.6916 &   6.2605 f
  mprj/io_out[25] (net)                                  1   0.4150 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2605 f
  io_out[25] (net) 
  io_out[25] (out)                                                   -1.7238   2.9311   0.9500  -0.9817  -0.8457 &   5.4148 f
  data arrival time                                                                                                  5.4148

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3888 

  slack (with derating applied) (MET)                                                                     7.3148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7036 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5973 &   2.5832 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1209   0.9500            0.5587 &   3.1419 f
  mprj/o_q[43] (net)                                     2   0.0124 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1209   0.9500   0.0000   0.0002 &   3.1421 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1268   0.9500            1.3035 &   4.4456 f
  mprj/o_q_dly[43] (net)                                 1   0.0049 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1268   0.9500   0.0000   0.0000 &   4.4456 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9412   0.9500            1.1560 &   5.6017 f
  mprj/la_data_out[11] (net)                             1   0.2774 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6017 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.4964   1.9635   0.9500  -0.2875  -0.1862 &   5.4155 f
  data arrival time                                                                                                  5.4155

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3153 

  slack (with derating applied) (MET)                                                                     7.3155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6307 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5672 &   2.5532 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0764   0.9500            0.5254 &   3.0785 f
  mprj/o_q[152] (net)                                    1   0.0050 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0764   0.9500   0.0000   0.0001 &   3.0786 f
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2287   0.9500            1.3803 &   4.4589 f
  mprj/o_q_dly[152] (net)                                2   0.0208 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2287   0.9500   0.0000   0.0004 &   4.4593 f
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5631   0.9500            1.4885 &   5.9477 f
  mprj/io_oeb[15] (net)                                  1   0.3639 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9477 f
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -1.1694   2.5849   0.9500  -0.6506  -0.5203 &   5.4274 f
  data arrival time                                                                                                  5.4274

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3541 

  slack (with derating applied) (MET)                                                                     7.3274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6816 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4819 &   2.4679 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0918   0.9500            0.5374 &   3.0052 f
  mprj/o_q[39] (net)                                     1   0.0074 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0918   0.9500   0.0000   0.0001 &   3.0053 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1835   0.9500            1.3455 &   4.3508 f
  mprj/o_q_dly[39] (net)                                 2   0.0133 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1835   0.9500   0.0000   0.0002 &   4.3510 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8754   0.9500            1.1292 &   5.4801 f
  mprj/la_data_out[7] (net)                              1   0.2665 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4801 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.2906   1.8922   0.9500  -0.1625  -0.0515 &   5.4286 f
  data arrival time                                                                                                  5.4286

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3028 

  slack (with derating applied) (MET)                                                                     7.3286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6314 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5130 &   2.4990 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0788   0.9500            0.5273 &   3.0262 f
  mprj/o_q[34] (net)                                     1   0.0054 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0788   0.9500   0.0000   0.0000 &   3.0263 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1786   0.9500            1.3374 &   4.3637 f
  mprj/o_q_dly[34] (net)                                 2   0.0125 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1786   0.9500   0.0000   0.0002 &   4.3638 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0849   0.9500            1.2387 &   5.6025 f
  mprj/la_data_out[2] (net)                              1   0.2968 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6025 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.5258   2.1021   0.9500  -0.2881  -0.1705 &   5.4320 f
  data arrival time                                                                                                  5.4320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3162 

  slack (with derating applied) (MET)                                                                     7.3320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6482 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2743 &   2.2602 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1325   0.9500            0.5670 &   2.8272 f
  mprj/o_q[22] (net)                                     2   0.0143 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0174   0.1325   0.9500  -0.0020  -0.0020 &   2.8253 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1669   0.9500            1.3442 &   4.1695 f
  mprj/o_q_dly[22] (net)                                 2   0.0106 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1669   0.9500   0.0000   0.0001 &   4.1696 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9203   0.9500            1.1460 &   5.3156 f
  mprj/wbs_dat_o[22] (net)                               1   0.2729 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3156 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.0840   1.9388   0.9500  -0.0069   0.1225 &   5.4382 f
  data arrival time                                                                                                  5.4382

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2872 

  slack (with derating applied) (MET)                                                                     7.3382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6253 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5703 &   2.5562 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1073   0.9500            0.5488 &   3.1051 f
  mprj/o_q[138] (net)                                    2   0.0100 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1073   0.9500   0.0000   0.0001 &   3.1052 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1203   0.9500            1.2928 &   4.3980 f
  mprj/o_q_dly[138] (net)                                1   0.0040 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1203   0.9500   0.0000   0.0000 &   4.3980 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2675   0.9500            2.2711 &   6.6692 f
  mprj/io_oeb[1] (net)                                   1   0.6034 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.6692 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -3.0087   4.3250   0.9500  -1.5519  -1.2300 &   5.4392 f
  data arrival time                                                                                                  5.4392

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4496 

  slack (with derating applied) (MET)                                                                     7.3392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7888 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6557 &   2.6416 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0773   0.9500            0.5261 &   3.1677 f
  mprj/o_q[126] (net)                                    1   0.0051 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0773   0.9500   0.0000   0.0001 &   3.1678 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1912   0.9500            1.3483 &   4.5161 f
  mprj/o_q_dly[126] (net)                                2   0.0146 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1912   0.9500   0.0000   0.0002 &   4.5163 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3051   0.9500            1.3818 &   5.8980 f
  mprj/io_out[27] (net)                                  1   0.3315 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8980 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -0.9483   2.3245   0.9500  -0.5583  -0.4576 &   5.4404 f
  data arrival time                                                                                                  5.4404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3451 

  slack (with derating applied) (MET)                                                                     7.3404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6855 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5637 &   2.5496 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0806   0.9500            0.5287 &   3.0783 f
  mprj/o_q[110] (net)                                    1   0.0057 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0806   0.9500   0.0000   0.0001 &   3.0784 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2007   0.9500            1.3576 &   4.4360 f
  mprj/o_q_dly[110] (net)                                2   0.0161 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2007   0.9500   0.0000   0.0002 &   4.4362 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6898   0.9500            1.0625 &   5.4987 f
  mprj/io_out[11] (net)                                  1   0.2426 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4987 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.2038   1.7033   0.9500  -0.1344  -0.0559 &   5.4428 f
  data arrival time                                                                                                  5.4428

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3006 

  slack (with derating applied) (MET)                                                                     7.3428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6434 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5636 &   2.5496 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0839   0.9500            0.5312 &   3.0807 f
  mprj/o_q[147] (net)                                    1   0.0062 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0839   0.9500   0.0000   0.0001 &   3.0808 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2107   0.9500            1.3675 &   4.4484 f
  mprj/o_q_dly[147] (net)                                2   0.0178 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2107   0.9500   0.0000   0.0003 &   4.4487 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7965   0.9500            1.1163 &   5.5650 f
  mprj/io_oeb[10] (net)                                  1   0.2576 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5650 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.2989   1.8126   0.9500  -0.2041  -0.1157 &   5.4493 f
  data arrival time                                                                                                  5.4493

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     7.3493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6576 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7176 &   2.7035 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0895   0.9500            0.5887 &   3.2922 r
  mprj/o_q[59] (net)                                     1   0.0042 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0895   0.9500   0.0000   0.0001 &   3.2922 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1631   0.9500            1.2657 &   4.5579 r
  mprj/o_q_dly[59] (net)                                 2   0.0108 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1631   0.9500   0.0000   0.0001 &   4.5580 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9750   0.9500            2.1648 &   6.7229 r
  mprj/la_data_out[27] (net)                             1   0.3506 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7229 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -2.3562   3.9862   0.9500  -1.3329  -1.2715 &   5.4514 r
  data arrival time                                                                                                  5.4514

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4272 

  slack (with derating applied) (MET)                                                                     7.3514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7786 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6023 &   2.5882 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0718   0.9500            0.5218 &   3.1100 f
  mprj/o_q[154] (net)                                    1   0.0043 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0718   0.9500   0.0000   0.0000 &   3.1100 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2398   0.9500            1.3876 &   4.4977 f
  mprj/o_q_dly[154] (net)                                2   0.0227 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2398   0.9500   0.0000   0.0004 &   4.4981 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3964   0.9500            0.9232 &   5.4213 f
  mprj/io_oeb[17] (net)                                  1   0.2011 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4213 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                   -0.0790   1.4053   0.9500  -0.0065   0.0549 &   5.4761 f
  data arrival time                                                                                                  5.4761

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2889 

  slack (with derating applied) (MET)                                                                     7.3761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6650 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2914 &   2.2773 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1225   0.9500            0.5598 &   2.8371 f
  mprj/o_q[31] (net)                                     2   0.0126 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1225   0.9500   0.0000   0.0002 &   2.8372 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2330   0.9500            1.3982 &   4.2354 f
  mprj/o_q_dly[31] (net)                                 2   0.0215 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2330   0.9500   0.0000   0.0004 &   4.2358 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8457   0.9500            1.1226 &   5.3584 f
  mprj/wbs_dat_o[31] (net)                               1   0.2617 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3584 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   1.8643   0.9500   0.0000   0.1260 &   5.4844 f
  data arrival time                                                                                                  5.4844

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2887 

  slack (with derating applied) (MET)                                                                     7.3844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6730 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2921 &   2.2781 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0661   0.9500            0.5173 &   2.7954 f
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0661   0.9500   0.0000   0.0000 &   2.7954 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2107   0.9500            1.3623 &   4.1578 f
  mprj/o_q_dly[12] (net)                                 2   0.0178 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2107   0.9500   0.0000   0.0003 &   4.1580 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9984   0.9500            1.1927 &   5.3507 f
  mprj/wbs_dat_o[12] (net)                               1   0.2834 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3507 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.0920   2.0193   0.9500  -0.0076   0.1343 &   5.4850 f
  data arrival time                                                                                                  5.4850

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2895 

  slack (with derating applied) (MET)                                                                     7.3850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6744 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2743 &   2.2602 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1536   0.9500            0.5822 &   2.8424 f
  mprj/o_q[21] (net)                                     2   0.0179 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0185   0.1536   0.9500  -0.0019  -0.0018 &   2.8406 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1924   0.9500            1.3741 &   4.2147 f
  mprj/o_q_dly[21] (net)                                 2   0.0148 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1924   0.9500   0.0000   0.0002 &   4.2149 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9737   0.9500            1.1848 &   5.3997 f
  mprj/wbs_dat_o[21] (net)                               1   0.2810 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3997 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1291   1.9914   0.9500  -0.0412   0.0882 &   5.4878 f
  data arrival time                                                                                                  5.4878

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2934 

  slack (with derating applied) (MET)                                                                     7.3878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6812 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2927 &   2.2787 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0897   0.9500            0.5357 &   2.8143 f
  mprj/o_q[15] (net)                                     1   0.0071 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0897   0.9500   0.0000   0.0001 &   2.8144 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2534   0.9500            1.4035 &   4.2179 f
  mprj/o_q_dly[15] (net)                                 2   0.0250 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0870   0.2534   0.9500  -0.0090  -0.0091 &   4.2088 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9250   0.9500            1.1699 &   5.3787 f
  mprj/wbs_dat_o[15] (net)                               1   0.2733 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3787 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -0.0992   1.9442   0.9500  -0.0081   0.1250 &   5.5038 f
  data arrival time                                                                                                  5.5038

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2915 

  slack (with derating applied) (MET)                                                                     7.4038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6952 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6313 &   2.6172 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1064   0.9500            0.5482 &   3.1654 f
  mprj/o_q[117] (net)                                    2   0.0099 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1064   0.9500   0.0000   0.0001 &   3.1655 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2475   0.9500            1.4041 &   4.5696 f
  mprj/o_q_dly[117] (net)                                2   0.0240 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2475   0.9500   0.0000   0.0004 &   4.5700 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3333   0.9500            0.8936 &   5.4637 f
  mprj/io_out[18] (net)                                  1   0.1922 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4637 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0250   1.3407   0.9500  -0.0134   0.0402 &   5.5039 f
  data arrival time                                                                                                  5.5039

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2911 

  slack (with derating applied) (MET)                                                                     7.4039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6950 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5999 &   2.5858 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1219   0.9500            0.5594 &   3.1452 f
  mprj/o_q[42] (net)                                     2   0.0125 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1219   0.9500   0.0000   0.0002 &   3.1453 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1248   0.9500            1.3020 &   4.4474 f
  mprj/o_q_dly[42] (net)                                 1   0.0046 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1248   0.9500   0.0000   0.0000 &   4.4474 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8326   0.9500            1.0915 &   5.5389 f
  mprj/la_data_out[10] (net)                             1   0.2604 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5389 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -0.2310   1.8486   0.9500  -0.1397  -0.0340 &   5.5049 f
  data arrival time                                                                                                  5.5049

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3044 

  slack (with derating applied) (MET)                                                                     7.4049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7093 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6462 &   2.6321 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0738   0.9500            0.5233 &   3.1554 f
  mprj/o_q[116] (net)                                    1   0.0046 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0738   0.9500   0.0000   0.0000 &   3.1554 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2451   0.9500            1.3924 &   4.5479 f
  mprj/o_q_dly[116] (net)                                2   0.0236 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2451   0.9500   0.0000   0.0004 &   4.5483 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3470   0.9500            0.8909 &   5.4392 f
  mprj/io_out[17] (net)                                  1   0.1934 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4392 f
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   1.3582   0.9500   0.0000   0.0670 &   5.5061 f
  data arrival time                                                                                                  5.5061

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2898 

  slack (with derating applied) (MET)                                                                     7.4061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6959 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5637 &   2.5497 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0767   0.9500            0.5256 &   3.0753 f
  mprj/o_q[148] (net)                                    1   0.0050 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0767   0.9500   0.0000   0.0000 &   3.0753 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2082   0.9500            1.3632 &   4.4385 f
  mprj/o_q_dly[148] (net)                                2   0.0174 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2082   0.9500   0.0000   0.0003 &   4.4388 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5647   0.9500            0.9929 &   5.4317 f
  mprj/io_oeb[11] (net)                                  1   0.2250 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4317 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.1279   1.5823   0.9500  -0.0105   0.0776 &   5.5092 f
  data arrival time                                                                                                  5.5092

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2911 

  slack (with derating applied) (MET)                                                                     7.4092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7003 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2925 &   2.2784 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1071   0.9500            0.5487 &   2.8271 f
  mprj/o_q[13] (net)                                     2   0.0100 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1071   0.9500   0.0000   0.0001 &   2.8272 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2299   0.9500            1.3905 &   4.2177 f
  mprj/o_q_dly[13] (net)                                 2   0.0210 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2299   0.9500   0.0000   0.0003 &   4.2181 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9338   0.9500            1.1631 &   5.3812 f
  mprj/wbs_dat_o[13] (net)                               1   0.2741 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3812 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.0654   1.9546   0.9500  -0.0054   0.1332 &   5.5143 f
  data arrival time                                                                                                  5.5143

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2908 

  slack (with derating applied) (MET)                                                                     7.4143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7051 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6427 &   2.6287 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1149   0.9500            0.5543 &   3.1830 f
  mprj/o_q[119] (net)                                    2   0.0113 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1149   0.9500   0.0000   0.0001 &   3.1831 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2019   0.9500            1.3694 &   4.5526 f
  mprj/o_q_dly[119] (net)                                2   0.0163 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0167   0.2019   0.9500  -0.0018  -0.0017 &   4.5509 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3778   0.9500            0.8984 &   5.4493 f
  mprj/io_out[20] (net)                                  1   0.1981 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4493 f
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   1.3884   0.9500   0.0000   0.0655 &   5.5148 f
  data arrival time                                                                                                  5.5148

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2904 

  slack (with derating applied) (MET)                                                                     7.4148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7052 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7170 &   2.7029 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2125   0.9500            0.6589 &   3.3618 r
  mprj/o_q[55] (net)                                     2   0.0163 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0542   0.2125   0.9500  -0.0060  -0.0061 &   3.3557 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2024   0.9500            1.2993 &   4.6550 r
  mprj/o_q_dly[55] (net)                                 2   0.0146 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2024   0.9500   0.0000   0.0002 &   4.6552 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9191   0.9500            2.1337 &   6.7889 r
  mprj/la_data_out[23] (net)                             1   0.3451 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7889 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -2.3778   3.9315   0.9500  -1.3347  -1.2727 &   5.5162 r
  data arrival time                                                                                                  5.5162

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4315 

  slack (with derating applied) (MET)                                                                     7.4162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8477 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5789 &   2.5648 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0756   0.9500            0.5248 &   3.0896 f
  mprj/o_q[153] (net)                                    1   0.0049 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0756   0.9500   0.0000   0.0001 &   3.0897 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2458   0.9500            1.3935 &   4.4832 f
  mprj/o_q_dly[153] (net)                                2   0.0237 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2458   0.9500   0.0000   0.0005 &   4.4837 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4840   0.9500            0.9614 &   5.4450 f
  mprj/io_oeb[16] (net)                                  1   0.2132 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4450 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0740   1.4974   0.9500  -0.0061   0.0724 &   5.5174 f
  data arrival time                                                                                                  5.5174

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2910 

  slack (with derating applied) (MET)                                                                     7.4174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7085 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5521 &   2.5380 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0860   0.9500            0.5328 &   3.0708 f
  mprj/o_q[111] (net)                                    1   0.0065 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0860   0.9500   0.0000   0.0001 &   3.0709 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2203   0.9500            1.3765 &   4.4474 f
  mprj/o_q_dly[111] (net)                                2   0.0194 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2203   0.9500   0.0000   0.0003 &   4.4478 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5477   0.9500            0.9764 &   5.4241 f
  mprj/io_out[12] (net)                                  1   0.2208 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4241 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.5606   0.9500   0.0000   0.0935 &   5.5177 f
  data arrival time                                                                                                  5.5177

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2904 

  slack (with derating applied) (MET)                                                                     7.4177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7081 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5596 &   2.5456 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0740   0.9500            0.5235 &   3.0690 f
  mprj/o_q[146] (net)                                    1   0.0046 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0740   0.9500   0.0000   0.0000 &   3.0691 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2411   0.9500            1.3893 &   4.4584 f
  mprj/o_q_dly[146] (net)                                2   0.0229 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0319   0.2411   0.9500  -0.0032  -0.0030 &   4.4554 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1726   0.9500            1.3248 &   5.7802 f
  mprj/io_oeb[9] (net)                                   1   0.3123 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7802 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.5925   2.1919   0.9500  -0.3475  -0.2413 &   5.5389 f
  data arrival time                                                                                                  5.5389

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3284 

  slack (with derating applied) (MET)                                                                     7.4389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7674 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5642 &   2.5502 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0811   0.9500            0.5291 &   3.0792 f
  mprj/o_q[107] (net)                                    1   0.0057 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0811   0.9500   0.0000   0.0000 &   3.0793 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1704   0.9500            1.3308 &   4.4101 f
  mprj/o_q_dly[107] (net)                                2   0.0112 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1704   0.9500   0.0000   0.0001 &   4.4102 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0652   0.9500            1.2258 &   5.6360 f
  mprj/io_out[8] (net)                                   1   0.2939 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6360 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.3471   2.0836   0.9500  -0.2191  -0.0931 &   5.5429 f
  data arrival time                                                                                                  5.5429

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3148 

  slack (with derating applied) (MET)                                                                     7.4429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7577 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4894 &   2.4754 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1002   0.9500            0.5437 &   3.0191 f
  mprj/o_q[37] (net)                                     1   0.0088 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1002   0.9500   0.0000   0.0001 &   3.0192 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1750   0.9500            1.3404 &   4.3595 f
  mprj/o_q_dly[37] (net)                                 2   0.0119 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1750   0.9500   0.0000   0.0001 &   4.3597 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0085   0.9500            1.1964 &   5.5560 f
  mprj/la_data_out[5] (net)                              1   0.2856 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5560 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -0.2305   2.0261   0.9500  -0.1360  -0.0125 &   5.5436 f
  data arrival time                                                                                                  5.5436

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3061 

  slack (with derating applied) (MET)                                                                     7.4436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7497 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5521 &   2.5380 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0660   0.9500            0.5173 &   3.0553 f
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0660   0.9500   0.0000   0.0000 &   3.0554 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2176   0.9500            1.3685 &   4.4238 f
  mprj/o_q_dly[149] (net)                                2   0.0189 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2176   0.9500   0.0000   0.0003 &   4.4242 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7421   0.9500            1.0881 &   5.5122 f
  mprj/io_oeb[12] (net)                                  1   0.2482 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5122 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.1928   1.7604   0.9500  -0.0672   0.0314 &   5.5437 f
  data arrival time                                                                                                  5.5437

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2988 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2988 

  slack (with derating applied) (MET)                                                                     7.4437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7425 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2252 &   2.2112 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1144   0.9500            0.5539 &   2.7651 f
  mprj/o_q[17] (net)                                     2   0.0112 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1144   0.9500   0.0000   0.0001 &   2.7652 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2110   0.9500            1.3773 &   4.1425 f
  mprj/o_q_dly[17] (net)                                 2   0.0178 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0819   0.2110   0.9500  -0.0097  -0.0100 &   4.1325 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1566   0.9500            1.2802 &   5.4127 f
  mprj/wbs_dat_o[17] (net)                               1   0.3067 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4127 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.1177   2.1760   0.9500  -0.0097   0.1360 &   5.5488 f
  data arrival time                                                                                                  5.5488

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2941 

  slack (with derating applied) (MET)                                                                     7.4488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7429 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5573 &   2.5432 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0870   0.9500            0.5336 &   3.0768 f
  mprj/o_q[108] (net)                                    1   0.0067 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0870   0.9500   0.0000   0.0001 &   3.0769 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2249   0.9500            1.3804 &   4.4573 f
  mprj/o_q_dly[108] (net)                                2   0.0201 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2249   0.9500   0.0000   0.0003 &   4.4576 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9959   0.9500            1.2174 &   5.6751 f
  mprj/io_out[9] (net)                                   1   0.2858 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6751 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.3551   2.0177   0.9500  -0.2368  -0.1261 &   5.5490 f
  data arrival time                                                                                                  5.5490

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3170 

  slack (with derating applied) (MET)                                                                     7.4490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7660 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6459 &   2.6318 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1238   0.9500            0.5607 &   3.1926 f
  mprj/o_q[157] (net)                                    2   0.0128 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1238   0.9500   0.0000   0.0002 &   3.1927 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2010   0.9500            1.3716 &   4.5643 f
  mprj/o_q_dly[157] (net)                                2   0.0162 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0251   0.2010   0.9500  -0.0028  -0.0027 &   4.5617 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4170   0.9500            0.9169 &   5.4786 f
  mprj/io_oeb[20] (net)                                  1   0.2038 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4786 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.4293   0.9500   0.0000   0.0710 &   5.5496 f
  data arrival time                                                                                                  5.5496

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2924 

  slack (with derating applied) (MET)                                                                     7.4496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7420 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5985 &   2.5845 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0684   0.9500            0.5192 &   3.1037 f
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0684   0.9500   0.0000   0.0000 &   3.1037 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2549   0.9500            1.3985 &   4.5022 f
  mprj/o_q_dly[115] (net)                                2   0.0253 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2549   0.9500   0.0000   0.0005 &   4.5027 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4998   0.9500            0.9654 &   5.4681 f
  mprj/io_out[16] (net)                                  1   0.2148 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4681 f
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   1.5172   0.9500   0.0000   0.0879 &   5.5560 f
  data arrival time                                                                                                  5.5560

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2924 

  slack (with derating applied) (MET)                                                                     7.4560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7484 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6711 &   2.6571 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0714   0.9500            0.5215 &   3.1785 f
  mprj/o_q[165] (net)                                    1   0.0042 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0714   0.9500   0.0000   0.0001 &   3.1786 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1794   0.9500            1.3360 &   4.5146 f
  mprj/o_q_dly[165] (net)                                2   0.0126 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0375   0.1794   0.9500  -0.0041  -0.0041 &   4.5104 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4336   0.9500            1.4376 &   5.9480 f
  mprj/io_oeb[28] (net)                                  1   0.3494 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9480 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.8326   2.4584   0.9500  -0.4948  -0.3689 &   5.5791 f
  data arrival time                                                                                                  5.5791

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3461 

  slack (with derating applied) (MET)                                                                     7.4791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8253 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5637 &   2.5497 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0783   0.9500            0.5269 &   3.0765 f
  mprj/o_q[109] (net)                                    1   0.0053 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0783   0.9500   0.0000   0.0000 &   3.0766 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2014   0.9500            1.3576 &   4.4342 f
  mprj/o_q_dly[109] (net)                                2   0.0162 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2014   0.9500   0.0000   0.0002 &   4.4344 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6930   0.9500            1.0444 &   5.4789 f
  mprj/io_out[10] (net)                                  1   0.2363 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4789 f
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   1.7073   0.9500   0.0000   0.1055 &   5.5843 f
  data arrival time                                                                                                  5.5843

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2939 

  slack (with derating applied) (MET)                                                                     7.4843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7783 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8083 &   2.7943 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1707   0.9500            0.6362 &   3.4305 r
  mprj/o_q[52] (net)                                     2   0.0123 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0336   0.1707   0.9500  -0.0035  -0.0036 &   3.4269 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1505   0.9500            1.2658 &   4.6927 r
  mprj/o_q_dly[52] (net)                                 1   0.0095 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0455   0.1505   0.9500  -0.0052  -0.0054 &   4.6874 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0955   0.9500            2.2223 &   6.9097 r
  mprj/la_data_out[20] (net)                             1   0.3611 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9097 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -2.4616   4.1079   0.9500  -1.3815  -1.3183 &   5.5914 r
  data arrival time                                                                                                  5.5914

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4406 

  slack (with derating applied) (MET)                                                                     7.4914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9321 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7160 &   2.7020 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2496   0.9500            0.6791 &   3.3810 r
  mprj/o_q[57] (net)                                     2   0.0198 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0611   0.2496   0.9500  -0.0067  -0.0067 &   3.3744 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2952   0.9500            1.3525 &   4.7269 r
  mprj/o_q_dly[57] (net)                                 2   0.0235 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1534   0.2952   0.9500  -0.0320  -0.0332 &   4.6936 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9608   0.9500            2.1603 &   6.8540 r
  mprj/la_data_out[25] (net)                             1   0.3489 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8540 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -2.3501   3.9735   0.9500  -1.3187  -1.2533 &   5.6006 r
  data arrival time                                                                                                  5.6006

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4377 

  slack (with derating applied) (MET)                                                                     7.5006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9383 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5673 &   2.5533 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0762   0.9500            0.5252 &   3.0785 f
  mprj/o_q[114] (net)                                    1   0.0050 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0762   0.9500   0.0000   0.0001 &   3.0786 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2278   0.9500            1.3796 &   4.4581 f
  mprj/o_q_dly[114] (net)                                2   0.0206 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2278   0.9500   0.0000   0.0004 &   4.4585 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6651   0.9500            1.0346 &   5.4932 f
  mprj/io_out[15] (net)                                  1   0.2375 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4932 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.6816   0.9500   0.0000   0.1085 &   5.6016 f
  data arrival time                                                                                                  5.6016

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2948 

  slack (with derating applied) (MET)                                                                     7.5016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7964 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6505 &   2.6365 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1118   0.9500            0.5520 &   3.1885 f
  mprj/o_q[158] (net)                                    2   0.0108 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1118   0.9500   0.0000   0.0001 &   3.1887 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1983   0.9500            1.3652 &   4.5538 f
  mprj/o_q_dly[158] (net)                                2   0.0157 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0553   0.1983   0.9500  -0.0061  -0.0061 &   4.5477 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5400   0.9500            0.9723 &   5.5200 f
  mprj/io_oeb[21] (net)                                  1   0.2207 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5200 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.5569   0.9500   0.0000   0.0893 &   5.6093 f
  data arrival time                                                                                                  5.6093

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2959 

  slack (with derating applied) (MET)                                                                     7.5093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8052 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6578 &   2.6437 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0953   0.9500            0.5401 &   3.1838 f
  mprj/o_q[120] (net)                                    1   0.0080 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0953   0.9500   0.0000   0.0001 &   3.1839 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1914   0.9500            1.3536 &   4.5375 f
  mprj/o_q_dly[120] (net)                                2   0.0146 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0384   0.1914   0.9500  -0.0039  -0.0040 &   4.5335 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6573   0.9500            1.0412 &   5.5747 f
  mprj/io_out[21] (net)                                  1   0.2364 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5747 f
  io_out[21] (net) 
  io_out[21] (out)                                                   -0.1519   1.6717   0.9500  -0.0461   0.0397 &   5.6144 f
  data arrival time                                                                                                  5.6144

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3008 

  slack (with derating applied) (MET)                                                                     7.5144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8152 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5195 &   2.5054 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1117   0.9500            0.5520 &   3.0574 f
  mprj/o_q[33] (net)                                     2   0.0108 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1117   0.9500   0.0000   0.0001 &   3.0575 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2190   0.9500            1.3835 &   4.4410 f
  mprj/o_q_dly[33] (net)                                 2   0.0191 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2190   0.9500   0.0000   0.0003 &   4.4413 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0129   0.9500            1.2215 &   5.6628 f
  mprj/la_data_out[1] (net)                              1   0.2880 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6628 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.2818   2.0364   0.9500  -0.1618  -0.0422 &   5.6207 f
  data arrival time                                                                                                  5.6207

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3129 

  slack (with derating applied) (MET)                                                                     7.5207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8335 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6557 &   2.6416 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0799   0.9500            0.5281 &   3.1697 f
  mprj/o_q[164] (net)                                    1   0.0055 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0799   0.9500   0.0000   0.0001 &   3.1698 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2097   0.9500            1.3654 &   4.5352 f
  mprj/o_q_dly[164] (net)                                2   0.0176 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0135   0.2097   0.9500  -0.0015  -0.0013 &   4.5339 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0255   0.9500            1.2279 &   5.7618 f
  mprj/io_oeb[27] (net)                                  1   0.2900 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7618 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.4144   2.0477   0.9500  -0.2518  -0.1394 &   5.6224 f
  data arrival time                                                                                                  5.6224

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3226 

  slack (with derating applied) (MET)                                                                     7.5224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8449 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5410 &   2.5269 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0720   0.9500            0.5220 &   3.0489 f
  mprj/o_q[112] (net)                                    1   0.0043 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0720   0.9500   0.0000   0.0001 &   3.0489 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3003   0.9500            1.4352 &   4.4841 f
  mprj/o_q_dly[112] (net)                                2   0.0331 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3003   0.9500   0.0000   0.0008 &   4.4850 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6255   0.9500            1.0342 &   5.5192 f
  mprj/io_out[13] (net)                                  1   0.2316 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5192 f
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   1.6405   0.9500   0.0000   0.1045 &   5.6237 f
  data arrival time                                                                                                  5.6237

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2960 

  slack (with derating applied) (MET)                                                                     7.5237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8197 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5245 &   2.5105 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0917   0.9500            0.5373 &   3.0477 f
  mprj/o_q[32] (net)                                     1   0.0074 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0917   0.9500   0.0000   0.0001 &   3.0479 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2032   0.9500            1.3631 &   4.4109 f
  mprj/o_q_dly[32] (net)                                 2   0.0165 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2032   0.9500   0.0000   0.0003 &   4.4112 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0072   0.9500            1.2121 &   5.6233 f
  mprj/la_data_out[0] (net)                              1   0.2869 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.6233 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.2079   2.0310   0.9500  -0.1211   0.0007 &   5.6240 f
  data arrival time                                                                                                  5.6240

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3088 

  slack (with derating applied) (MET)                                                                     7.5240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8328 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6735 &   2.6595 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0690   0.9500            0.5196 &   3.1791 f
  mprj/o_q[128] (net)                                    1   0.0038 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0690   0.9500   0.0000   0.0000 &   3.1791 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1990   0.9500            1.3528 &   4.5319 f
  mprj/o_q_dly[128] (net)                                2   0.0158 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0546   0.1990   0.9500  -0.0061  -0.0062 &   4.5257 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3738   0.9500            1.3879 &   5.9136 f
  mprj/io_out[29] (net)                                  1   0.3376 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9136 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.7217   2.3947   0.9500  -0.4312  -0.2882 &   5.6254 f
  data arrival time                                                                                                  5.6254

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3421 

  slack (with derating applied) (MET)                                                                     7.5254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8675 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8145 &   2.8004 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0962   0.9500            0.5408 &   3.3412 f
  mprj/o_q[83] (net)                                     2   0.0081 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0962   0.9500   0.0000   0.0001 &   3.3413 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2533   0.9500            1.4053 &   4.7467 f
  mprj/o_q_dly[83] (net)                                 2   0.0250 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0305   0.2533   0.9500  -0.0030  -0.0027 &   4.7440 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2670   0.9500            1.3715 &   6.1154 f
  mprj/la_data_out[51] (net)                             1   0.3255 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1154 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -1.1526   2.2908   0.9500  -0.5918  -0.4824 &   5.6330 f
  data arrival time                                                                                                  5.6330

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3591 

  slack (with derating applied) (MET)                                                                     7.5330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8921 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5643 &   2.5502 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0661   0.9500            0.5173 &   3.0676 f
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0661   0.9500   0.0000   0.0000 &   3.0676 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1695   0.9500            1.3257 &   4.3933 f
  mprj/o_q_dly[145] (net)                                2   0.0110 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1695   0.9500   0.0000   0.0001 &   4.3934 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2597   0.9500            1.3388 &   5.7322 f
  mprj/io_oeb[8] (net)                                   1   0.3237 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7322 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -0.3555   2.2845   0.9500  -0.2227  -0.0930 &   5.6392 f
  data arrival time                                                                                                  5.6392

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3202 

  slack (with derating applied) (MET)                                                                     7.5392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8595 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5513 &   2.5373 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0732   0.9500            0.5229 &   3.0602 f
  mprj/o_q[150] (net)                                    1   0.0045 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0732   0.9500   0.0000   0.0000 &   3.0602 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2423   0.9500            1.3901 &   4.4503 f
  mprj/o_q_dly[150] (net)                                2   0.0231 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2423   0.9500   0.0000   0.0005 &   4.4507 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7428   0.9500            1.0770 &   5.5277 f
  mprj/io_oeb[13] (net)                                  1   0.2429 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5277 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.7590   0.9500   0.0000   0.1135 &   5.6412 f
  data arrival time                                                                                                  5.6412

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2969 

  slack (with derating applied) (MET)                                                                     7.5412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8381 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6552 &   2.6412 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0824   0.9500            0.5301 &   3.1712 f
  mprj/o_q[121] (net)                                    1   0.0059 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0824   0.9500   0.0000   0.0001 &   3.1713 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2411   0.9500            1.3918 &   4.5630 f
  mprj/o_q_dly[121] (net)                                2   0.0229 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1527   0.2411   0.9500  -0.0282  -0.0293 &   4.5337 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8383   0.9500            1.1442 &   5.6779 f
  mprj/io_out[22] (net)                                  1   0.2635 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6779 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.2150   1.8570   0.9500  -0.1257  -0.0248 &   5.6531 f
  data arrival time                                                                                                  5.6531

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3137 

  slack (with derating applied) (MET)                                                                     7.5531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8668 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8082 &   2.7941 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0830   0.9500            0.5305 &   3.3246 f
  mprj/o_q[53] (net)                                     1   0.0060 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0830   0.9500   0.0000   0.0001 &   3.3247 f
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1968   0.9500            1.3549 &   4.6795 f
  mprj/o_q_dly[53] (net)                                 2   0.0155 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0623   0.1968   0.9500  -0.0072  -0.0074 &   4.6722 f
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5828   0.9500            0.9998 &   5.6719 f
  mprj/la_data_out[21] (net)                             1   0.2277 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6719 f
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -0.1442   1.5987   0.9500  -0.0915  -0.0095 &   5.6624 f
  data arrival time                                                                                                  5.6624

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3084 

  slack (with derating applied) (MET)                                                                     7.5624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8708 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5616 &   2.5476 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0747   0.9500            0.5240 &   3.0716 f
  mprj/o_q[151] (net)                                    1   0.0047 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0747   0.9500   0.0000   0.0001 &   3.0717 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2288   0.9500            1.3799 &   4.4515 f
  mprj/o_q_dly[151] (net)                                2   0.0208 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2288   0.9500   0.0000   0.0004 &   4.4519 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9968   0.9500            1.1836 &   5.6355 f
  mprj/io_oeb[14] (net)                                  1   0.2817 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6355 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.2049   2.0209   0.9500  -0.1138   0.0269 &   5.6624 f
  data arrival time                                                                                                  5.6624

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3100 

  slack (with derating applied) (MET)                                                                     7.5624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8724 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7166 &   2.7025 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1075   0.9500            0.5490 &   3.2515 f
  mprj/o_q[58] (net)                                     1   0.0101 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1076   0.9500   0.0000   0.0001 &   3.2517 f
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1721   0.9500            1.3402 &   4.5919 f
  mprj/o_q_dly[58] (net)                                 2   0.0114 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0096   0.1721   0.9500  -0.0010  -0.0009 &   4.5910 f
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7264   0.9500            1.0655 &   5.6564 f
  mprj/la_data_out[26] (net)                             1   0.2473 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6564 f
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -0.1418   1.7440   0.9500  -0.0859   0.0072 &   5.6637 f
  data arrival time                                                                                                  5.6637

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3072 

  slack (with derating applied) (MET)                                                                     7.5637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8709 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5639 &   2.5498 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1370   0.9500            0.5702 &   3.1201 f
  mprj/o_q[113] (net)                                    2   0.0151 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1370   0.9500   0.0000   0.0002 &   3.1203 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2046   0.9500            1.3794 &   4.4997 f
  mprj/o_q_dly[113] (net)                                2   0.0168 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2046   0.9500   0.0000   0.0003 &   4.4999 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7424   0.9500            1.0664 &   5.5663 f
  mprj/io_out[14] (net)                                  1   0.2459 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5663 f
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   1.7594   0.9500   0.0000   0.1168 &   5.6831 f
  data arrival time                                                                                                  5.6831

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2991 

  slack (with derating applied) (MET)                                                                     7.5831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8822 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8060 &   2.7920 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0808   0.9500            0.5288 &   3.3207 f
  mprj/o_q[54] (net)                                     1   0.0057 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0216   0.0808   0.9500  -0.0024  -0.0025 &   3.3182 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1975   0.9500            1.3548 &   4.6731 f
  mprj/o_q_dly[54] (net)                                 2   0.0156 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0507   0.1975   0.9500  -0.0054  -0.0054 &   4.6676 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6508   0.9500            1.0348 &   5.7024 f
  mprj/la_data_out[22] (net)                             1   0.2322 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7024 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1521   1.6677   0.9500  -0.0994  -0.0134 &   5.6890 f
  data arrival time                                                                                                  5.6890

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3107 

  slack (with derating applied) (MET)                                                                     7.5890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8997 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7773 &   2.7632 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0717   0.9500            0.5217 &   3.2849 f
  mprj/o_q[62] (net)                                     1   0.0042 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0717   0.9500   0.0000   0.0000 &   3.2849 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1713   0.9500            1.3288 &   4.6138 f
  mprj/o_q_dly[62] (net)                                 2   0.0113 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1713   0.9500   0.0000   0.0001 &   4.6139 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7365   0.9500            1.0565 &   5.6704 f
  mprj/la_data_out[30] (net)                             1   0.2468 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6704 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.1469   1.7515   0.9500  -0.0827   0.0194 &   5.6897 f
  data arrival time                                                                                                  5.6897

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     7.5897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8979 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6555 &   2.6414 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0812   0.9500            0.5291 &   3.1705 f
  mprj/o_q[159] (net)                                    1   0.0057 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0812   0.9500   0.0000   0.0001 &   3.1706 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2066   0.9500            1.3631 &   4.5336 f
  mprj/o_q_dly[159] (net)                                2   0.0171 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2066   0.9500   0.0000   0.0003 &   4.5339 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7445   0.9500            1.0688 &   5.6026 f
  mprj/io_oeb[22] (net)                                  1   0.2433 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6026 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0615   1.7610   0.9500  -0.0050   0.1090 &   5.7116 f
  data arrival time                                                                                                  5.7116

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3011 

  slack (with derating applied) (MET)                                                                     7.6116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9128 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6583 &   2.6442 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0823   0.9500            0.5300 &   3.1742 f
  mprj/o_q[163] (net)                                    1   0.0059 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0823   0.9500   0.0000   0.0001 &   3.1743 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2258   0.9500            1.3797 &   4.5540 f
  mprj/o_q_dly[163] (net)                                2   0.0203 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0323   0.2258   0.9500  -0.0036  -0.0035 &   4.5505 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7544   0.9500            1.0875 &   5.6381 f
  mprj/io_oeb[26] (net)                                  1   0.2485 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6381 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.1336   1.7690   0.9500  -0.0110   0.0973 &   5.7354 f
  data arrival time                                                                                                  5.7354

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3034 

  slack (with derating applied) (MET)                                                                     7.6354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9388 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8042 &   2.7902 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0740   0.9500            0.5235 &   3.3136 f
  mprj/o_q[65] (net)                                     1   0.0046 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0740   0.9500   0.0000   0.0001 &   3.3137 f
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2225   0.9500            1.3747 &   4.6884 f
  mprj/o_q_dly[65] (net)                                 2   0.0197 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0413   0.2225   0.9500  -0.0052  -0.0051 &   4.6833 f
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9429   0.9500            1.1942 &   5.8774 f
  mprj/la_data_out[33] (net)                             1   0.2787 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8774 f
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -0.3931   1.9624   0.9500  -0.2355  -0.1345 &   5.7429 f
  data arrival time                                                                                                  5.7429

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3276 

  slack (with derating applied) (MET)                                                                     7.6429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9705 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6710 &   2.6570 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0707   0.9500            0.5209 &   3.1779 f
  mprj/o_q[127] (net)                                    1   0.0041 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0707   0.9500   0.0000   0.0000 &   3.1779 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1797   0.9500            1.3360 &   4.5140 f
  mprj/o_q_dly[127] (net)                                2   0.0127 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0375   0.1797   0.9500  -0.0041  -0.0042 &   4.5098 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4151   0.9500            1.4263 &   5.9360 f
  mprj/io_out[28] (net)                                  1   0.3465 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9360 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.5715   2.4391   0.9500  -0.3222  -0.1904 &   5.7457 f
  data arrival time                                                                                                  5.7457

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3368 

  slack (with derating applied) (MET)                                                                     7.6457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9824 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7773 &   2.7633 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0853   0.9500            0.5323 &   3.2956 f
  mprj/o_q[61] (net)                                     1   0.0064 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0853   0.9500   0.0000   0.0001 &   3.2956 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1729   0.9500            1.3342 &   4.6298 f
  mprj/o_q_dly[61] (net)                                 2   0.0116 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1729   0.9500   0.0000   0.0001 &   4.6299 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6788   0.9500            1.0343 &   5.6643 f
  mprj/la_data_out[29] (net)                             1   0.2398 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6643 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -0.0692   1.6984   0.9500  -0.0151   0.0842 &   5.7485 f
  data arrival time                                                                                                  5.7485

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3041 

  slack (with derating applied) (MET)                                                                     7.6485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9526 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8056 &   2.7915 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1403   0.9500            0.6197 &   3.4112 r
  mprj/o_q[68] (net)                                     2   0.0094 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1403   0.9500   0.0000   0.0001 &   3.4113 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3631   0.9500            1.3829 &   4.7942 r
  mprj/o_q_dly[68] (net)                                 2   0.0298 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3631   0.9500   0.0000   0.0006 &   4.7947 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1000   0.9500            2.2334 &   7.0281 r
  mprj/la_data_out[36] (net)                             1   0.3614 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0281 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -2.3652   4.1135   0.9500  -1.3386  -1.2628 &   5.7654 r
  data arrival time                                                                                                  5.7654

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4443 

  slack (with derating applied) (MET)                                                                     7.6654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1097 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7176 &   2.7036 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1183   0.9500            0.5567 &   3.2603 f
  mprj/o_q[60] (net)                                     2   0.0119 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1183   0.9500   0.0000   0.0001 &   3.2604 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2370   0.9500            1.3999 &   4.6603 f
  mprj/o_q_dly[60] (net)                                 2   0.0222 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0168   0.2370   0.9500  -0.0017  -0.0015 &   4.6588 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8933   0.9500            1.1543 &   5.8131 f
  mprj/la_data_out[28] (net)                             1   0.2691 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8131 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.2726   1.9102   0.9500  -0.1518  -0.0423 &   5.7708 f
  data arrival time                                                                                                  5.7708

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     7.6708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9907 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6473 &   2.6332 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0863   0.9500            0.5331 &   3.1663 f
  mprj/o_q[162] (net)                                    1   0.0066 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0863   0.9500   0.0000   0.0001 &   3.1664 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3033   0.9500            1.4417 &   4.6081 f
  mprj/o_q_dly[162] (net)                                2   0.0336 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0446   0.3033   0.9500  -0.0057  -0.0051 &   4.6029 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7063   0.9500            1.0717 &   5.6746 f
  mprj/io_oeb[25] (net)                                  1   0.2428 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6746 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.7240   0.9500   0.0000   0.1168 &   5.7914 f
  data arrival time                                                                                                  5.7914

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3054 

  slack (with derating applied) (MET)                                                                     7.6914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9968 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5691 &   2.5551 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0760   0.9500            0.5250 &   3.0801 f
  mprj/o_q[144] (net)                                    1   0.0049 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0760   0.9500   0.0000   0.0001 &   3.0801 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1298   0.9500            1.2922 &   4.3723 f
  mprj/o_q_dly[144] (net)                                1   0.0053 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1298   0.9500   0.0000   0.0001 &   4.3724 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2207   0.9500            1.2796 &   5.6520 f
  mprj/io_oeb[7] (net)                                   1   0.3147 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6520 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   2.2440   0.9500   0.0000   0.1609 &   5.8129 f
  data arrival time                                                                                                  5.8129

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3059 

  slack (with derating applied) (MET)                                                                     7.7129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0189 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8059 &   2.7918 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0906   0.9500            0.5364 &   3.3282 f
  mprj/o_q[64] (net)                                     1   0.0072 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0906   0.9500   0.0000   0.0001 &   3.3283 f
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2618   0.9500            1.4104 &   4.7387 f
  mprj/o_q_dly[64] (net)                                 2   0.0265 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2619   0.9500   0.0000   0.0006 &   4.7393 f
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9073   0.9500            1.1711 &   5.9104 f
  mprj/la_data_out[32] (net)                             1   0.2713 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9104 f
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -0.3193   1.9232   0.9500  -0.1952  -0.0855 &   5.8249 f
  data arrival time                                                                                                  5.8249

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3271 

  slack (with derating applied) (MET)                                                                     7.7249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0520 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6239 &   2.6098 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0884   0.9500            0.5347 &   3.1445 f
  mprj/o_q[122] (net)                                    1   0.0069 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0025   0.0884   0.9500  -0.0003  -0.0002 &   3.1443 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2561   0.9500            1.4052 &   4.5495 f
  mprj/o_q_dly[122] (net)                                2   0.0255 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0423   0.2561   0.9500  -0.0044  -0.0041 &   4.5454 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4682   0.9500            1.4357 &   5.9811 f
  mprj/io_out[23] (net)                                  1   0.3493 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9811 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -0.5802   2.4923   0.9500  -0.3156  -0.1561 &   5.8249 f
  data arrival time                                                                                                  5.8249

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     7.7249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0652 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6553 &   2.6413 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0658   0.9500            0.5171 &   3.1584 f
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0658   0.9500   0.0000   0.0000 &   3.1584 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2027   0.9500            1.3551 &   4.5135 f
  mprj/o_q_dly[160] (net)                                2   0.0164 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0133   0.2027   0.9500  -0.0014  -0.0013 &   4.5122 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0516   0.9500            1.2173 &   5.7295 f
  mprj/io_oeb[23] (net)                                  1   0.2910 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7295 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -0.1297   2.0733   0.9500  -0.0391   0.1063 &   5.8358 f
  data arrival time                                                                                                  5.8358

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3114 

  slack (with derating applied) (MET)                                                                     7.7358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0472 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5644 &   2.5504 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0650   0.9500            0.5165 &   3.0669 f
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0650   0.9500   0.0000   0.0000 &   3.0669 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1569   0.9500            1.3142 &   4.3811 f
  mprj/o_q_dly[106] (net)                                2   0.0090 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1569   0.9500   0.0000   0.0001 &   4.3812 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2304   0.9500            1.2900 &   5.6712 f
  mprj/io_out[7] (net)                                   1   0.3159 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6712 f
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   2.2552   0.9500   0.0000   0.1648 &   5.8359 f
  data arrival time                                                                                                  5.8359

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3072 

  slack (with derating applied) (MET)                                                                     7.7359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0431 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7934 &   2.7794 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0690   0.9500            0.5196 &   3.2990 f
  mprj/o_q[63] (net)                                     1   0.0038 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0690   0.9500   0.0000   0.0000 &   3.2990 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1673   0.9500            1.3246 &   4.6236 f
  mprj/o_q_dly[63] (net)                                 2   0.0107 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1673   0.9500   0.0000   0.0001 &   4.6237 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0545   0.9500            1.2407 &   5.8644 f
  mprj/la_data_out[31] (net)                             1   0.2951 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8644 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -0.2199   2.0729   0.9500  -0.1309  -0.0236 &   5.8408 f
  data arrival time                                                                                                  5.8408

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3212 

  slack (with derating applied) (MET)                                                                     7.7408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0620 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6188 &   2.6047 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0815   0.9500            0.5294 &   3.1341 f
  mprj/o_q[161] (net)                                    1   0.0058 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0815   0.9500   0.0000   0.0001 &   3.1341 f
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2717   0.9500            1.4155 &   4.5497 f
  mprj/o_q_dly[161] (net)                                2   0.0282 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2717   0.9500   0.0000   0.0006 &   4.5503 f
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9046   0.9500            1.1584 &   5.7087 f
  mprj/io_oeb[24] (net)                                  1   0.2695 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7087 f
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -0.0288   1.9252   0.9500  -0.0024   0.1329 &   5.8416 f
  data arrival time                                                                                                  5.8416

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (MET)                                                                     7.7416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0493 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8018 &   2.7878 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1007   0.9500            0.5441 &   3.3318 f
  mprj/o_q[66] (net)                                     1   0.0089 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1007   0.9500   0.0000   0.0001 &   3.3320 f
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1925   0.9500            1.3562 &   4.6881 f
  mprj/o_q_dly[66] (net)                                 2   0.0148 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0308   0.1925   0.9500  -0.0033  -0.0033 &   4.6849 f
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7555   0.9500            1.0804 &   5.7652 f
  mprj/la_data_out[34] (net)                             1   0.2509 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7652 f
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -0.0914   1.7757   0.9500  -0.0253   0.0799 &   5.8452 f
  data arrival time                                                                                                  5.8452

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3107 

  slack (with derating applied) (MET)                                                                     7.7452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0558 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6257 &   2.6117 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0866   0.9500            0.5333 &   3.1450 f
  mprj/o_q[123] (net)                                    1   0.0066 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0866   0.9500   0.0000   0.0001 &   3.1451 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2819   0.9500            1.4250 &   4.5701 f
  mprj/o_q_dly[123] (net)                                2   0.0299 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0343   0.2819   0.9500  -0.0036  -0.0031 &   4.5669 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8812   0.9500            1.1464 &   5.7134 f
  mprj/io_out[24] (net)                                  1   0.2659 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7134 f
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   1.9027   0.9500   0.0000   0.1375 &   5.8509 f
  data arrival time                                                                                                  5.8509

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     7.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0592 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8090 &   2.7950 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1014   0.9500            0.5446 &   3.3396 f
  mprj/o_q[75] (net)                                     2   0.0090 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1014   0.9500   0.0000   0.0001 &   3.3397 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2470   0.9500            1.4020 &   4.7417 f
  mprj/o_q_dly[75] (net)                                 2   0.0239 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2470   0.9500   0.0000   0.0004 &   4.7421 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9059   0.9500            1.1717 &   5.9138 f
  mprj/la_data_out[43] (net)                             1   0.2723 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9138 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.2911   1.9290   0.9500  -0.1708  -0.0594 &   5.8544 f
  data arrival time                                                                                                  5.8544

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3261 

  slack (with derating applied) (MET)                                                                     7.7544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0805 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6677 &   2.6537 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0710   0.9500            0.5211 &   3.1748 f
  mprj/o_q[166] (net)                                    1   0.0041 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0710   0.9500   0.0000   0.0000 &   3.1749 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2015   0.9500            1.3555 &   4.5304 f
  mprj/o_q_dly[166] (net)                                2   0.0162 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2015   0.9500   0.0000   0.0002 &   4.5306 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0135   0.9500            1.1782 &   5.7088 f
  mprj/io_oeb[29] (net)                                  1   0.2835 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7088 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   2.0394   0.9500   0.0000   0.1607 &   5.8695 f
  data arrival time                                                                                                  5.8695

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3089 

  slack (with derating applied) (MET)                                                                     7.7695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0784 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8054 &   2.7914 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0804   0.9500            0.5285 &   3.3199 f
  mprj/o_q[67] (net)                                     1   0.0056 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0804   0.9500   0.0000   0.0001 &   3.3199 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2568   0.9500            1.4035 &   4.7234 f
  mprj/o_q_dly[67] (net)                                 2   0.0256 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0104   0.2568   0.9500  -0.0010  -0.0006 &   4.7229 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7854   0.9500            1.1198 &   5.8427 f
  mprj/la_data_out[35] (net)                             1   0.2557 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8427 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.1961   1.8039   0.9500  -0.0698   0.0303 &   5.8729 f
  data arrival time                                                                                                  5.8729

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3166 

  slack (with derating applied) (MET)                                                                     7.7729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0895 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8069 &   2.7928 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0979   0.9500            0.5421 &   3.3349 f
  mprj/o_q[71] (net)                                     2   0.0084 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0979   0.9500   0.0000   0.0001 &   3.3350 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3377   0.9500            1.4701 &   4.8051 f
  mprj/o_q_dly[71] (net)                                 2   0.0395 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0579   0.3377   0.9500  -0.0081  -0.0076 &   4.7975 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9584   0.9500            1.2347 &   6.0321 f
  mprj/la_data_out[39] (net)                             1   0.2808 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0321 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.4264   1.9781   0.9500  -0.2509  -0.1485 &   5.8837 f
  data arrival time                                                                                                  5.8837

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3369 

  slack (with derating applied) (MET)                                                                     7.7837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1206 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5703 &   2.5562 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0733   0.9500            0.5229 &   3.0791 f
  mprj/o_q[143] (net)                                    1   0.0045 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0733   0.9500   0.0000   0.0001 &   3.0792 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1653   0.9500            1.3240 &   4.4032 f
  mprj/o_q_dly[143] (net)                                2   0.0103 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1653   0.9500   0.0000   0.0001 &   4.4033 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2760   0.9500            1.3117 &   5.7150 f
  mprj/io_oeb[6] (net)                                   1   0.3221 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7150 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   2.3024   0.9500   0.0000   0.1759 &   5.8909 f
  data arrival time                                                                                                  5.8909

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3100 

  slack (with derating applied) (MET)                                                                     7.7909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1010 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5633 &   2.5492 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1031   0.9500            0.5458 &   3.0950 f
  mprj/o_q[142] (net)                                    1   0.0093 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0053   0.1031   0.9500  -0.0007  -0.0006 &   3.0945 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2414   0.9500            1.3982 &   4.4926 f
  mprj/o_q_dly[142] (net)                                2   0.0230 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0833   0.2414   0.9500  -0.0094  -0.0096 &   4.4831 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5893   0.9500            1.4417 &   5.9248 f
  mprj/io_oeb[5] (net)                                   1   0.3619 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9248 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -0.4535   2.6364   0.9500  -0.2546  -0.0257 &   5.8991 f
  data arrival time                                                                                                  5.8991

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3383 

  slack (with derating applied) (MET)                                                                     7.7991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1374 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8120 &   2.7979 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0917   0.9500            0.5373 &   3.3353 f
  mprj/o_q[78] (net)                                     1   0.0074 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0917   0.9500   0.0000   0.0001 &   3.3353 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2296   0.9500            1.3854 &   4.7208 f
  mprj/o_q_dly[78] (net)                                 2   0.0209 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0264   0.2296   0.9500  -0.0031  -0.0029 &   4.7179 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0386   0.9500            1.2386 &   5.9565 f
  mprj/la_data_out[46] (net)                             1   0.2918 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9565 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.2799   2.0622   0.9500  -0.1673  -0.0478 &   5.9087 f
  data arrival time                                                                                                  5.9087

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3289 

  slack (with derating applied) (MET)                                                                     7.8087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1376 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5692 &   2.5551 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0946   0.9500            0.5395 &   3.0946 f
  mprj/o_q[102] (net)                                    1   0.0079 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0310   0.0946   0.9500  -0.0036  -0.0037 &   3.0909 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1722   0.9500            1.3363 &   4.4272 f
  mprj/o_q_dly[102] (net)                                2   0.0115 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1722   0.9500   0.0000   0.0001 &   4.4274 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7645   0.9500            1.5341 &   5.9614 f
  mprj/io_out[3] (net)                                   1   0.3914 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9614 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -0.5044   2.8068   0.9500  -0.2937  -0.0519 &   5.9095 f
  data arrival time                                                                                                  5.9095

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3423 

  slack (with derating applied) (MET)                                                                     7.8095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1519 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8090 &   2.7950 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1057   0.9500            0.5477 &   3.3426 f
  mprj/o_q[74] (net)                                     2   0.0097 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1057   0.9500   0.0000   0.0001 &   3.3427 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2846   0.9500            1.4329 &   4.7757 f
  mprj/o_q_dly[74] (net)                                 2   0.0304 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2847   0.9500   0.0000   0.0007 &   4.7764 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8502   0.9500            1.1482 &   5.9245 f
  mprj/la_data_out[42] (net)                             1   0.2631 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9245 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.2361   1.8657   0.9500  -0.1201  -0.0100 &   5.9145 f
  data arrival time                                                                                                  5.9145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3239 

  slack (with derating applied) (MET)                                                                     7.8145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1385 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5691 &   2.5550 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0782   0.9500            0.5268 &   3.0818 f
  mprj/o_q[140] (net)                                    1   0.0053 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0782   0.9500   0.0000   0.0001 &   3.0819 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1886   0.9500            1.3461 &   4.4280 f
  mprj/o_q_dly[140] (net)                                2   0.0141 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1886   0.9500   0.0000   0.0002 &   4.4282 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7898   0.9500            1.5577 &   5.9859 f
  mprj/io_oeb[3] (net)                                   1   0.3957 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9859 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.5108   2.8301   0.9500  -0.3041  -0.0663 &   5.9196 f
  data arrival time                                                                                                  5.9196

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3436 

  slack (with derating applied) (MET)                                                                     7.8196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1631 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5574 &   2.5433 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1758   0.9500            0.5970 &   3.1403 f
  mprj/o_q[105] (net)                                    2   0.0216 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1758   0.9500   0.0000   0.0003 &   3.1406 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1230   0.9500            1.3190 &   4.4596 f
  mprj/o_q_dly[105] (net)                                1   0.0044 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1230   0.9500   0.0000   0.0000 &   4.4596 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2790   0.9500            1.2970 &   5.7566 f
  mprj/io_out[6] (net)                                   1   0.3220 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7566 f
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   2.3064   0.9500   0.0000   0.1782 &   5.9347 f
  data arrival time                                                                                                  5.9347

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (MET)                                                                     7.8347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1471 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8131 &   2.7991 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0750   0.9500            0.5242 &   3.3233 f
  mprj/o_q[80] (net)                                     1   0.0048 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0750   0.9500   0.0000   0.0000 &   3.3233 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2396   0.9500            1.3884 &   4.7118 f
  mprj/o_q_dly[80] (net)                                 2   0.0227 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2396   0.9500   0.0000   0.0004 &   4.7122 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8100   0.9500            1.1082 &   5.8204 f
  mprj/la_data_out[48] (net)                             1   0.2568 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8204 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0410   1.8277   0.9500  -0.0034   0.1182 &   5.9385 f
  data arrival time                                                                                                  5.9385

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3129 

  slack (with derating applied) (MET)                                                                     7.8385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1514 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8141 &   2.8000 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0759   0.9500            0.5249 &   3.3249 f
  mprj/o_q[81] (net)                                     1   0.0049 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0759   0.9500   0.0000   0.0001 &   3.3250 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2606   0.9500            1.4051 &   4.7301 f
  mprj/o_q_dly[81] (net)                                 2   0.0262 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0179   0.2606   0.9500  -0.0020  -0.0016 &   4.7285 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2654   0.9500            1.3717 &   6.1002 f
  mprj/la_data_out[49] (net)                             1   0.3251 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1002 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.4862   2.2891   0.9500  -0.2799  -0.1561 &   5.9441 f
  data arrival time                                                                                                  5.9441

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3425 

  slack (with derating applied) (MET)                                                                     7.8441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1866 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5700 &   2.5560 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1184   0.9500            0.5569 &   3.1129 f
  mprj/o_q[99] (net)                                     2   0.0119 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1185   0.9500   0.0000   0.0002 &   3.1130 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1289   0.9500            1.3046 &   4.4177 f
  mprj/o_q_dly[99] (net)                                 1   0.0051 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1289   0.9500   0.0000   0.0001 &   4.4177 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8171   0.9500            1.9868 &   6.4045 f
  mprj/io_out[0] (net)                                   1   0.5340 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.4045 f
  io_out[0] (net) 
  io_out[0] (out)                                                    -1.5608   3.9068   0.9500  -0.8226  -0.4517 &   5.9528 f
  data arrival time                                                                                                  5.9528

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8528

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3999 

  slack (with derating applied) (MET)                                                                     7.8528 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2527 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8144 &   2.8003 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1069   0.9500            0.5485 &   3.3488 f
  mprj/o_q[82] (net)                                     2   0.0099 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1069   0.9500   0.0000   0.0001 &   3.3489 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2456   0.9500            1.4027 &   4.7516 f
  mprj/o_q_dly[82] (net)                                 2   0.0237 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2456   0.9500   0.0000   0.0004 &   4.7521 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2463   0.9500            1.3645 &   6.1166 f
  mprj/la_data_out[50] (net)                             1   0.3231 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1166 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.4664   2.2675   0.9500  -0.2777  -0.1595 &   5.9571 f
  data arrival time                                                                                                  5.9571

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (MET)                                                                     7.8571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1998 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8131 &   2.7990 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1005   0.9500            0.5439 &   3.3429 f
  mprj/o_q[76] (net)                                     2   0.0089 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1005   0.9500   0.0000   0.0001 &   3.3430 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2716   0.9500            1.4209 &   4.7639 f
  mprj/o_q_dly[76] (net)                                 2   0.0282 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2716   0.9500   0.0000   0.0005 &   4.7645 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9597   0.9500            1.2104 &   5.9749 f
  mprj/la_data_out[44] (net)                             1   0.2804 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9749 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.2252   1.9819   0.9500  -0.1299  -0.0160 &   5.9588 f
  data arrival time                                                                                                  5.9588

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3273 

  slack (with derating applied) (MET)                                                                     7.8588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1861 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8074 &   2.7933 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1142   0.9500            0.5538 &   3.3471 f
  mprj/o_q[73] (net)                                     2   0.0112 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1142   0.9500   0.0000   0.0001 &   3.3473 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2862   0.9500            1.4370 &   4.7843 f
  mprj/o_q_dly[73] (net)                                 2   0.0307 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2862   0.9500   0.0000   0.0007 &   4.7850 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8751   0.9500            1.1703 &   5.9553 f
  mprj/la_data_out[41] (net)                             1   0.2682 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9553 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -0.1622   1.8964   0.9500  -0.0958   0.0136 &   5.9690 f
  data arrival time                                                                                                  5.9690

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3242 

  slack (with derating applied) (MET)                                                                     7.8690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1932 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8129 &   2.7989 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0824   0.9500            0.5300 &   3.3289 f
  mprj/o_q[79] (net)                                     1   0.0059 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0824   0.9500   0.0000   0.0001 &   3.3290 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2960   0.9500            1.4348 &   4.7638 f
  mprj/o_q_dly[79] (net)                                 2   0.0323 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0532   0.2960   0.9500  -0.0069  -0.0066 &   4.7572 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0045   0.9500            1.2413 &   5.9985 f
  mprj/la_data_out[47] (net)                             1   0.2870 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9985 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.2390   2.0270   0.9500  -0.1434  -0.0268 &   5.9717 f
  data arrival time                                                                                                  5.9717

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (MET)                                                                     7.8717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2019 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8029 &   2.7888 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1051   0.9500            0.5472 &   3.3360 f
  mprj/o_q[69] (net)                                     2   0.0096 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1051   0.9500   0.0000   0.0001 &   3.3362 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2689   0.9500            1.4204 &   4.7566 f
  mprj/o_q_dly[69] (net)                                 2   0.0277 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2690   0.9500   0.0000   0.0005 &   4.7571 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9165   0.9500            1.1868 &   5.9439 f
  mprj/la_data_out[37] (net)                             1   0.2742 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9439 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                              -0.2100   1.9383   0.9500  -0.0737   0.0408 &   5.9846 f
  data arrival time                                                                                                  5.9846

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3227 

  slack (with derating applied) (MET)                                                                     7.8846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2074 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8076 &   2.7935 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1172   0.9500            0.5560 &   3.3495 f
  mprj/o_q[72] (net)                                     2   0.0117 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1172   0.9500   0.0000   0.0002 &   3.3497 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3481   0.9500            1.4838 &   4.8334 f
  mprj/o_q_dly[72] (net)                                 2   0.0412 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3481   0.9500   0.0000   0.0012 &   4.8346 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0206   0.9500            1.2535 &   6.0881 f
  mprj/la_data_out[40] (net)                             1   0.2875 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0881 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.4000   2.0380   0.9500  -0.2193  -0.1025 &   5.9856 f
  data arrival time                                                                                                  5.9856

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (MET)                                                                     7.8856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2237 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8623 &   2.8482 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1014   0.9500            0.5446 &   3.3927 f
  mprj/o_q[88] (net)                                     2   0.0090 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1014   0.9500   0.0000   0.0001 &   3.3929 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2907   0.9500            1.4362 &   4.8291 f
  mprj/o_q_dly[88] (net)                                 2   0.0314 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0837   0.2907   0.9500  -0.0088  -0.0087 &   4.8204 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9452   0.9500            1.1920 &   6.0124 f
  mprj/la_data_out[56] (net)                             1   0.2762 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0124 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.2433   1.9645   0.9500  -0.1400  -0.0140 &   5.9984 f
  data arrival time                                                                                                  5.9984

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3314 

  slack (with derating applied) (MET)                                                                     7.8984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2297 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8090 &   2.7949 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0979   0.9500            0.5421 &   3.3370 f
  mprj/o_q[77] (net)                                     1   0.0084 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0979   0.9500   0.0000   0.0001 &   3.3371 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2660   0.9500            1.4157 &   4.7528 f
  mprj/o_q_dly[77] (net)                                 2   0.0272 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0188   0.2660   0.9500  -0.0022  -0.0019 &   4.7509 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1278   0.9500            1.3016 &   6.0525 f
  mprj/la_data_out[45] (net)                             1   0.3052 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0525 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.3055   2.1499   0.9500  -0.1730  -0.0540 &   5.9985 f
  data arrival time                                                                                                  5.9985

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3342 

  slack (with derating applied) (MET)                                                                     7.8985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2326 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8621 &   2.8480 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1102   0.9500            0.5509 &   3.3989 f
  mprj/o_q[86] (net)                                     1   0.0105 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0367   0.1102   0.9500  -0.0042  -0.0043 &   3.3947 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2195   0.9500            1.3834 &   4.7781 f
  mprj/o_q_dly[86] (net)                                 2   0.0192 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2195   0.9500   0.0000   0.0003 &   4.7784 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1336   0.9500            1.2857 &   6.0640 f
  mprj/la_data_out[54] (net)                             1   0.3056 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0640 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.3286   2.1588   0.9500  -0.1908  -0.0640 &   6.0000 f
  data arrival time                                                                                                  6.0000

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3363 

  slack (with derating applied) (MET)                                                                     7.9000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2363 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6845 &   2.6704 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0962   0.9500            0.5408 &   3.2112 f
  mprj/o_q[132] (net)                                    1   0.0081 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0059   0.0962   0.9500  -0.0008  -0.0007 &   3.2105 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1882   0.9500            1.3510 &   4.5615 f
  mprj/o_q_dly[132] (net)                                2   0.0141 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0373   0.1882   0.9500  -0.0041  -0.0041 &   4.5573 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1506   0.9500            1.7250 &   6.2823 f
  mprj/io_out[33] (net)                                  1   0.4444 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2823 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.9144   3.1973   0.9500  -0.5258  -0.2587 &   6.0236 f
  data arrival time                                                                                                  6.0236

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3729 

  slack (with derating applied) (MET)                                                                     7.9236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2965 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6811 &   2.6670 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0828   0.9500            0.5304 &   3.1974 f
  mprj/o_q[168] (net)                                    1   0.0060 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0217   0.0828   0.9500  -0.0023  -0.0023 &   3.1951 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1876   0.9500            1.3466 &   4.5416 f
  mprj/o_q_dly[168] (net)                                2   0.0140 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0360   0.1876   0.9500  -0.0040  -0.0040 &   4.5376 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7634   0.9500            1.5524 &   6.0900 f
  mprj/io_oeb[31] (net)                                  1   0.3905 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0900 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -0.4863   2.8000   0.9500  -0.2846  -0.0658 &   6.0242 f
  data arrival time                                                                                                  6.0242

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3477 

  slack (with derating applied) (MET)                                                                     7.9242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2719 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8615 &   2.8474 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1303   0.9500            0.5654 &   3.4128 f
  mprj/o_q[84] (net)                                     2   0.0139 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0764   0.1303   0.9500  -0.0287  -0.0300 &   3.3829 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2325   0.9500            1.4004 &   4.7833 f
  mprj/o_q_dly[84] (net)                                 2   0.0214 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0423   0.2325   0.9500  -0.0043  -0.0042 &   4.7791 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1391   0.9500            1.2958 &   6.0749 f
  mprj/la_data_out[52] (net)                             1   0.3067 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0749 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.2859   2.1627   0.9500  -0.1679  -0.0432 &   6.0317 f
  data arrival time                                                                                                  6.0317

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3386 

  slack (with derating applied) (MET)                                                                     7.9317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2703 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8078 &   2.7938 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1134   0.9500            0.5532 &   3.3470 f
  mprj/o_q[70] (net)                                     2   0.0111 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1134   0.9500   0.0000   0.0001 &   3.3471 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3024   0.9500            1.4495 &   4.7967 f
  mprj/o_q_dly[70] (net)                                 2   0.0335 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3024   0.9500   0.0000   0.0010 &   4.7976 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9321   0.9500            1.2017 &   5.9993 f
  mprj/la_data_out[38] (net)                             1   0.2762 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9993 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.2182   1.9549   0.9500  -0.0807   0.0360 &   6.0353 f
  data arrival time                                                                                                  6.0353

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3261 

  slack (with derating applied) (MET)                                                                     7.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2614 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6808 &   2.6668 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0790   0.9500            0.5274 &   3.1941 f
  mprj/o_q[129] (net)                                    1   0.0054 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0260   0.0790   0.9500  -0.0028  -0.0029 &   3.1913 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2003   0.9500            1.3567 &   4.5480 f
  mprj/o_q_dly[129] (net)                                2   0.0160 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0586   0.2003   0.9500  -0.0065  -0.0066 &   4.5414 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3121   0.9500            1.3336 &   5.8750 f
  mprj/io_out[30] (net)                                  1   0.3265 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8750 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.1372   2.3399   0.9500  -0.0136   0.1676 &   6.0426 f
  data arrival time                                                                                                  6.0426

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3204 

  slack (with derating applied) (MET)                                                                     7.9426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2630 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5637 &   2.5496 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0870   0.9500            0.5336 &   3.0833 f
  mprj/o_q[104] (net)                                    1   0.0067 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0870   0.9500   0.0000   0.0001 &   3.0834 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2609   0.9500            1.4086 &   4.4919 f
  mprj/o_q_dly[104] (net)                                2   0.0263 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0831   0.2609   0.9500  -0.0090  -0.0091 &   4.4828 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3602   0.9500            1.3679 &   5.8507 f
  mprj/io_out[5] (net)                                   1   0.3329 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8507 f
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   2.3927   0.9500   0.0000   0.1982 &   6.0489 f
  data arrival time                                                                                                  6.0489

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (MET)                                                                     7.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2682 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5645 &   2.5504 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0895   0.9500            0.5356 &   3.0860 f
  mprj/o_q[141] (net)                                    1   0.0071 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0895   0.9500   0.0000   0.0001 &   3.0861 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2066   0.9500            1.3655 &   4.4516 f
  mprj/o_q_dly[141] (net)                                2   0.0171 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2066   0.9500   0.0000   0.0002 &   4.4518 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0700   0.9500            1.7022 &   6.1540 f
  mprj/io_oeb[4] (net)                                   1   0.4355 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1540 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -0.6222   3.1108   0.9500  -0.3540  -0.1036 &   6.0504 f
  data arrival time                                                                                                  6.0504

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     7.9504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3061 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8617 &   2.8477 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1059   0.9500            0.5478 &   3.3955 f
  mprj/o_q[85] (net)                                     2   0.0098 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1059   0.9500   0.0000   0.0001 &   3.3956 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2653   0.9500            1.4178 &   4.8134 f
  mprj/o_q_dly[85] (net)                                 2   0.0271 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0294   0.2653   0.9500  -0.0031  -0.0028 &   4.8106 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0677   0.9500            1.2561 &   6.0667 f
  mprj/la_data_out[53] (net)                             1   0.2946 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0667 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.2182   2.0859   0.9500  -0.1310  -0.0022 &   6.0645 f
  data arrival time                                                                                                  6.0645

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3333 

  slack (with derating applied) (MET)                                                                     7.9645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2978 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5636 &   2.5495 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1050   0.9500            0.5471 &   3.0967 f
  mprj/o_q[103] (net)                                    2   0.0096 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1050   0.9500   0.0000   0.0001 &   3.0968 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2192   0.9500            1.3814 &   4.4782 f
  mprj/o_q_dly[103] (net)                                2   0.0192 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2192   0.9500   0.0000   0.0003 &   4.4785 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4146   0.9500            1.3560 &   5.8344 f
  mprj/io_out[4] (net)                                   1   0.3382 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8344 f
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   2.4594   0.9500   0.0000   0.2349 &   6.0693 f
  data arrival time                                                                                                  6.0693

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3194 

  slack (with derating applied) (MET)                                                                     7.9693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2888 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8314 &   2.8173 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1157   0.9500            0.5549 &   3.3722 f
  mprj/o_q[98] (net)                                     2   0.0115 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1157   0.9500   0.0000   0.0001 &   3.3724 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1779   0.9500            1.3483 &   4.7206 f
  mprj/o_q_dly[98] (net)                                 2   0.0124 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1779   0.9500   0.0000   0.0002 &   4.7208 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0719   0.9500            1.2133 &   5.9341 f
  mprj/irq[2] (net)                                      1   0.2932 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.9341 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.1481   2.0963   0.9500  -0.0122   0.1430 &   6.0770 f
  data arrival time                                                                                                  6.0770

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3211 

  slack (with derating applied) (MET)                                                                     7.9770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2982 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8626 &   2.8485 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1098   0.9500            0.5506 &   3.3991 f
  mprj/o_q[87] (net)                                     2   0.0104 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1098   0.9500   0.0000   0.0001 &   3.3993 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2589   0.9500            1.4141 &   4.8134 f
  mprj/o_q_dly[87] (net)                                 2   0.0260 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2589   0.9500   0.0000   0.0005 &   4.8138 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9944   0.9500            1.2086 &   6.0224 f
  mprj/la_data_out[55] (net)                             1   0.2833 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0224 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.2178   2.0141   0.9500  -0.0772   0.0564 &   6.0787 f
  data arrival time                                                                                                  6.0787

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3281 

  slack (with derating applied) (MET)                                                                     7.9787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3068 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6809 &   2.6669 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0711   0.9500            0.5212 &   3.1881 f
  mprj/o_q[167] (net)                                    1   0.0041 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0711   0.9500   0.0000   0.0000 &   3.1882 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1828   0.9500            1.3390 &   4.5271 f
  mprj/o_q_dly[167] (net)                                2   0.0132 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1828   0.9500   0.0000   0.0001 &   4.5272 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3802   0.9500            1.3672 &   5.8945 f
  mprj/io_oeb[30] (net)                                  1   0.3367 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8945 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000   2.4079   0.9500   0.0000   0.1859 &   6.0803 f
  data arrival time                                                                                                  6.0803

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3200 

  slack (with derating applied) (MET)                                                                     7.9803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3003 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8630 &   2.8489 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1137   0.9500            0.5535 &   3.4024 f
  mprj/o_q[89] (net)                                     2   0.0111 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1137   0.9500   0.0000   0.0002 &   3.4025 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3044   0.9500            1.4512 &   4.8537 f
  mprj/o_q_dly[89] (net)                                 2   0.0338 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0395   0.3044   0.9500  -0.0041  -0.0036 &   4.8501 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2491   0.9500            1.3721 &   6.2222 f
  mprj/la_data_out[57] (net)                             1   0.3225 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.2222 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -0.4661   2.2745   0.9500  -0.2638  -0.1345 &   6.0877 f
  data arrival time                                                                                                  6.0877

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3486 

  slack (with derating applied) (MET)                                                                     7.9877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3363 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8613 &   2.8473 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1597   0.9500            0.5866 &   3.4339 f
  mprj/o_q[91] (net)                                     2   0.0190 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0794   0.1597   0.9500  -0.0348  -0.0363 &   3.3976 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2863   0.9500            1.4526 &   4.8502 f
  mprj/o_q_dly[91] (net)                                 2   0.0307 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0884   0.2863   0.9500  -0.0121  -0.0121 &   4.8381 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0240   0.9500            1.2317 &   6.0697 f
  mprj/la_data_out[59] (net)                             1   0.2876 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0697 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.2421   2.0443   0.9500  -0.1105   0.0238 &   6.0935 f
  data arrival time                                                                                                  6.0935

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3373 

  slack (with derating applied) (MET)                                                                     7.9935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3308 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8617 &   2.8477 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0772   0.9500            0.5260 &   3.3737 f
  mprj/o_q[97] (net)                                     1   0.0051 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0772   0.9500   0.0000   0.0001 &   3.3737 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2228   0.9500            1.3759 &   4.7497 f
  mprj/o_q_dly[97] (net)                                 2   0.0198 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2228   0.9500   0.0000   0.0003 &   4.7500 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1792   0.9500            1.2848 &   6.0348 f
  mprj/irq[1] (net)                                      1   0.3090 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   6.0348 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.1528   2.2035   0.9500  -0.0778   0.0799 &   6.1147 f
  data arrival time                                                                                                  6.1147

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     8.0147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3447 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6733 &   2.6593 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0810   0.9500            0.5289 &   3.1882 f
  mprj/o_q[130] (net)                                    1   0.0057 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0140   0.0810   0.9500  -0.0015  -0.0015 &   3.1867 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1908   0.9500            1.3489 &   4.5356 f
  mprj/o_q_dly[130] (net)                                2   0.0145 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0623   0.1908   0.9500  -0.0069  -0.0071 &   4.5285 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4398   0.9500            1.3891 &   5.9176 f
  mprj/io_out[31] (net)                                  1   0.3443 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9176 f
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   2.4726   0.9500   0.0000   0.2047 &   6.1223 f
  data arrival time                                                                                                  6.1223

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3231 

  slack (with derating applied) (MET)                                                                     8.0223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3454 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5695 &   2.5555 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1174   0.9500            0.5561 &   3.1116 f
  mprj/o_q[101] (net)                                    2   0.0117 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1174   0.9500   0.0000   0.0001 &   3.1117 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1216   0.9500            1.2975 &   4.4092 f
  mprj/o_q_dly[101] (net)                                1   0.0042 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1216   0.9500   0.0000   0.0000 &   4.4093 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6757   0.9500            1.4581 &   5.8674 f
  mprj/io_out[2] (net)                                   1   0.3771 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8674 f
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   2.7256   0.9500   0.0000   0.2690 &   6.1364 f
  data arrival time                                                                                                  6.1364

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     8.0364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3594 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5698 &   2.5557 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1312   0.9500            0.5661 &   3.1218 f
  mprj/o_q[139] (net)                                    2   0.0141 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1312   0.9500   0.0000   0.0002 &   3.1220 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1147   0.9500            1.2958 &   4.4178 f
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1147   0.9500   0.0000   0.0000 &   4.4178 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6806   0.9500            1.4577 &   5.8755 f
  mprj/io_oeb[2] (net)                                   1   0.3777 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8755 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   2.7304   0.9500   0.0000   0.2681 &   6.1436 f
  data arrival time                                                                                                  6.1436

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3233 

  slack (with derating applied) (MET)                                                                     8.0436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3670 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8631 &   2.8490 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1046   0.9500            0.5469 &   3.3959 f
  mprj/o_q[90] (net)                                     2   0.0096 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1046   0.9500   0.0000   0.0001 &   3.3960 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3177   0.9500            1.4583 &   4.8544 f
  mprj/o_q_dly[90] (net)                                 2   0.0361 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0182   0.3177   0.9500  -0.0027  -0.0020 &   4.8523 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1306   0.9500            1.2945 &   6.1468 f
  mprj/la_data_out[58] (net)                             1   0.3027 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1468 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.2732   2.1515   0.9500  -0.1387   0.0015 &   6.1483 f
  data arrival time                                                                                                  6.1483

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3385 

  slack (with derating applied) (MET)                                                                     8.0483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3868 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8619 &   2.8479 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1082   0.9500            0.5495 &   3.3974 f
  mprj/o_q[95] (net)                                     2   0.0102 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0144   0.1082   0.9500  -0.0015  -0.0015 &   3.3959 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3115   0.9500            1.4548 &   4.8507 f
  mprj/o_q_dly[95] (net)                                 2   0.0350 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0435   0.3115   0.9500  -0.0162  -0.0163 &   4.8344 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6324   0.9500            1.5282 &   6.3626 f
  mprj/la_data_out[63] (net)                             1   0.3723 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.3626 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.6633   2.6629   0.9500  -0.3858  -0.2010 &   6.1617 f
  data arrival time                                                                                                  6.1617

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3668 

  slack (with derating applied) (MET)                                                                     8.0617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4284 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8606 &   2.8466 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1573   0.9500            0.5849 &   3.4315 f
  mprj/o_q[92] (net)                                     2   0.0186 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0094   0.1573   0.9500  -0.0012  -0.0010 &   3.4305 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3165   0.9500            1.4755 &   4.9060 f
  mprj/o_q_dly[92] (net)                                 2   0.0359 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0741   0.3165   0.9500  -0.0244  -0.0249 &   4.8812 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1483   0.9500            1.3123 &   6.1935 f
  mprj/la_data_out[60] (net)                             1   0.3062 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1935 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.2695   2.1672   0.9500  -0.1625  -0.0281 &   6.1655 f
  data arrival time                                                                                                  6.1655

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3443 

  slack (with derating applied) (MET)                                                                     8.0654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4097 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8615 &   2.8474 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1345   0.9500            0.5685 &   3.4159 f
  mprj/o_q[93] (net)                                     2   0.0147 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0122   0.1345   0.9500  -0.0010  -0.0008 &   3.4151 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3016   0.9500            1.4561 &   4.8711 f
  mprj/o_q_dly[93] (net)                                 2   0.0333 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0070   0.3016   0.9500  -0.0011  -0.0004 &   4.8707 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2714   0.9500            1.3709 &   6.2416 f
  mprj/la_data_out[61] (net)                             1   0.3238 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.2416 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -0.3660   2.2915   0.9500  -0.2136  -0.0722 &   6.1695 f
  data arrival time                                                                                                  6.1695

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3474 

  slack (with derating applied) (MET)                                                                     8.0695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4169 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8619 &   2.8479 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0968   0.9500            0.5412 &   3.3891 f
  mprj/o_q[96] (net)                                     1   0.0082 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0968   0.9500   0.0000   0.0001 &   3.3892 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2770   0.9500            1.4241 &   4.8133 f
  mprj/o_q_dly[96] (net)                                 2   0.0291 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2770   0.9500   0.0000   0.0006 &   4.8138 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3325   0.9500            1.3924 &   6.2063 f
  mprj/irq[0] (net)                                      1   0.3323 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   6.2063 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -0.3209   2.3541   0.9500  -0.1881  -0.0360 &   6.1703 f
  data arrival time                                                                                                  6.1703

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3446 

  slack (with derating applied) (MET)                                                                     8.0703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4148 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6905 &   2.6765 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1219   0.9500            0.5594 &   3.2359 f
  mprj/o_q[174] (net)                                    2   0.0125 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1219   0.9500   0.0000   0.0002 &   3.2360 f
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1158   0.9500            1.2936 &   4.5297 f
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1158   0.9500   0.0000   0.0000 &   4.5297 f
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7373   0.9500            1.9996 &   6.5293 f
  mprj/io_oeb[37] (net)                                  1   0.5403 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5293 f
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                   -1.3844   3.7373   0.9500  -0.7410  -0.3352 &   6.1941 f
  data arrival time                                                                                                  6.1941

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4040 

  slack (with derating applied) (MET)                                                                     8.0941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4981 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6812 &   2.6671 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0951   0.9500            0.5399 &   3.2070 f
  mprj/o_q[131] (net)                                    1   0.0079 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0951   0.9500   0.0000   0.0001 &   3.2071 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1794   0.9500            1.3428 &   4.5499 f
  mprj/o_q_dly[131] (net)                                2   0.0126 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0382   0.1794   0.9500  -0.0039  -0.0039 &   4.5460 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5618   0.9500            1.4447 &   5.9907 f
  mprj/io_out[32] (net)                                  1   0.3615 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9907 f
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   2.5985   0.9500   0.0000   0.2254 &   6.2161 f
  data arrival time                                                                                                  6.2161

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3276 

  slack (with derating applied) (MET)                                                                     8.1161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4437 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6810 &   2.6670 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0931   0.9500            0.5384 &   3.2054 f
  mprj/o_q[169] (net)                                    1   0.0076 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0227   0.0931   0.9500  -0.0025  -0.0025 &   3.2028 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1752   0.9500            1.3385 &   4.5413 f
  mprj/o_q_dly[169] (net)                                2   0.0119 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0595   0.1752   0.9500  -0.0065  -0.0068 &   4.5345 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6095   0.9500            1.4556 &   5.9901 f
  mprj/io_oeb[32] (net)                                  1   0.3671 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9901 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -0.0664   2.6502   0.9500  -0.0055   0.2340 &   6.2241 f
  data arrival time                                                                                                  6.2241

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3291 

  slack (with derating applied) (MET)                                                                     8.1241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4533 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5703 &   2.5562 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1118   0.9500            0.5521 &   3.1083 f
  mprj/o_q[100] (net)                                    2   0.0108 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0052   0.1118   0.9500  -0.0005  -0.0004 &   3.1079 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1260   0.9500            1.2997 &   4.4076 f
  mprj/o_q_dly[100] (net)                                1   0.0048 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1260   0.9500   0.0000   0.0001 &   4.4077 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8435   0.9500            1.5263 &   5.9339 f
  mprj/io_out[1] (net)                                   1   0.3996 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9339 f
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   2.9038   0.9500   0.0000   0.3043 &   6.2383 f
  data arrival time                                                                                                  6.2383

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3284 

  slack (with derating applied) (MET)                                                                     8.1383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4666 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8607 &   2.8466 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1609   0.9500            0.5874 &   3.4340 f
  mprj/o_q[94] (net)                                     2   0.0192 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0146   0.1609   0.9500  -0.0017  -0.0015 &   3.4326 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3289   0.9500            1.4854 &   4.9179 f
  mprj/o_q_dly[94] (net)                                 2   0.0380 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0165   0.3289   0.9500  -0.0036  -0.0028 &   4.9151 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2775   0.9500            1.3804 &   6.2956 f
  mprj/la_data_out[62] (net)                             1   0.3245 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.2956 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.3473   2.2980   0.9500  -0.1986  -0.0539 &   6.2417 f
  data arrival time                                                                                                  6.2417

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3500 

  slack (with derating applied) (MET)                                                                     8.1417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4916 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5702 &   2.5562 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1394   0.9500            0.5720 &   3.1281 f
  mprj/o_q[137] (net)                                    2   0.0155 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0147   0.1394   0.9500  -0.0013  -0.0012 &   3.1269 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1353   0.9500            1.3178 &   4.4448 f
  mprj/o_q_dly[137] (net)                                1   0.0060 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1353   0.9500   0.0000   0.0001 &   4.4449 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9984   0.9500            1.6036 &   6.0484 f
  mprj/io_oeb[0] (net)                                   1   0.4201 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.0484 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.2560   3.0718   0.9500  -0.1125   0.2054 &   6.2538 f
  data arrival time                                                                                                  6.2538

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3411 

  slack (with derating applied) (MET)                                                                     8.1538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4950 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6821 &   2.6680 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0668   0.9500            0.5179 &   3.1859 f
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0668   0.9500   0.0000   0.0000 &   3.1859 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1802   0.9500            1.3355 &   4.5214 f
  mprj/o_q_dly[170] (net)                                2   0.0128 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0420   0.1802   0.9500  -0.0044  -0.0045 &   4.5169 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7403   0.9500            1.5120 &   6.0289 f
  mprj/io_oeb[33] (net)                                  1   0.3847 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0289 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -0.2477   2.7874   0.9500  -0.0347   0.2290 &   6.2579 f
  data arrival time                                                                                                  6.2579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3335 

  slack (with derating applied) (MET)                                                                     8.1579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4914 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6868 &   2.6728 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1041   0.9500            0.5465 &   3.2193 f
  mprj/o_q[171] (net)                                    2   0.0095 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1041   0.9500   0.0000   0.0001 &   3.2194 f
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1924   0.9500            1.3572 &   4.5766 f
  mprj/o_q_dly[171] (net)                                2   0.0148 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1924   0.9500   0.0000   0.0002 &   4.5768 f
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8575   0.9500            1.5656 &   6.1424 f
  mprj/io_oeb[34] (net)                                  1   0.4030 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1424 f
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                   -0.0607   2.9121   0.9500  -0.0050   0.2889 &   6.4313 f
  data arrival time                                                                                                  6.4313

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3390 

  slack (with derating applied) (MET)                                                                     8.3313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6703 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6907 &   2.6766 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1103   0.9500            0.5510 &   3.2276 f
  mprj/o_q[136] (net)                                    2   0.0105 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1103   0.9500   0.0000   0.0001 &   3.2277 f
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1437   0.9500            1.3156 &   4.5433 f
  mprj/o_q_dly[136] (net)                                1   0.0071 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1437   0.9500   0.0000   0.0001 &   4.5434 f
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4309   0.9500            1.8124 &   6.3558 f
  mprj/io_out[37] (net)                                  1   0.4813 
  mprj/io_out[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3558 f
  io_out[37] (net) 
  io_out[37] (out)                                                   -0.5184   3.5222   0.9500  -0.2930   0.0815 &   6.4373 f
  data arrival time                                                                                                  6.4373

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3697 

  slack (with derating applied) (MET)                                                                     8.3373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7070 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6907 &   2.6766 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1591   0.9500            0.5862 &   3.2629 f
  mprj/o_q[134] (net)                                    2   0.0189 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0188   0.1591   0.9500  -0.0018  -0.0016 &   3.2613 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1602   0.9500            1.3475 &   4.6088 f
  mprj/o_q_dly[134] (net)                                2   0.0095 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1602   0.9500   0.0000   0.0001 &   4.6089 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9745   0.9500            1.6077 &   6.2166 f
  mprj/io_out[35] (net)                                  1   0.4190 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2166 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -0.1884   3.0334   0.9500  -0.0547   0.2569 &   6.4734 f
  data arrival time                                                                                                  6.4734

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3467 

  slack (with derating applied) (MET)                                                                     8.3734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7201 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6893 &   2.6753 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1034   0.9500            0.5460 &   3.2213 f
  mprj/o_q[133] (net)                                    2   0.0094 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1034   0.9500   0.0000   0.0001 &   3.2214 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2060   0.9500            1.3691 &   4.5906 f
  mprj/o_q_dly[133] (net)                                2   0.0170 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0770   0.2060   0.9500  -0.0083  -0.0085 &   4.5821 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0202   0.9500            1.6407 &   6.2228 f
  mprj/io_out[34] (net)                                  1   0.4253 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2228 f
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   3.0803   0.9500   0.0000   0.3135 &   6.5363 f
  data arrival time                                                                                                  6.5363

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3449 

  slack (with derating applied) (MET)                                                                     8.4363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7811 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6906 &   2.6765 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1731   0.9500            0.5952 &   3.2717 f
  mprj/o_q[173] (net)                                    2   0.0212 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0951   0.1731   0.9500  -0.0450  -0.0470 &   3.2248 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1883   0.9500            1.3772 &   4.6020 f
  mprj/o_q_dly[173] (net)                                2   0.0141 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1883   0.9500   0.0000   0.0002 &   4.6022 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1710   0.9500            1.6922 &   6.2943 f
  mprj/io_oeb[36] (net)                                  1   0.4443 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2943 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.1708   3.2585   0.9500  -0.0140   0.3494 &   6.6437 f
  data arrival time                                                                                                  6.6437

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3559 

  slack (with derating applied) (MET)                                                                     8.5437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8996 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6906 &   2.6765 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1423   0.9500            0.5741 &   3.2506 f
  mprj/o_q[135] (net)                                    2   0.0160 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0613   0.1423   0.9500  -0.0160  -0.0166 &   3.2340 f
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1608   0.9500            1.3422 &   4.5762 f
  mprj/o_q_dly[135] (net)                                1   0.0096 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0473   0.1608   0.9500  -0.0051  -0.0053 &   4.5709 f
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3726   0.9500            1.8109 &   6.3818 f
  mprj/io_out[36] (net)                                  1   0.4748 
  mprj/io_out[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3818 f
  io_out[36] (net) 
  io_out[36] (out)                                                   -0.3414   3.4527   0.9500  -0.0864   0.2721 &   6.6539 f
  data arrival time                                                                                                  6.6539

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3615 

  slack (with derating applied) (MET)                                                                     8.5539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9155 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &   0.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &   1.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6900 &   2.6760 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0896   0.9500            0.5356 &   3.2116 f
  mprj/o_q[172] (net)                                    1   0.0071 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0156   0.0896   0.9500  -0.0018  -0.0018 &   3.2098 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1611   0.9500            1.3249 &   4.5347 f
  mprj/o_q_dly[172] (net)                                2   0.0096 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1611   0.9500   0.0000   0.0001 &   4.5348 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4587   0.9500            1.8582 &   6.3930 f
  mprj/io_oeb[35] (net)                                  1   0.4870 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3930 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   3.5166   0.9500   0.0000   0.3498 &   6.7429 f
  data arrival time                                                                                                  6.7429

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3551 

  slack (with derating applied) (MET)                                                                     8.6429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9979 



1
