// ============================================================================
// shell_commands.h — app-shell binary-message framing + command dispatch.
//
// Wire framing (libcomm-level) lives in vendor/libcomm/opcodes.h:
//   OP_SHELL_EXEC  m2s  [request_id u16][command_id u16][args_message bytes]
//   OP_SHELL_REPLY s2m  [request_id u16][status u8     ][result_message bytes]
//
// args_message and result_message are command-specific binary messages with
// little-endian primitives, parsed in order. Variable-length sections use the
// count-prefixed pattern (e.g., num_channels:u8 channels:u8[num_channels]).
//
// This file is the GENERAL layer: cursor readers/writers, the dispatch table,
// and the CMD_ECHO seed. Domain-specific commands (GPIO/ADC/PWM/quadrature)
// live in their own files and register themselves into g_shell_cmds[].
// ============================================================================

#pragma once

#include <stdint.h>
#include <stdbool.h>

// ---------- binary-message cursor types -----------------------------------

typedef struct {
    const uint8_t* start;   // for sr_remaining()
    const uint8_t* p;       // read cursor
    const uint8_t* end;     // 1-past-end
    bool           overflow;
} shell_reader_t;

typedef struct {
    uint8_t*       start;   // for sw_len()
    uint8_t*       p;       // write cursor
    uint8_t*       end;     // 1-past-end (capacity boundary)
    bool           overflow;
} shell_writer_t;

void     sr_init     (shell_reader_t* r, const uint8_t* buf, uint16_t len);
uint8_t  sr_u8       (shell_reader_t* r);
uint16_t sr_u16      (shell_reader_t* r);
uint32_t sr_u32      (shell_reader_t* r);
void     sr_bytes    (shell_reader_t* r, uint8_t* out, uint16_t n);
uint16_t sr_remaining(const shell_reader_t* r);

void     sw_init     (shell_writer_t* w, uint8_t* buf, uint16_t cap);
void     sw_u8       (shell_writer_t* w, uint8_t  v);
void     sw_u16      (shell_writer_t* w, uint16_t v);
void     sw_u32      (shell_writer_t* w, uint32_t v);
void     sw_bytes    (shell_writer_t* w, const uint8_t* in, uint16_t n);
uint16_t sw_len      (const shell_writer_t* w);

// ---------- command dispatch ----------------------------------------------

// A command handler reads its args_message from *args, writes its
// result_message into *result, and returns a SHELL_STATUS_* value.
//
// Convention: if args parse fails (args->overflow becomes true), return
// SHELL_STATUS_BAD_ARGS. If the result writer overflows (would exceed
// libcomm payload), return SHELL_STATUS_RESULT_TOO_BIG. SHELL_STATUS_OK on
// success; other statuses for domain-specific failure modes.
typedef uint8_t (*shell_cmd_fn)(shell_reader_t* args, shell_writer_t* result);

typedef struct {
    uint16_t     command_id;
    const char*  name;        // for OP_DBG_LOG / debugging
    shell_cmd_fn fn;
} shell_cmd_entry_t;

extern const shell_cmd_entry_t g_shell_cmds[];
extern const uint8_t           g_shell_cmd_count;

// Returns NULL if command_id is not registered.
const shell_cmd_entry_t* shell_find_cmd(uint16_t command_id);

// ---------- general-layer command IDs -------------------------------------
// 0x0001..0x00FF reserved for the general layer (echo, ping, time, etc.).
// 0x0100+ for chip/role-specific commands (GPIO, ADC, PWM, quadrature, ...).

#define CMD_ECHO     ((uint16_t)0x0001)
#define CMD_SYSINFO  ((uint16_t)0x0002)

// ---------- chip-specific command IDs (0x0100..0x01FF: GPIO) --------------
// Pin coordinates on the wire are RAW (port:u8, pin:u8). Translation from
// board labels (e.g., Xiao "D2") to (port, pin) lives host-side — see
// linux/dongle_console/dongle_console.lua's resolve_pin().
//
// SAMD21 port:u8 — 0=PA, 1=PB. SAMD21G18A has groups PA (32 pins) + PB
// (32 pins, only some bonded out on the Xiao).

#define CMD_GPIO_CONFIG  ((uint16_t)0x0100)
#define CMD_GPIO_WRITE   ((uint16_t)0x0101)
#define CMD_GPIO_READ    ((uint16_t)0x0102)

// 0x0103..0x010F: DAC + ADC (SAMD21 functional HIL primitives).
#define CMD_DAC_WRITE         ((uint16_t)0x0103)
#define CMD_ADC_READ          ((uint16_t)0x0104)
#define CMD_DAC_WAVEFORM_WRITE ((uint16_t)0x0105)
#define CMD_DAC_STOP          ((uint16_t)0x0106)
#define CMD_ADC_CAPTURE       ((uint16_t)0x0107)

// 0x0108..0x0109: ADC->DAC follow mode (bench). Continuously sample one ADC
// input (hardware-averaged) and mirror it to the DAC (A0), interrupt-driven via
// TC3 (mutually exclusive with the DAC waveform generator). Start takes a user
// board label for the input pin; stop tears it down.
#define CMD_DAC_FOLLOW_START  ((uint16_t)0x0108)
#define CMD_DAC_FOLLOW_STOP   ((uint16_t)0x0109)

// 0x010A..0x010E: VACATED. Previously PWM (TCC0/WO0) and pulse counter
// (EIC→EVSYS→TC4 COUNT32). Removed when SAMD21 narrowed to safety/IO supervisor
// role — motor PWM is RA4M1 territory; pulse counting not part of the SAMD21
// supervisory contract. Opcode range left RESERVED-DO-NOT-REUSE so older
// dongle_console.lua copies will get SHELL_STATUS_UNKNOWN_CMD rather than
// silently re-dispatched to a different handler.

// 0x0120 — deliberate hang to verify layer-2 WDT recovery. Disables IRQs
// and spins forever. The WDT bites (~4 s) and the chip resets. Bench tool
// only; no reply frame is ever produced (the command never returns).
#define CMD_TEST_HANG         ((uint16_t)0x0120)

// 0x0120 is already taken by CMD_TEST_HANG above, so the chunked-file write
// commands take the next free 0x012x block (0x0123..0x0126). These let the Pi
// (USB-CDC host) WRITE named config files into the name-keyed config store,
// staged in the per-slot RAM shadow and flushed to flash by i2c_store_service.
//   CMD_FILE_BEGIN  args: name[4]        -> open a write to that slot
//   CMD_FILE_DATA   args: chunk bytes    -> append to the staged file
//   CMD_FILE_COMMIT args: (none)         -> finalize + queue flash commit
//   CMD_FILE_LIST   args: (none) -> result: count:u8 then per file {name[4], len:u8}
// Files >~120 B must be sent in multiple CMD_FILE_DATA chunks (COMM_PAYLOAD_MAX).
#define CMD_FILE_BEGIN        ((uint16_t)0x0123)
#define CMD_FILE_DATA         ((uint16_t)0x0124)
#define CMD_FILE_COMMIT       ((uint16_t)0x0125)
#define CMD_FILE_LIST         ((uint16_t)0x0126)
// USB->I2C-register bridge (test harness): proxy i2c_reg_read/write so a Python
// host on ttyACM drives every mode bank + FILE/store windows over USB.
//   CMD_REG_READ   [reg:u8]          -> [val:u8]
//   CMD_REG_WRITE  [reg:u8][val:u8]  -> ()
//   CMD_REG_READN  [reg:u8][n:u8]    -> [val:u8 x n]  (data-port streams, else reg auto-advances)
#define CMD_REG_READ          ((uint16_t)0x0127)
#define CMD_REG_WRITE         ((uint16_t)0x0128)
#define CMD_REG_READN         ((uint16_t)0x0129)

// 0x0140..0x014F: interlock framework foundation (slice 1).
// CMD_INTERLOCK_STATUS args: (empty)
//   reply: num_slots:u8 then per-slot {state:u8, id:u8, boot_counter:u8},
//          then crash_pc:u32, crash_lr:u32, crash_rstsr:u32, crashed_slot:u8.
// CMD_INTERLOCK_ARM_NOOP args: slot:u8  reply: (empty); SHELL_STATUS_BUSY if armed.
// CMD_INTERLOCK_DISARM    args: slot:u8  reply: (empty).
// Slice 2 will repurpose / extend with CMD_SET_INTERLOCK that takes a text-DSL
// configuration payload; for slice 1 we just need slot-lifecycle observability.
#define CMD_INTERLOCK_STATUS  ((uint16_t)0x0140)
#define CMD_INTERLOCK_ARM_NOOP ((uint16_t)0x0141)
#define CMD_INTERLOCK_DISARM  ((uint16_t)0x0142)
// Slice 2: CMD_INTERLOCK_SET takes [slot:u8 | dsl_text bytes]. Replies:
//   SHELL_STATUS_OK         → empty result
//   SHELL_STATUS_BAD_ARGS   → {parse_err:u8, offset_lo:u8, offset_hi:u8}
//   SHELL_STATUS_BUSY       → {0xFF marker} (slot armed or pin-claim conflict)
#define CMD_INTERLOCK_SET     ((uint16_t)0x0143)
// 7b piece 3: CMD_INTERLOCK_REPUSH args: (empty); reply: (empty). The dumb-slave
// re-push: re-emit the current interlock message (buffer 2) on the next poll. The
// Pi sends it ONLY to fill a reconciliation gap (index says tripped, no message);
// all the smarts are on the Pi — the slave just re-emits when poked.
#define CMD_INTERLOCK_REPUSH  ((uint16_t)0x0144)
// Slice 4 stack hardening: read peak observed stack depth + total budget +
// canary-tripped flag. Reply (5 B): hwm_bytes:u16, size_bytes:u16, tripped:u8
#define CMD_STACK_HWM         ((uint16_t)0x0050)

// 0x0130..0x0133: I2C master (SERCOM2 on D4=SDA / D5=SCL, 100 kHz).
// Statically initialised at boot via samd21_peripherals_init(); D4/D5 are
// hard-reserved from GPIO via pin_is_reserved(). Polling-mode in v1
// (no DMA / no ISR); layer-2 WDT catches bus hangs.
#define CMD_I2C_WRITE         ((uint16_t)0x0130)  // START + addr(W) + data[..] + STOP
#define CMD_I2C_READ          ((uint16_t)0x0131)  // START + addr(R) + read N + STOP
#define CMD_I2C_WRITE_READ    ((uint16_t)0x0132)  // write reg, repeated START, read N
#define CMD_I2C_SCAN          ((uint16_t)0x0133)  // probe 0x08..0x77, return ACK list

// 0x0150..0x015F: RS-485 passthrough (SERCOM4 9-bit MPCM on D6=TX / D7=RX).
// Always compiled into the dongle build as permanent diagnostics — my_addr=0xFF
// sniffer mode stays invaluable for bus debugging. Received frames are pushed
// asynchronously as OP_RS485_FRAME_RX (s2m), not returned in a shell reply.
// CMD_RS485_CONFIG     args: baud:u32, my_addr:u8, flags:u8   reply: empty
//   my_addr=0xFF -> sniffer/listen-all; baud=0 -> leave unchanged.
// CMD_RS485_SEND_FRAME args: addr:u8, payload:u8[0..120]      reply: empty
//   Emits 0xFF preamble + [addr|bit8] + [len] + payload on the wire.
#define CMD_RS485_CONFIG      ((uint16_t)0x0150)
#define CMD_RS485_SEND_FRAME  ((uint16_t)0x0151)
// CMD_RS485_STATS  args: none  reply: rx_words:u32, frames_ok:u32, crc_fail:u32,
//   overrun:u32  — bus-health counters for bring-up + production diagnostics.
#define CMD_RS485_STATS       ((uint16_t)0x0152)

// 0x0160..0x016F: bus management (bus_controller only — Pi registers the slave
// roster the BC autonomously polls). Stage 2 = roster + command surface; the
// poll engine that consumes the roster ships in Stage 3. See bus_roster.[ch]
// and docs/rs485-bus-protocol-bc2-bc3.md §5.
//   CMD_BUS_REGISTER_SLAVE   args: addr:u8, class_id:u32, flags:u8
//     reply: reason:u8 (BUS_REG_OK), roster_count:u8 on OK;
//     CMD_FAILED + reason:u8 (BUS_REG_FULL/DUP/BADADDR) otherwise.
//   CMD_BUS_UNREGISTER_SLAVE args: addr:u8       reply: roster_count:u8
//     (CMD_FAILED if addr absent).
//   CMD_BUS_LIST_SLAVES      args: none           reply: total:u8, shown:u8, then
//     `shown` rows {addr:u8, class_id:u32, flags:u8, state:u8, misses:u8,
//     last_seen_ms_ago:u16} (10 B/row). shown<total if the roster doesn't fit
//     in one COMM_PAYLOAD_MAX reply.
//   CMD_BUS_SET_POLL    args: poll_period_ms:u16, max_misses:u8, tcp_retries:u8
//     reply: empty.  Stored now; consumed by the Stage-3 poll engine.
//   CMD_BUS_POLL_ENABLE args: enable:u8           reply: empty.
//   CMD_BUS_CLEAR_ROSTER args: none               reply: empty.
#define CMD_BUS_REGISTER_SLAVE   ((uint16_t)0x0160)
#define CMD_BUS_UNREGISTER_SLAVE ((uint16_t)0x0161)
#define CMD_BUS_LIST_SLAVES      ((uint16_t)0x0162)
#define CMD_BUS_SET_POLL         ((uint16_t)0x0163)
#define CMD_BUS_POLL_ENABLE      ((uint16_t)0x0164)
#define CMD_BUS_CLEAR_ROSTER     ((uint16_t)0x0165)

// GPIO mode codes for CMD_GPIO_CONFIG.
#define GPIO_MODE_INPUT          0u
#define GPIO_MODE_OUTPUT         1u
#define GPIO_MODE_INPUT_PULLUP   2u
#define GPIO_MODE_INPUT_PULLDOWN 3u

// ---------- chip-specific dispatch table (linker plugin point) ------------
// Each chip provides its own g_chip_commands[] via these two symbols.
// shell_find_cmd() searches g_shell_cmds[] (general) first, then chip table.
// A chip with no specific commands can return NULL + 0.

extern const shell_cmd_entry_t* chip_commands_table(void);
extern uint8_t                  chip_commands_count(void);

// ---------- sysinfo plumbing ----------------------------------------------
// CMD_SYSINFO returns a snapshot of the chip's memory layout + runtime state.
// firmware_get_sysinfo() is implemented per chip in the chip's main.c (or a
// chip-specific helper). All bytes are in u32; KB-scale totals in u16 to
// keep the wire payload small.
//
// result_message wire layout (37 bytes, version=1):
//   version:u8 = 1
//   flash_total_kb:u16  flash_text_b:u32  flash_data_b:u32
//   ram_total_kb:u16    ram_bss_b:u32     ram_stack_b:u32
//   bump_capacity_b:u32 bump_peak_b:u32
//   uptime_ms:u32       cpu_clock_hz:u32

typedef struct {
    uint16_t flash_total_kb;   // chip's total flash capacity
    uint32_t flash_text_b;     // code + rodata + .ARM.exidx (the linker's _etext - origin)
    uint32_t flash_data_b;     // .data initializer in flash (same size in RAM)
    uint16_t ram_total_kb;     // chip's total SRAM
    uint32_t ram_bss_b;        // .bss size in RAM (uninitialized)
    uint32_t ram_stack_b;      // stack reserved (linker STACK_SIZE)
    uint32_t bump_capacity_b;  // s_engine bump allocator buffer size
    uint32_t bump_peak_b;      // bump allocator peak usage observed
    uint32_t uptime_ms;        // monotonic since boot
    uint32_t cpu_clock_hz;     // SystemCoreClock (CMSIS) or equivalent
} firmware_sysinfo_t;

void firmware_get_sysinfo(firmware_sysinfo_t* out);
