

Implementation tool: Xilinx Vivado v.2019.2
Project:             CalcGain_Zed
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Thu May 14 15:28:38 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:           74
LUT:            121
FF:             313
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.958
CP achieved post-implementation:    5.033
Timing met
