$date
	Tue Jun 01 20:39:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module testbench $end
$var wire 1 ! non_blk_b_out $end
$var wire 1 " non_blk_a_out $end
$var wire 1 # blk_b_out $end
$var wire 1 $ blk_a_out $end
$var reg 1 % a_in $end
$var reg 1 & b_in $end
$var reg 1 ' clk $end
$var reg 1 ( rst_n $end
$scope module blk1 $end
$var wire 1 % a_in $end
$var wire 1 $ a_out $end
$var wire 1 & b_in $end
$var wire 1 # b_out $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 1 ) a $end
$var reg 1 * b $end
$upscope $end
$scope module nonblk1 $end
$var wire 1 % a_in $end
$var wire 1 " a_out $end
$var wire 1 & b_in $end
$var wire 1 ! b_out $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 1 + a $end
$var reg 1 , b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#3100
1(
#6100
1!
1,
0"
0+
1#
1*
0$
0)
0'
0(
1&
0%
#6500
1'
#7000
0'
#7500
1'
#8000
0'
#8500
1'
#9000
0'
#9500
1'
#10000
0'
#10500
1(
1'
#11000
0'
#11500
0!
0,
1"
1+
1$
1)
1'
#12000
0'
#12500
1!
1,
0"
0+
1'
#13000
0'
#13500
0!
0,
1"
1+
1'
#14000
0'
#14500
1!
1,
0"
0+
1'
#15000
0'
#15500
0!
0,
1"
1+
1'
#16000
0'
#16500
1!
1,
0"
0+
1'
#17000
0!
0,
1"
1+
0#
0*
0(
0'
0&
1%
#17200
1(
#17500
1!
1,
0"
0+
0$
0)
1'
#18000
0'
#18500
0!
0,
1"
1+
1'
#19000
0'
#19500
1!
1,
0"
0+
1'
#20000
0'
#20500
0!
0,
1"
1+
1'
#21000
0'
#21500
1!
1,
0"
0+
1'
#22000
0'
#22200
