<?xml version="1.0" encoding="UTF-8" standalone="no"?> 

<!-- General board description: vendor, name, etc. -->
<board schema_version="2.1" vendor="miner.alinx.com.cn" name="ax7z020" display_name="AX7Z020 Development Board" url="https://alinx.com/en/detail/271" preset_file="preset.xml">

	<!-- Image of the board -->
	<images>
		<image name="ac7z020.jpg" display_name="AX7Z020 Development Board" sub_type="board">
			<description>AX7Z020 Development Board</description>
		</image>
	</images>
	
	<!-- Board PCB revision -->
	<compatible_board_revisions>
		<revision id="1">2.0</revision>
	</compatible_board_revisions>

	<!-- Board file revision -->
  	<file_version>1.0</file_version>

	<!-- Board description -->
  	<description>
	ALINX AX7021: with an AMD Zynq 7000 SoC XC7Z020 FPGA Development board, “SOM AC7021B system-on-module + Carrier Board”, which is convenient to use the SOM core board for secondary development. 
	It features embedded processing with Dual ARM Cortex-A9 core processors. 
	The AX7021 industrial FPGA board includes all the basic components of hardware, and pre-verified reference designs, the carrier board with 5*Gigabit Ethernet, 4*USB2.0, HDMI Output, Uart, SD Card Slot, 40-Pin Connectors (expansion opportunities with ALINX Module, such as AD/DA data acquisition module, camera and LCD module). The AX7021 FPGA Board is suitable for Multi-port high-speed data transmission, data processing and storage, video transmission processing and industrial control, etc.
	</description>

	<!-- Information about board components: fpga part, interfaces, etc. -->
	<components>
	
		<!-- FPGA part -->
		<component name="part0" display_name="AX7Z020" type="fpga" part_name="xc7z020clg400-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
			<description>FPGA part on the board</description>
      	
			<!-- Associated FPGA interfaces and IP cores -->
			<interfaces>

				<!-- Zynq 7000 processing system -->
		    	<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
		      		<preferred_ips>
		        		<preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
		      		</preferred_ips>
		    	</interface>

				<!-- User LEDs -->
				<interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="leds_4bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
								<pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
								<pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
								<pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

		  	</interfaces>
    	</component>

    	<!-- Zynq 7000 processing system -->
    	<component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	

		<!-- User LEDs: Red and Green (LED6) -->
		<component name="leds_4bits" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs, Active Low</description>
		</component>

	</components>

	<!-- Board jtag chains for all fpga parts -->
	<jtag_chains>

		<!-- Board jtag chains for part0 -->
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>

	</jtag_chains>

	<!-- Connections between component interfaces and physical pins described in part0_pins.xml -->
	<connections>	

		<!-- User LEDs-->
		<connection name="part0_leds_4bits" component1="part0" component2="leds_2bits">
			<connection_map name="part0_leds_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
		</connection>

  	</connections>

</board>
