

================================================================
== Vitis HLS Report for 'calc_angle_float_float_s'
================================================================
* Date:           Tue Apr  4 19:45:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.058 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.900 us|  0.900 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     180|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    17|       96|     687|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     260|    -|
|Register             |        -|     -|      845|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    17|      941|    1255|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |faddfsub_32ns_32ns_32_1_full_dsp_1_U118  |faddfsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|   0|  226|    0|
    |fdiv_32ns_32ns_32_2_no_dsp_1_U121        |fdiv_32ns_32ns_32_2_no_dsp_1        |        0|   0|   0|    0|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U119       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|   0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U120       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|   0|   77|    0|
    |frsqrt_32ns_32ns_32_2_full_dsp_1_U122    |frsqrt_32ns_32ns_32_2_full_dsp_1    |        0|   9|  96|  307|    0|
    +-----------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                    |                                    |        0|  17|  96|  687|    0|
    +-----------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |ret_V_1_fu_200_p2         |         +|   0|  0|  16|           9|           5|
    |ret_V_fu_164_p2           |         +|   0|  0|  16|           9|           5|
    |ap_condition_249          |       and|   0|  0|   2|           1|           1|
    |ap_condition_521          |       and|   0|  0|   2|           1|           1|
    |ap_condition_525          |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_1_fu_180_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln78_2_fu_206_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln78_3_fu_212_p2     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln78_fu_174_p2       |      icmp|   0|  0|  11|           9|           9|
    |or_ln78_1_fu_218_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln78_fu_186_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln299_1_fu_270_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln299_fu_263_p3    |    select|   0|  0|  30|           1|           1|
    |select_ln313_fu_256_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 180|          61|         100|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0                                 |   9|          2|    1|          2|
    |ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6      |   9|          2|   32|         64|
    |ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_tanThetaAdiv2_2_reg_48             |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69  |  14|          3|   32|         96|
    |grp_fu_100_p0                                           |  20|          4|   32|        128|
    |grp_fu_100_p1                                           |  20|          4|   32|        128|
    |grp_fu_106_p1                                           |  14|          3|   32|         96|
    |grp_fu_82_opcode                                        |  14|          3|    2|          6|
    |grp_fu_82_p0                                            |  20|          4|   32|        128|
    |grp_fu_82_p1                                            |  14|          3|   32|         96|
    |grp_fu_88_p0                                            |  20|          4|   32|        128|
    |grp_fu_88_p1                                            |  20|          4|   32|        128|
    |grp_fu_92_p0                                            |  14|          3|   32|         96|
    |grp_fu_92_p1                                            |  14|          3|   32|         96|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 260|         54|  452|       1421|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tanThetaAdiv2_2_reg_48             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tanThetaAdiv2_2_reg_48             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69  |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_346                               |  32|   0|   32|          0|
    |mul1_reg_341                                            |  32|   0|   32|          0|
    |or_ln78_1_reg_310                                       |   1|   0|    1|          0|
    |or_ln78_reg_299                                         |   1|   0|    1|          0|
    |p_Result_10_reg_314                                     |   1|   0|    1|          0|
    |p_Result_12_reg_331                                     |   1|   0|    1|          0|
    |p_Result_s_reg_303                                      |   1|   0|    1|          0|
    |reg_112                                                 |  32|   0|   32|          0|
    |reg_119                                                 |  32|   0|   32|          0|
    |sinThetaA_int_reg_335                                   |  32|   0|   32|          0|
    |tanThetaA_reg_319                                       |  32|   0|   32|          0|
    |tanThetaA_reg_319_pp0_iter1_reg                         |  32|   0|   32|          0|
    |tanThetaAdiv2_2_reg_48                                  |  32|   0|   32|          0|
    |tanThetaAdiv2_2_reg_48_pp0_iter3_reg                    |  32|   0|   32|          0|
    |x_assign_reg_326                                        |  32|   0|   32|          0|
    |or_ln78_1_reg_310                                       |  64|  32|    1|          0|
    |or_ln78_reg_299                                         |  64|  32|    1|          0|
    |p_Result_10_reg_314                                     |  64|  32|    1|          0|
    |p_Result_s_reg_303                                      |  64|  32|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 845| 128|  593|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------+-----+-----+------------+--------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  calc_angle<float, float>|  return value|
|A_0          |   in|   32|     ap_none|                       A_0|        scalar|
|A_1          |   in|   32|     ap_none|                       A_1|        scalar|
+-------------+-----+-----+------------+--------------------------+--------------+

