INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:03:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.977ns (22.093%)  route 3.445ns (77.907%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2064, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X41Y67         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/Q
                         net (fo=9, routed)           0.668     1.392    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.043     1.435 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_187/O
                         net (fo=1, routed)           0.392     1.827    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_187_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.043     1.870 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_128/O
                         net (fo=4, routed)           0.325     2.195    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_128_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I1_O)        0.043     2.238 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_67/O
                         net (fo=6, routed)           0.375     2.614    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_4
    SLICE_X28Y57         LUT4 (Prop_lut4_I0_O)        0.043     2.657 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_17/O
                         net (fo=1, routed)           0.000     2.657    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_17_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.844 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.844    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.893 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.893    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.997 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_7/O[0]
                         net (fo=1, routed)           0.262     3.259    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[8]
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.120     3.379 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_8/O
                         net (fo=33, routed)          0.311     3.690    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_8_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.043     3.733 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_5/O
                         net (fo=1, routed)           0.429     4.161    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_5_n_0
    SLICE_X25Y57         LUT5 (Prop_lut5_I2_O)        0.043     4.204 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.163     4.368    lsq2/handshake_lsq_lsq2_core/ldq_issue_5_q_i_2_n_0
    SLICE_X25Y56         LUT5 (Prop_lut5_I4_O)        0.043     4.411 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.520     4.930    lsq2/handshake_lsq_lsq2_core/p_25_in
    SLICE_X29Y52         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2064, unset)         0.483     3.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X29Y52         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X29Y52         FDRE (Setup_fdre_C_CE)      -0.194     2.953    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 -1.977    




