<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : tsmc_tsel_2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : tsmc_tsel_2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r.html">Component : ALT_SYSMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> </td></tr>
<tr>
<td align="left">[6:4] </td><td align="left">RW </td><td align="left">0x4 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> </td></tr>
<tr>
<td align="left">[11:10] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> </td></tr>
<tr>
<td align="left">[14:12] </td><td align="left">RW </td><td align="left">0x4 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> </td></tr>
<tr>
<td align="left">[19:18] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> </td></tr>
<tr>
<td align="left">[22:20] </td><td align="left">RW </td><td align="left">0x4 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> </td></tr>
<tr>
<td align="left">[25:24] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> </td></tr>
<tr>
<td align="left">[27:26] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> </td></tr>
<tr>
<td align="left">[30:28] </td><td align="left">RW </td><td align="left">0x4 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandecc_wct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd7b012e2c5d710992f904c3c2447f78"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga941c1fd1ebe422c1d1181881dae975e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga941c1fd1ebe422c1d1181881dae975e4">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga941c1fd1ebe422c1d1181881dae975e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5b5e990560be0edf23e59c3f2bccbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9d5b5e990560be0edf23e59c3f2bccbf">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9d5b5e990560be0edf23e59c3f2bccbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3bfe2cbde99bf14a14539cfa3ca52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga20b3bfe2cbde99bf14a14539cfa3ca52">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga20b3bfe2cbde99bf14a14539cfa3ca52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c30d6593b08e2cfc47ca9503aab8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga92c30d6593b08e2cfc47ca9503aab8e1">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_SET_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga92c30d6593b08e2cfc47ca9503aab8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a535b40de1bd29bb515e0c1356170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga222a535b40de1bd29bb515e0c1356170">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_CLR_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga222a535b40de1bd29bb515e0c1356170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ba5ca0c0b27983aa908e254fe6d68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga58ba5ca0c0b27983aa908e254fe6d68f">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga58ba5ca0c0b27983aa908e254fe6d68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e958e2108b1aa73469b0acffdc02712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0e958e2108b1aa73469b0acffdc02712">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td></tr>
<tr class="separator:ga0e958e2108b1aa73469b0acffdc02712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05b4fa500652106a0ad3282fbb4e661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf05b4fa500652106a0ad3282fbb4e661">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td></tr>
<tr class="separator:gaf05b4fa500652106a0ad3282fbb4e661"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandecc_rct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee4bb7101bb10c0f326f2640d9ecc6bc"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaea0aa9c53e8dbcee193b44784e5b1890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaea0aa9c53e8dbcee193b44784e5b1890">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaea0aa9c53e8dbcee193b44784e5b1890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d47487b289c0554ba7613b2d3b9d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf0d47487b289c0554ba7613b2d3b9d24">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf0d47487b289c0554ba7613b2d3b9d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7727f8a6dc28e6a19b3927299cfa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gabe7727f8a6dc28e6a19b3927299cfa95">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabe7727f8a6dc28e6a19b3927299cfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9493b7d151b12f76b91dc40d3f530b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9493b7d151b12f76b91dc40d3f530b25">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_SET_MSK</a>&#160;&#160;&#160;0x0000000c</td></tr>
<tr class="separator:ga9493b7d151b12f76b91dc40d3f530b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9979aef3f18281d3b5348c94a5fec521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9979aef3f18281d3b5348c94a5fec521">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff3</td></tr>
<tr class="separator:ga9979aef3f18281d3b5348c94a5fec521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6877a1bda88f08a42ab0076e6315650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga6877a1bda88f08a42ab0076e6315650e">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga6877a1bda88f08a42ab0076e6315650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059f1a3cf6b239c3dfbb4d361462f7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga059f1a3cf6b239c3dfbb4d361462f7a9">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td></tr>
<tr class="separator:ga059f1a3cf6b239c3dfbb4d361462f7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80670d5c7e36826643ecd08148553af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab80670d5c7e36826643ecd08148553af">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td></tr>
<tr class="separator:gab80670d5c7e36826643ecd08148553af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandecc_kp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbd2b0c04fe8c3ef7435fb26f57c6ec6"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa287c4fc32063c8a8ab6a4f96d0c97c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaa287c4fc32063c8a8ab6a4f96d0c97c7">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa287c4fc32063c8a8ab6a4f96d0c97c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33745ae86b8d358801242877e934143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf33745ae86b8d358801242877e934143">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf33745ae86b8d358801242877e934143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2b9625b216c0e9826f53d57b533ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gada2b9625b216c0e9826f53d57b533ff0">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gada2b9625b216c0e9826f53d57b533ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ab47d851ca3cce0c7def16075b6995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gac0ab47d851ca3cce0c7def16075b6995">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_SET_MSK</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="separator:gac0ab47d851ca3cce0c7def16075b6995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98b7ae2fea632cffb4e7d239a5b9f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gae98b7ae2fea632cffb4e7d239a5b9f1b">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_CLR_MSK</a>&#160;&#160;&#160;0xffffff8f</td></tr>
<tr class="separator:gae98b7ae2fea632cffb4e7d239a5b9f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae556a16d436e41ac36e41e4520146825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gae556a16d436e41ac36e41e4520146825">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_RESET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gae556a16d436e41ac36e41e4520146825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf869ee579c3dced98f8cfc355804e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaccf869ee579c3dced98f8cfc355804e9">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000070) &gt;&gt; 4)</td></tr>
<tr class="separator:gaccf869ee579c3dced98f8cfc355804e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109c0bda7735020221bf769f6595f998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga109c0bda7735020221bf769f6595f998">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000070)</td></tr>
<tr class="separator:ga109c0bda7735020221bf769f6595f998"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandecc_tm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp99616a69850908639d72e86ffc35088e"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0e4c8a2cea43f94469752001f89ea7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0e4c8a2cea43f94469752001f89ea7d6">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0e4c8a2cea43f94469752001f89ea7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b95be3c610bfcef47e6e7b887067c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gac7b95be3c610bfcef47e6e7b887067c0">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac7b95be3c610bfcef47e6e7b887067c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f987a9102fe901c6c3fc085438032e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga70f987a9102fe901c6c3fc085438032e">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga70f987a9102fe901c6c3fc085438032e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef35a9f936854d54f73ea4926c85c181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaef35a9f936854d54f73ea4926c85c181">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gaef35a9f936854d54f73ea4926c85c181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965faf6dc94d8b847b4d34b6dfc4d74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga965faf6dc94d8b847b4d34b6dfc4d74b">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga965faf6dc94d8b847b4d34b6dfc4d74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207e8572f7ccaf0d8a1babdcc5deaa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga207e8572f7ccaf0d8a1babdcc5deaa1e">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga207e8572f7ccaf0d8a1babdcc5deaa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472e3b162fbb9a30c984ce4302c03f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga6472e3b162fbb9a30c984ce4302c03f9">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga6472e3b162fbb9a30c984ce4302c03f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb4a85fe0ce93078898b52e6b1d0d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4fb4a85fe0ce93078898b52e6b1d0d80">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga4fb4a85fe0ce93078898b52e6b1d0d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandwr_wct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8d9afa5af84453a9c01f78b4dc7090a8"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf22c0d7dd5483bfe2a1257683cd71b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf22c0d7dd5483bfe2a1257683cd71b8f">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf22c0d7dd5483bfe2a1257683cd71b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b02deff0f037f3561358293f59e670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga02b02deff0f037f3561358293f59e670">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga02b02deff0f037f3561358293f59e670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0d95d7210b6d78b0895a69ba7c544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4a0d95d7210b6d78b0895a69ba7c544b">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4a0d95d7210b6d78b0895a69ba7c544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c3b948c5e36c4f9cce63dc0827dade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga77c3b948c5e36c4f9cce63dc0827dade">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_SET_MSK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ga77c3b948c5e36c4f9cce63dc0827dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f6fda79dd6f8ee41e5e11b91ddaacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga97f6fda79dd6f8ee41e5e11b91ddaacb">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_CLR_MSK</a>&#160;&#160;&#160;0xfffffcff</td></tr>
<tr class="separator:ga97f6fda79dd6f8ee41e5e11b91ddaacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9854b34cd4db054acb3e03c381fefa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gafb9854b34cd4db054acb3e03c381fefa">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gafb9854b34cd4db054acb3e03c381fefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9303303fb9711c97e5b9c87f913a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga6c9303303fb9711c97e5b9c87f913a1b">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6c9303303fb9711c97e5b9c87f913a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f49228f75dd2b44618b6e00ee975a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga1f49228f75dd2b44618b6e00ee975a5b">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td></tr>
<tr class="separator:ga1f49228f75dd2b44618b6e00ee975a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandwr_rct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp823f766569262679a9777e887062a88d"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1906847dc76416efa5073a479ccc2009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga1906847dc76416efa5073a479ccc2009">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga1906847dc76416efa5073a479ccc2009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c17fc4662a8915a5fc42f63528ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab9c17fc4662a8915a5fc42f63528ca08">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab9c17fc4662a8915a5fc42f63528ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2ac7cfc8b94205746adc3ca2ffc64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaad2ac7cfc8b94205746adc3ca2ffc64d">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaad2ac7cfc8b94205746adc3ca2ffc64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4448bbf6a51c1658c7fece9d35d507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4a4448bbf6a51c1658c7fece9d35d507">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_SET_MSK</a>&#160;&#160;&#160;0x00000c00</td></tr>
<tr class="separator:ga4a4448bbf6a51c1658c7fece9d35d507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3d99cdfc46e8cb607903ffbbe65099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4a3d99cdfc46e8cb607903ffbbe65099">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_CLR_MSK</a>&#160;&#160;&#160;0xfffff3ff</td></tr>
<tr class="separator:ga4a3d99cdfc46e8cb607903ffbbe65099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d1a4f9003e384e7e2a4e1d46589a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga76d1a4f9003e384e7e2a4e1d46589a42">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga76d1a4f9003e384e7e2a4e1d46589a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17ea752e8d886db4b827dbb0631c053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gae17ea752e8d886db4b827dbb0631c053">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000c00) &gt;&gt; 10)</td></tr>
<tr class="separator:gae17ea752e8d886db4b827dbb0631c053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e6a681c02ae88e66105f81aae72e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga40e6a681c02ae88e66105f81aae72e5b">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000c00)</td></tr>
<tr class="separator:ga40e6a681c02ae88e66105f81aae72e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandwr_kp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpac7f64fd165b11dd97d91f99f0102969"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2c368a14af0ebd4990e9f07c6b9e9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga2c368a14af0ebd4990e9f07c6b9e9235">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2c368a14af0ebd4990e9f07c6b9e9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5793ed99c61abcdfeb519b1e251e2902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga5793ed99c61abcdfeb519b1e251e2902">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga5793ed99c61abcdfeb519b1e251e2902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501aa7674af9293a074c1ac754df2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga501aa7674af9293a074c1ac754df2e01">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga501aa7674af9293a074c1ac754df2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fe0c786d403aa2634b05deebba193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga13fe0c786d403aa2634b05deebba193b">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_SET_MSK</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr class="separator:ga13fe0c786d403aa2634b05deebba193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cc4ac34b4e6f9304347bb67af5f7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab9cc4ac34b4e6f9304347bb67af5f7af">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_CLR_MSK</a>&#160;&#160;&#160;0xffff8fff</td></tr>
<tr class="separator:gab9cc4ac34b4e6f9304347bb67af5f7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658886aeb0f3a19b1c6fe332a20e0e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga658886aeb0f3a19b1c6fe332a20e0e85">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_RESET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga658886aeb0f3a19b1c6fe332a20e0e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ce653878a76255c1f320769bc5d066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga01ce653878a76255c1f320769bc5d066">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga01ce653878a76255c1f320769bc5d066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e28d9205081bd778eb9d88bb90c7eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0e28d9205081bd778eb9d88bb90c7eba">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00007000)</td></tr>
<tr class="separator:ga0e28d9205081bd778eb9d88bb90c7eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandwr_tm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp87d6cd6ef28ee669226389424a0ed3e4"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0bf66f3bef5a504d669117ffd8196f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0bf66f3bef5a504d669117ffd8196f5e">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga0bf66f3bef5a504d669117ffd8196f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf016c1646dcf0b87249c224e60ae0ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf016c1646dcf0b87249c224e60ae0ef0">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaf016c1646dcf0b87249c224e60ae0ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1dac3281bca8b9b92bd203c6cb536f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gacf1dac3281bca8b9b92bd203c6cb536f">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacf1dac3281bca8b9b92bd203c6cb536f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1652b719e4f0372d303c20d723194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gada1652b719e4f0372d303c20d723194c">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gada1652b719e4f0372d303c20d723194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82419224a00b700d32f8409a71e1322e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga82419224a00b700d32f8409a71e1322e">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga82419224a00b700d32f8409a71e1322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fa807a344fb27c66d0bfe02a6144d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad2fa807a344fb27c66d0bfe02a6144d5">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad2fa807a344fb27c66d0bfe02a6144d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d6835c51d9daa621f0ae41d5a6b0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga84d6835c51d9daa621f0ae41d5a6b0e7">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga84d6835c51d9daa621f0ae41d5a6b0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d32ca1790d16d032b7943923d5ea81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad1d32ca1790d16d032b7943923d5ea81">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:gad1d32ca1790d16d032b7943923d5ea81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandrd_wct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe314961942a9a2de7b2404b0a13f8a39"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0e8632d9523f58de85f357a2fbe679ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0e8632d9523f58de85f357a2fbe679ce">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0e8632d9523f58de85f357a2fbe679ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3c92747c8373929f3f59ef6c331d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9f3c92747c8373929f3f59ef6c331d97">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga9f3c92747c8373929f3f59ef6c331d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa08b454e6944f580db48162f9876e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0aa08b454e6944f580db48162f9876e3">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0aa08b454e6944f580db48162f9876e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38edbf60d5cf8ab08bb0116bbd0cc533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga38edbf60d5cf8ab08bb0116bbd0cc533">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_SET_MSK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:ga38edbf60d5cf8ab08bb0116bbd0cc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7cfec9915cc4e7cec6ed0b376772056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad7cfec9915cc4e7cec6ed0b376772056">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_CLR_MSK</a>&#160;&#160;&#160;0xfffcffff</td></tr>
<tr class="separator:gad7cfec9915cc4e7cec6ed0b376772056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6536eedafa66648de4b24f1fcf0d7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad6536eedafa66648de4b24f1fcf0d7f7">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gad6536eedafa66648de4b24f1fcf0d7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9b83188cc03c897161df0dfcf45320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga8c9b83188cc03c897161df0dfcf45320">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga8c9b83188cc03c897161df0dfcf45320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620d68b3a4bf965af9c56382b69d184a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga620d68b3a4bf965af9c56382b69d184a">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td></tr>
<tr class="separator:ga620d68b3a4bf965af9c56382b69d184a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandrd_rct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe46b441d235143bf19ee73d7eac51eaa"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadf750ea8b3e8fa52278377be72f3e31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gadf750ea8b3e8fa52278377be72f3e31f">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gadf750ea8b3e8fa52278377be72f3e31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d983dfa4ef4b77f5ed38b388440e1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga8d983dfa4ef4b77f5ed38b388440e1a1">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga8d983dfa4ef4b77f5ed38b388440e1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35683119fbc39bfabd6c06675bd0910a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga35683119fbc39bfabd6c06675bd0910a">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga35683119fbc39bfabd6c06675bd0910a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb43dedb4995233df6343939e7652131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gabb43dedb4995233df6343939e7652131">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_SET_MSK</a>&#160;&#160;&#160;0x000c0000</td></tr>
<tr class="separator:gabb43dedb4995233df6343939e7652131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50bfe322d1c62dad69980234b8fea45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab50bfe322d1c62dad69980234b8fea45">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_CLR_MSK</a>&#160;&#160;&#160;0xfff3ffff</td></tr>
<tr class="separator:gab50bfe322d1c62dad69980234b8fea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9ddb3ab6445e177fb659ccf0a0ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaffd9ddb3ab6445e177fb659ccf0a0ffa">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaffd9ddb3ab6445e177fb659ccf0a0ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a83d6d16f531b5ab994375c54e692a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0a83d6d16f531b5ab994375c54e692a9">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000c0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga0a83d6d16f531b5ab994375c54e692a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7e87b0657f25901e1327e96dab840a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga7f7e87b0657f25901e1327e96dab840a">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x000c0000)</td></tr>
<tr class="separator:ga7f7e87b0657f25901e1327e96dab840a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandrd_kp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp540938587131bde668c1f9a813179681"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7a227459c0c3fa6c5aad06e0d0fed520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga7a227459c0c3fa6c5aad06e0d0fed520">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga7a227459c0c3fa6c5aad06e0d0fed520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb49a8bb9cd4b1f2cfc71840253b6365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaeb49a8bb9cd4b1f2cfc71840253b6365">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaeb49a8bb9cd4b1f2cfc71840253b6365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bfdc995831f4edf437289a4cc3f0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga09bfdc995831f4edf437289a4cc3f0d9">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga09bfdc995831f4edf437289a4cc3f0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023fef5170a0c2fa8ea18e643666ca1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga023fef5170a0c2fa8ea18e643666ca1a">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_SET_MSK</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:ga023fef5170a0c2fa8ea18e643666ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffecd38c3b8ab701ba17eaa24b2b88d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaffecd38c3b8ab701ba17eaa24b2b88d8">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_CLR_MSK</a>&#160;&#160;&#160;0xff8fffff</td></tr>
<tr class="separator:gaffecd38c3b8ab701ba17eaa24b2b88d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfd6c0c3d47345142dc8f9337e6b2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga5bfd6c0c3d47345142dc8f9337e6b2d8">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_RESET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga5bfd6c0c3d47345142dc8f9337e6b2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d110616a6a4c9f8e288228ee7b7b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga16d110616a6a4c9f8e288228ee7b7b09">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00700000) &gt;&gt; 20)</td></tr>
<tr class="separator:ga16d110616a6a4c9f8e288228ee7b7b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e6de9d65bea3d142f8f3ff47c52646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad8e6de9d65bea3d142f8f3ff47c52646">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00700000)</td></tr>
<tr class="separator:gad8e6de9d65bea3d142f8f3ff47c52646"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nandrd_tm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5cae4f75278aa597e36e962d8942197e"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4e4522a6e66f19916b97ab8905eb04f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4e4522a6e66f19916b97ab8905eb04f4">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_LSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga4e4522a6e66f19916b97ab8905eb04f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f6c088d4ed35f89fd7b891213a3ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga15f6c088d4ed35f89fd7b891213a3ed1">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga15f6c088d4ed35f89fd7b891213a3ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04129b451052e804a7920e4095461b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab04129b451052e804a7920e4095461b6">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab04129b451052e804a7920e4095461b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08d07f6667de9b6e1720c645a17aef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gac08d07f6667de9b6e1720c645a17aef4">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_SET_MSK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:gac08d07f6667de9b6e1720c645a17aef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956ff711823b4570d5dce4fdd55f62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gae956ff711823b4570d5dce4fdd55f62c">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_CLR_MSK</a>&#160;&#160;&#160;0xff7fffff</td></tr>
<tr class="separator:gae956ff711823b4570d5dce4fdd55f62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61388398a82bf1fdd576991daa101c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga61388398a82bf1fdd576991daa101c70">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga61388398a82bf1fdd576991daa101c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4b5951fd1df08deb65044da3a55e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3b4b5951fd1df08deb65044da3a55e9f">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00800000) &gt;&gt; 23)</td></tr>
<tr class="separator:ga3b4b5951fd1df08deb65044da3a55e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9c37ed0eb04ebb4e6f8030e6e60f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga5a9c37ed0eb04ebb4e6f8030e6e60f88">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 23) &amp; 0x00800000)</td></tr>
<tr class="separator:ga5a9c37ed0eb04ebb4e6f8030e6e60f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : sdmmc_wct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03605491b7b445f46b8b49947b06a0f5"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3d5c82654e5c371995b50a06e28ac2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3d5c82654e5c371995b50a06e28ac2b1">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3d5c82654e5c371995b50a06e28ac2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09bc2928c50a90f1a78b93531438c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gac09bc2928c50a90f1a78b93531438c68">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gac09bc2928c50a90f1a78b93531438c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074a94e1f116411b30b570c195fb88bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga074a94e1f116411b30b570c195fb88bc">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga074a94e1f116411b30b570c195fb88bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9155f03f9faea4c80599cd171c9661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3e9155f03f9faea4c80599cd171c9661">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_SET_MSK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr class="separator:ga3e9155f03f9faea4c80599cd171c9661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7412ab8512d760a2901f2257a5529c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab7412ab8512d760a2901f2257a5529c4">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_CLR_MSK</a>&#160;&#160;&#160;0xfcffffff</td></tr>
<tr class="separator:gab7412ab8512d760a2901f2257a5529c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1cc92f065d78c536149a34740d3cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaec1cc92f065d78c536149a34740d3cbe">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaec1cc92f065d78c536149a34740d3cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fb3cdb28341314ef55f1339cf6ff62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga99fb3cdb28341314ef55f1339cf6ff62">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x03000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga99fb3cdb28341314ef55f1339cf6ff62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0df7838d976dc533ce4f1f61cedd96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9b0df7838d976dc533ce4f1f61cedd96">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x03000000)</td></tr>
<tr class="separator:ga9b0df7838d976dc533ce4f1f61cedd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : sdmmc_rct </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2a55a565392e947977f3c65c87f2cfb7"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab971962b1230c8200cc4eae444222146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab971962b1230c8200cc4eae444222146">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gab971962b1230c8200cc4eae444222146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ad5180efa2cacb236fda02688c82e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab4ad5180efa2cacb236fda02688c82e3">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_MSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gab4ad5180efa2cacb236fda02688c82e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3852e7b02c9294762b24a8db50135636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3852e7b02c9294762b24a8db50135636">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3852e7b02c9294762b24a8db50135636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d55eec737be288ae1538a409f6ea94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga48d55eec737be288ae1538a409f6ea94">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_SET_MSK</a>&#160;&#160;&#160;0x0c000000</td></tr>
<tr class="separator:ga48d55eec737be288ae1538a409f6ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e62245d01fb8e99136bfe905f2a2429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga4e62245d01fb8e99136bfe905f2a2429">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_CLR_MSK</a>&#160;&#160;&#160;0xf3ffffff</td></tr>
<tr class="separator:ga4e62245d01fb8e99136bfe905f2a2429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419dc4b45fbdb5c140f66ce9001a9adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga419dc4b45fbdb5c140f66ce9001a9adb">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga419dc4b45fbdb5c140f66ce9001a9adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6596a8d938c166f964adad0a4389e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gadc6596a8d938c166f964adad0a4389e1">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0c000000) &gt;&gt; 26)</td></tr>
<tr class="separator:gadc6596a8d938c166f964adad0a4389e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702890397c64ad1c05d48ed024bf5432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga702890397c64ad1c05d48ed024bf5432">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x0c000000)</td></tr>
<tr class="separator:ga702890397c64ad1c05d48ed024bf5432"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : sdmmc_kp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp670fab88aa7d7746f140088291578358"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga502c1cbc53db5fa942dabf857118df87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga502c1cbc53db5fa942dabf857118df87">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_LSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga502c1cbc53db5fa942dabf857118df87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21f6ade16ad99402300f3fda146dbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gad21f6ade16ad99402300f3fda146dbb0">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gad21f6ade16ad99402300f3fda146dbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa980bdd997a6a1c69be8b4e33bde50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9aa980bdd997a6a1c69be8b4e33bde50">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9aa980bdd997a6a1c69be8b4e33bde50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc2356b2c0b18d7cd089dacc78b99e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga0bc2356b2c0b18d7cd089dacc78b99e7">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_SET_MSK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ga0bc2356b2c0b18d7cd089dacc78b99e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f4c28c7f18ce88be1f1daff4fde14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaf8f4c28c7f18ce88be1f1daff4fde14f">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_CLR_MSK</a>&#160;&#160;&#160;0x8fffffff</td></tr>
<tr class="separator:gaf8f4c28c7f18ce88be1f1daff4fde14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fdc328bb5ae1b066e95c4da6fb4df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gae3fdc328bb5ae1b066e95c4da6fb4df6">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_RESET</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gae3fdc328bb5ae1b066e95c4da6fb4df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92df6502074b81e5d30407fc1341b856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga92df6502074b81e5d30407fc1341b856">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x70000000) &gt;&gt; 28)</td></tr>
<tr class="separator:ga92df6502074b81e5d30407fc1341b856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65ec1cde86ce7c9434da27a3cdcc14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gab65ec1cde86ce7c9434da27a3cdcc14c">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x70000000)</td></tr>
<tr class="separator:gab65ec1cde86ce7c9434da27a3cdcc14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : sdmmc_tm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9b2fb06bc20bde241c8ea316536265f5"></a><a class="anchor" id="ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga53ad483cb2c8c87e1ea31a849a27fd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga53ad483cb2c8c87e1ea31a849a27fd37">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_LSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga53ad483cb2c8c87e1ea31a849a27fd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1750717cf18ee0f930f0eb604ee17c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga1750717cf18ee0f930f0eb604ee17c1b">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga1750717cf18ee0f930f0eb604ee17c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafb2b0efc96292c2a561445709aed5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gafafb2b0efc96292c2a561445709aed5e">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafafb2b0efc96292c2a561445709aed5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d26f2c8ec1b07c99a707ef7750a296b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga9d26f2c8ec1b07c99a707ef7750a296b">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_SET_MSK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga9d26f2c8ec1b07c99a707ef7750a296b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1b30208f2af6a8d88c0ff118519d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga6a1b30208f2af6a8d88c0ff118519d8a">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_CLR_MSK</a>&#160;&#160;&#160;0x7fffffff</td></tr>
<tr class="separator:ga6a1b30208f2af6a8d88c0ff118519d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb61c26eccb867a388d36266b37d83b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gacb61c26eccb867a388d36266b37d83b1">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacb61c26eccb867a388d36266b37d83b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb849069434f9e51c9ab4b42e404d5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gadb849069434f9e51c9ab4b42e404d5fe">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td></tr>
<tr class="separator:gadb849069434f9e51c9ab4b42e404d5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9c39724b1f9fe5acc3c731510b4f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gabf9c39724b1f9fe5acc3c731510b4f07">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td></tr>
<tr class="separator:gabf9c39724b1f9fe5acc3c731510b4f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s">ALT_SYSMGR_TSMC_TSEL_2_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa5a5eae1a07203adcb848416d54737dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#gaa5a5eae1a07203adcb848416d54737dd">ALT_SYSMGR_TSMC_TSEL_2_RESET</a>&#160;&#160;&#160;0x4a4a4a4a</td></tr>
<tr class="separator:gaa5a5eae1a07203adcb848416d54737dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca2e41e340149686b8880d71041daac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga2ca2e41e340149686b8880d71041daac">ALT_SYSMGR_TSMC_TSEL_2_OFST</a>&#160;&#160;&#160;0x108</td></tr>
<tr class="separator:ga2ca2e41e340149686b8880d71041daac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3fa087e5079acc8a91bbcc49449238a0"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s">ALT_SYSMGR_TSMC_TSEL_2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3fa087e5079acc8a91bbcc49449238a0">ALT_SYSMGR_TSMC_TSEL_2_t</a></td></tr>
<tr class="separator:ga3fa087e5079acc8a91bbcc49449238a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s" id="struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_TSMC_TSEL_2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html">ALT_SYSMGR_TSMC_TSEL_2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acbc842e025ad9690f1ee546314b73f0e"></a>uint32_t</td>
<td class="fieldname">
nandecc_wct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4e0463b4cce0c7c74f78911729e0cb12"></a>uint32_t</td>
<td class="fieldname">
nandecc_rct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6314190216536e919d920e95861a0896"></a>uint32_t</td>
<td class="fieldname">
nandecc_kp: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2c3c187a3e60218885f7967bc7fd98a2"></a>uint32_t</td>
<td class="fieldname">
nandecc_tm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24eaaef818f16813b03b9deecffea88b"></a>uint32_t</td>
<td class="fieldname">
nandwr_wct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a474dd454cc2f85d3f8381001228cff16"></a>uint32_t</td>
<td class="fieldname">
nandwr_rct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbafc23579526bd5bab6e8822198bf24"></a>uint32_t</td>
<td class="fieldname">
nandwr_kp: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1cd771dffb771d4994e35e28187c7cba"></a>uint32_t</td>
<td class="fieldname">
nandwr_tm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa68709f593ccb185e86b8532178de38e"></a>uint32_t</td>
<td class="fieldname">
nandrd_wct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9550723ce69cef984a8129c80cc55857"></a>uint32_t</td>
<td class="fieldname">
nandrd_rct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3d4962347470b977255cbd0d5d9c7a58"></a>uint32_t</td>
<td class="fieldname">
nandrd_kp: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9657a2c771e52b4c8b7b80197d0187a0"></a>uint32_t</td>
<td class="fieldname">
nandrd_tm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af31b8804def569c9c76b6e8c9202515c"></a>uint32_t</td>
<td class="fieldname">
sdmmc_wct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af7601ebe890c759f1f5de76809e4c1f7"></a>uint32_t</td>
<td class="fieldname">
sdmmc_rct: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1e8ca2ac1bdcc0557270ef98a3e391c3"></a>uint32_t</td>
<td class="fieldname">
sdmmc_kp: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a515001a2c196d113d670f75bd4de6e03"></a>uint32_t</td>
<td class="fieldname">
sdmmc_tm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga941c1fd1ebe422c1d1181881dae975e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d5b5e990560be0edf23e59c3f2bccbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20b3bfe2cbde99bf14a14539cfa3ca52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92c30d6593b08e2cfc47ca9503aab8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_SET_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga222a535b40de1bd29bb515e0c1356170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_CLR_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga58ba5ca0c0b27983aa908e254fe6d68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e958e2108b1aa73469b0acffdc02712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf05b4fa500652106a0ad3282fbb4e661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_WCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaea0aa9c53e8dbcee193b44784e5b1890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf0d47487b289c0554ba7613b2d3b9d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe7727f8a6dc28e6a19b3927299cfa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9493b7d151b12f76b91dc40d3f530b25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_SET_MSK&#160;&#160;&#160;0x0000000c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9979aef3f18281d3b5348c94a5fec521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_CLR_MSK&#160;&#160;&#160;0xfffffff3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6877a1bda88f08a42ab0076e6315650e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga059f1a3cf6b239c3dfbb4d361462f7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab80670d5c7e36826643ecd08148553af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_RCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa287c4fc32063c8a8ab6a4f96d0c97c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf33745ae86b8d358801242877e934143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada2b9625b216c0e9826f53d57b533ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0ab47d851ca3cce0c7def16075b6995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_SET_MSK&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae98b7ae2fea632cffb4e7d239a5b9f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_CLR_MSK&#160;&#160;&#160;0xffffff8f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae556a16d436e41ac36e41e4520146825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_RESET&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccf869ee579c3dced98f8cfc355804e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000070) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga109c0bda7735020221bf769f6595f998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_KP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0e4c8a2cea43f94469752001f89ea7d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac7b95be3c610bfcef47e6e7b887067c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga70f987a9102fe901c6c3fc085438032e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef35a9f936854d54f73ea4926c85c181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga965faf6dc94d8b847b4d34b6dfc4d74b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga207e8572f7ccaf0d8a1babdcc5deaa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6472e3b162fbb9a30c984ce4302c03f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4fb4a85fe0ce93078898b52e6b1d0d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDECC_TM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf22c0d7dd5483bfe2a1257683cd71b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02b02deff0f037f3561358293f59e670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a0d95d7210b6d78b0895a69ba7c544b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77c3b948c5e36c4f9cce63dc0827dade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_SET_MSK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga97f6fda79dd6f8ee41e5e11b91ddaacb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_CLR_MSK&#160;&#160;&#160;0xfffffcff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafb9854b34cd4db054acb3e03c381fefa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c9303303fb9711c97e5b9c87f913a1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1f49228f75dd2b44618b6e00ee975a5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_WCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1906847dc76416efa5073a479ccc2009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9c17fc4662a8915a5fc42f63528ca08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaad2ac7cfc8b94205746adc3ca2ffc64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a4448bbf6a51c1658c7fece9d35d507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_SET_MSK&#160;&#160;&#160;0x00000c00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4a3d99cdfc46e8cb607903ffbbe65099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_CLR_MSK&#160;&#160;&#160;0xfffff3ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga76d1a4f9003e384e7e2a4e1d46589a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae17ea752e8d886db4b827dbb0631c053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000c00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga40e6a681c02ae88e66105f81aae72e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000c00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_RCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2c368a14af0ebd4990e9f07c6b9e9235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5793ed99c61abcdfeb519b1e251e2902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga501aa7674af9293a074c1ac754df2e01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13fe0c786d403aa2634b05deebba193b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_SET_MSK&#160;&#160;&#160;0x00007000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab9cc4ac34b4e6f9304347bb67af5f7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_CLR_MSK&#160;&#160;&#160;0xffff8fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga658886aeb0f3a19b1c6fe332a20e0e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_RESET&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01ce653878a76255c1f320769bc5d066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0e28d9205081bd778eb9d88bb90c7eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_KP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0bf66f3bef5a504d669117ffd8196f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf016c1646dcf0b87249c224e60ae0ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf1dac3281bca8b9b92bd203c6cb536f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada1652b719e4f0372d303c20d723194c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga82419224a00b700d32f8409a71e1322e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2fa807a344fb27c66d0bfe02a6144d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84d6835c51d9daa621f0ae41d5a6b0e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad1d32ca1790d16d032b7943923d5ea81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDWR_TM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0e8632d9523f58de85f357a2fbe679ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f3c92747c8373929f3f59ef6c331d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0aa08b454e6944f580db48162f9876e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38edbf60d5cf8ab08bb0116bbd0cc533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_SET_MSK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad7cfec9915cc4e7cec6ed0b376772056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_CLR_MSK&#160;&#160;&#160;0xfffcffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad6536eedafa66648de4b24f1fcf0d7f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c9b83188cc03c897161df0dfcf45320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga620d68b3a4bf965af9c56382b69d184a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_WCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadf750ea8b3e8fa52278377be72f3e31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d983dfa4ef4b77f5ed38b388440e1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35683119fbc39bfabd6c06675bd0910a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb43dedb4995233df6343939e7652131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_SET_MSK&#160;&#160;&#160;0x000c0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab50bfe322d1c62dad69980234b8fea45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_CLR_MSK&#160;&#160;&#160;0xfff3ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaffd9ddb3ab6445e177fb659ccf0a0ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a83d6d16f531b5ab994375c54e692a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000c0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7f7e87b0657f25901e1327e96dab840a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x000c0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_RCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7a227459c0c3fa6c5aad06e0d0fed520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb49a8bb9cd4b1f2cfc71840253b6365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09bfdc995831f4edf437289a4cc3f0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga023fef5170a0c2fa8ea18e643666ca1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_SET_MSK&#160;&#160;&#160;0x00700000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaffecd38c3b8ab701ba17eaa24b2b88d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_CLR_MSK&#160;&#160;&#160;0xff8fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bfd6c0c3d47345142dc8f9337e6b2d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_RESET&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16d110616a6a4c9f8e288228ee7b7b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00700000) &gt;&gt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad8e6de9d65bea3d142f8f3ff47c52646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00700000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_KP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4e4522a6e66f19916b97ab8905eb04f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_LSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga15f6c088d4ed35f89fd7b891213a3ed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab04129b451052e804a7920e4095461b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac08d07f6667de9b6e1720c645a17aef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_SET_MSK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae956ff711823b4570d5dce4fdd55f62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_CLR_MSK&#160;&#160;&#160;0xff7fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga61388398a82bf1fdd576991daa101c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b4b5951fd1df08deb65044da3a55e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00800000) &gt;&gt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5a9c37ed0eb04ebb4e6f8030e6e60f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 23) &amp; 0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM">ALT_SYSMGR_TSMC_TSEL_2_NANDRD_TM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3d5c82654e5c371995b50a06e28ac2b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac09bc2928c50a90f1a78b93531438c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga074a94e1f116411b30b570c195fb88bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e9155f03f9faea4c80599cd171c9661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_SET_MSK&#160;&#160;&#160;0x03000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7412ab8512d760a2901f2257a5529c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_CLR_MSK&#160;&#160;&#160;0xfcffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec1cc92f065d78c536149a34740d3cbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99fb3cdb28341314ef55f1339cf6ff62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x03000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9b0df7838d976dc533ce4f1f61cedd96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_WCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab971962b1230c8200cc4eae444222146"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4ad5180efa2cacb236fda02688c82e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_MSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3852e7b02c9294762b24a8db50135636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48d55eec737be288ae1538a409f6ea94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_SET_MSK&#160;&#160;&#160;0x0c000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4e62245d01fb8e99136bfe905f2a2429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_CLR_MSK&#160;&#160;&#160;0xf3ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga419dc4b45fbdb5c140f66ce9001a9adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc6596a8d938c166f964adad0a4389e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0c000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga702890397c64ad1c05d48ed024bf5432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x0c000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_RCT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga502c1cbc53db5fa942dabf857118df87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_LSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad21f6ade16ad99402300f3fda146dbb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9aa980bdd997a6a1c69be8b4e33bde50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0bc2356b2c0b18d7cd089dacc78b99e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_SET_MSK&#160;&#160;&#160;0x70000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf8f4c28c7f18ce88be1f1daff4fde14f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_CLR_MSK&#160;&#160;&#160;0x8fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3fdc328bb5ae1b066e95c4da6fb4df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_RESET&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92df6502074b81e5d30407fc1341b856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x70000000) &gt;&gt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab65ec1cde86ce7c9434da27a3cdcc14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x70000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_KP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga53ad483cb2c8c87e1ea31a849a27fd37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_LSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1750717cf18ee0f930f0eb604ee17c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafafb2b0efc96292c2a561445709aed5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d26f2c8ec1b07c99a707ef7750a296b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_SET_MSK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a1b30208f2af6a8d88c0ff118519d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_CLR_MSK&#160;&#160;&#160;0x7fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb61c26eccb867a388d36266b37d83b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb849069434f9e51c9ab4b42e404d5fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabf9c39724b1f9fe5acc3c731510b4f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM">ALT_SYSMGR_TSMC_TSEL_2_SDMMC_TM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa5a5eae1a07203adcb848416d54737dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_RESET&#160;&#160;&#160;0x4a4a4a4a</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html">ALT_SYSMGR_TSMC_TSEL_2</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2ca2e41e340149686b8880d71041daac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_TSMC_TSEL_2_OFST&#160;&#160;&#160;0x108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html">ALT_SYSMGR_TSMC_TSEL_2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3fa087e5079acc8a91bbcc49449238a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#struct_a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2__s">ALT_SYSMGR_TSMC_TSEL_2_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html#ga3fa087e5079acc8a91bbcc49449238a0">ALT_SYSMGR_TSMC_TSEL_2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___t_s_m_c___t_s_e_l__2.html">ALT_SYSMGR_TSMC_TSEL_2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:48 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
