<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'" level="0">
<item name = "Date">Sun Sep 15 02:59:38 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_iris</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.392 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, 15, 0.150 us, 0.150 us, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_70_4">13, 13, 8, 2, 2, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 120, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">0, -, 7, 1, -</column>
<column name="Multiplexer">-, -, -, 58, -</column>
<column name="Register">-, -, 243, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_16s_24_1_1_U7">mul_9s_16s_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U8">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U9">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U10">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_bias_U">neural_network_Pipeline_VITIS_LOOP_70_4_layer1_bias_ROM_AUTO_1R, 0, 7, 1, 0, 8, 7, 1, 56</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_1_fu_272_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln70_fu_323_p2">+, 0, 0, 11, 3, 3</column>
<column name="add_ln72_fu_404_p2">+, 0, 0, 22, 15, 15</column>
<column name="sum_2_fu_398_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln14_fu_410_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln70_fu_266_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="select_ln14_fu_423_p3">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="i_1_fu_84">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln72_reg_589">15, 0, 15, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_1_fu_84">3, 0, 3, 0</column>
<column name="i_reg_490">3, 0, 3, 0</column>
<column name="i_reg_490_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="icmp_ln14_reg_594">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_500">1, 0, 1, 0</column>
<column name="layer1_bias_load_reg_583">7, 0, 7, 0</column>
<column name="layer1_weight_tile_2_load_reg_533">9, 0, 9, 0</column>
<column name="layer1_weight_tile_load_reg_523">9, 0, 9, 0</column>
<column name="sext_ln74_1_cast_reg_480">24, 0, 24, 0</column>
<column name="sext_ln74_2_cast_reg_475">24, 0, 24, 0</column>
<column name="sext_ln74_3_cast_reg_470">24, 0, 24, 0</column>
<column name="sext_ln74_cast_reg_485">24, 0, 24, 0</column>
<column name="tmp_8_reg_538">16, 0, 16, 0</column>
<column name="tmp_reg_563">1, 0, 1, 0</column>
<column name="tmp_reg_563_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="trunc_ln70_reg_504">2, 0, 2, 0</column>
<column name="zext_ln70_2_reg_495">3, 0, 64, 61</column>
<column name="trunc_ln70_reg_504">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="layer1_output_3_address0">out, 1, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_ce0">out, 1, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_we0">out, 1, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_d0">out, 15, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_2_address0">out, 1, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_ce0">out, 1, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_we0">out, 1, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_d0">out, 15, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_1_address0">out, 1, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_ce0">out, 1, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_we0">out, 1, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_d0">out, 15, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_address0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_ce0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_we0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_d0">out, 15, ap_memory, layer1_output, array</column>
<column name="trunc_ln">in, 3, ap_none, trunc_ln, scalar</column>
<column name="layer1_weight_tile_address0">out, 2, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_ce0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_q0">in, 9, ap_memory, layer1_weight_tile, array</column>
<column name="sext_ln74">in, 16, ap_none, sext_ln74, scalar</column>
<column name="layer1_weight_tile_1_address0">out, 2, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_ce0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_q0">in, 9, ap_memory, layer1_weight_tile_1, array</column>
<column name="sext_ln74_1">in, 16, ap_none, sext_ln74_1, scalar</column>
<column name="layer1_weight_tile_2_address0">out, 2, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_ce0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_q0">in, 9, ap_memory, layer1_weight_tile_2, array</column>
<column name="sext_ln74_2">in, 16, ap_none, sext_ln74_2, scalar</column>
<column name="layer1_weight_tile_3_address0">out, 2, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_ce0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_q0">in, 9, ap_memory, layer1_weight_tile_3, array</column>
<column name="sext_ln74_3">in, 16, ap_none, sext_ln74_3, scalar</column>
</table>
</item>
</section>
</profile>
