

================================================================
== Vitis HLS Report for 'single_heap_sort'
================================================================
* Date:           Wed Apr 26 16:22:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |                                                       |                                            |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |                        Instance                       |                   Module                   |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94    |single_heap_sort_Pipeline_VITIS_LOOP_44_1   |        9|  25000004|  90.000 ns|  0.250 sec|        9|  25000004|       no|
        |grp_single_heap_sort_Pipeline_output_data_fu_101       |single_heap_sort_Pipeline_output_data       |  5000002|   5000002|  50.000 ms|  50.000 ms|  5000002|   5000002|       no|
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109  |single_heap_sort_Pipeline_VITIS_LOOP_44_11  |        ?|         ?|          ?|          ?|        ?|         ?|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |                       |      Latency (cycles)     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |    min   |       max      |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+
        |- heap_sort_procedure  |  27500000|  62500015000000|  11 ~ 25000006|          -|          -|  2500000|        no|
        |- VITIS_LOOP_79_1      |         ?|               ?|              ?|          -|          -|  5000000|        no|
        +-----------------------+----------+----------------+---------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      691|     1065|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      243|    -|
|Register             |        -|     -|      160|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      851|     1387|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94    |single_heap_sort_Pipeline_VITIS_LOOP_44_1   |        0|   0|  323|  492|    0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109  |single_heap_sort_Pipeline_VITIS_LOOP_44_11  |        0|   0|  319|  489|    0|
    |grp_single_heap_sort_Pipeline_output_data_fu_101       |single_heap_sort_Pipeline_output_data       |        0|   0|   49|   84|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   0|  691| 1065|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_179_p2               |         +|   0|  0|  31|          24|           2|
    |i_fu_138_p2                      |         +|   0|  0|  30|          23|           2|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_174_p2              |      icmp|   0|  0|  16|          24|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  79|          72|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  54|         10|    1|         10|
    |i_1_fu_60         |   9|          2|   23|         46|
    |input_r_address0  |  31|          6|   23|        138|
    |input_r_address1  |  26|          5|   23|        115|
    |input_r_ce0       |  26|          5|    1|          5|
    |input_r_ce1       |  20|          4|    1|          4|
    |input_r_d0        |  20|          4|   32|        128|
    |input_r_d1        |  14|          3|   32|         96|
    |input_r_we0       |  20|          4|    1|          4|
    |input_r_we1       |  14|          3|    1|          3|
    |j_1_fu_64         |   9|          2|   24|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 243|         48|  162|        597|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   9|   0|    9|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94_ap_start_reg    |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_output_data_fu_101_ap_start_reg       |   1|   0|    1|          0|
    |i_1_fu_60                                                           |  23|   0|   23|          0|
    |icmp_ln44_reg_240                                                   |   1|   0|    1|          0|
    |input_r_addr_1_reg_229                                              |  23|   0|   23|          0|
    |j_1_fu_64                                                           |  24|   0|   24|          0|
    |temp_reg_235                                                        |  32|   0|   32|          0|
    |trunc_ln70_reg_199                                                  |  22|   0|   22|          0|
    |trunc_ln79_reg_220                                                  |  23|   0|   23|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 160|   0|  160|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|input_r_address0   |  out|   23|   ap_memory|           input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|           input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|           input_r|         array|
|input_r_d0         |  out|   32|   ap_memory|           input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|           input_r|         array|
|input_r_address1   |  out|   23|   ap_memory|           input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|           input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|           input_r|         array|
|input_r_d1         |  out|   32|   ap_memory|           input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|           input_r|         array|
|output_r_address0  |  out|   23|   ap_memory|          output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|          output_r|         array|
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 9 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln69 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort_seperate_bucket/single_heap_sort.c:69]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln75 = store i23 2499999, i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 16 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %i_2, i32 22" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2500000, i64 2500000, i64 2500000"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %for.inc.split, void %for.inc5.preheader" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 21 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i23 %i_2" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 22 'trunc' 'trunc_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.38ns)   --->   "%call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 23 'call' 'call_ln70' <Predicate = (!tmp)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%i = add i23 %i_2, i23 8388607" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 24 'add' 'i' <Predicate = (!tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln75 = store i23 %i, i23 %i_1" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 25 'store' 'store_ln75' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 26 'alloca' 'j_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 0" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln79 = store i24 4999999, i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 28 'store' 'store_ln79' <Predicate = (tmp)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc5" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 30 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r" [sort_seperate_bucket/single_heap_sort.c:70]   --->   Operation 31 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [sort_seperate_bucket/single_heap_sort.c:75]   --->   Operation 32 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.24>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%j = load i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 33 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i24 %j" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 34 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %j, i32 23" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 35 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000"   --->   Operation 36 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_1, void %for.inc5.split, void %for.inc15.preheader" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 37 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i24 %j" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 38 'zext' 'zext_ln79' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 39 'load' 'temp' <Predicate = (!tmp_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln79" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 40 'getelementptr' 'input_r_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 41 'load' 'input_r_load' <Predicate = (!tmp_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r"   --->   Operation 42 'call' 'call_ln0' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.49>
ST_5 : Operation 43 [1/2] (1.24ns)   --->   "%temp = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 43 'load' 'temp' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 44 [1/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 44 'load' 'input_r_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 45 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %input_r_load, i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 45 'store' 'store_ln11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 6 <SV = 4> <Delay = 1.24>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/single_heap_sort.c:71]   --->   Operation 46 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.24ns)   --->   "%store_ln12 = store i32 %temp, i23 %input_r_addr_1" [sort_seperate_bucket/single_heap_sort.c:12]   --->   Operation 47 'store' 'store_ln12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_6 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_sgt  i24 %j, i24 0" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 48 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.cond.cleanup.i, void %for.body.i11.preheader" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 49 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.00ns)   --->   "%targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 50 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 3.99>
ST_8 : Operation 51 [1/2] (3.99ns)   --->   "%targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 51 'call' 'targetBlock2' <Predicate = (icmp_ln44)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %targetBlock2, void %single_maxHeapify.exit40, void %for.cond.cleanup.i" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 52 'br' 'br_ln79' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln44 = br void %single_maxHeapify.exit40" [sort_seperate_bucket/single_heap_sort.c:44]   --->   Operation 53 'br' 'br_ln44' <Predicate = (targetBlock2) | (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.83ns)   --->   "%add_ln79 = add i24 %j, i24 16777215" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 54 'add' 'add_ln79' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln79 = store i24 %add_ln79, i24 %j_1" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 55 'store' 'store_ln79' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc5" [sort_seperate_bucket/single_heap_sort.c:79]   --->   Operation 56 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [sort_seperate_bucket/single_heap_sort.c:92]   --->   Operation 58 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca           ) [ 0111000000]
spectopmodule_ln69 (spectopmodule    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
store_ln75         (store            ) [ 0000000000]
br_ln75            (br               ) [ 0000000000]
i_2                (load             ) [ 0000000000]
tmp                (bitselect        ) [ 0011000000]
empty              (speclooptripcount) [ 0000000000]
br_ln75            (br               ) [ 0000000000]
trunc_ln70         (trunc            ) [ 0001000000]
i                  (add              ) [ 0000000000]
store_ln75         (store            ) [ 0000000000]
j_1                (alloca           ) [ 0011111110]
input_r_addr       (getelementptr    ) [ 0000111110]
store_ln79         (store            ) [ 0000000000]
br_ln79            (br               ) [ 0000000000]
specloopname_ln70  (specloopname     ) [ 0000000000]
call_ln70          (call             ) [ 0000000000]
br_ln75            (br               ) [ 0000000000]
j                  (load             ) [ 0000011110]
trunc_ln79         (trunc            ) [ 0000011110]
tmp_1              (bitselect        ) [ 0000111110]
empty_9            (speclooptripcount) [ 0000000000]
br_ln79            (br               ) [ 0000000000]
zext_ln79          (zext             ) [ 0000000000]
input_r_addr_1     (getelementptr    ) [ 0000011000]
temp               (load             ) [ 0000001000]
input_r_load       (load             ) [ 0000000000]
store_ln11         (store            ) [ 0000000000]
specloopname_ln71  (specloopname     ) [ 0000000000]
store_ln12         (store            ) [ 0000000000]
icmp_ln44          (icmp             ) [ 0000111110]
br_ln44            (br               ) [ 0000000000]
targetBlock2       (call             ) [ 0000111110]
br_ln79            (br               ) [ 0000000000]
br_ln44            (br               ) [ 0000000000]
add_ln79           (add              ) [ 0000000000]
store_ln79         (store            ) [ 0000000000]
br_ln79            (br               ) [ 0000000000]
call_ln0           (call             ) [ 0000000000]
ret_ln92           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_heap_sort_Pipeline_VITIS_LOOP_44_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_heap_sort_Pipeline_output_data"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_heap_sort_Pipeline_VITIS_LOOP_44_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_r_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="23" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="1"/>
<pin id="81" dir="0" index="4" bw="23" slack="1"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
<pin id="84" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/4 input_r_load/4 store_ln11/5 store_ln12/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_r_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="24" slack="0"/>
<pin id="89" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="22" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_single_heap_sort_Pipeline_output_data_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="23" slack="3"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="0" index="3" bw="23" slack="3"/>
<pin id="114" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock2/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln75_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="23" slack="0"/>
<pin id="119" dir="0" index="1" bw="23" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_2_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="23" slack="1"/>
<pin id="124" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="23" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln70_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="23" slack="0"/>
<pin id="135" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="23" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln75_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="23" slack="0"/>
<pin id="146" dir="0" index="1" bw="23" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln79_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="24" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="1"/>
<pin id="156" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln79_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="24" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln79_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln44_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln79_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln79_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="5"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/8 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="23" slack="0"/>
<pin id="191" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="trunc_ln70_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="1"/>
<pin id="201" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="204" class="1005" name="j_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="0"/>
<pin id="206" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="input_r_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="23" slack="1"/>
<pin id="213" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="trunc_ln79_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="23" slack="3"/>
<pin id="222" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="229" class="1005" name="input_r_addr_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="1"/>
<pin id="231" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="temp_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln44_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="93"><net_src comp="76" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="142"><net_src comp="122" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="154" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="60" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="202"><net_src comp="133" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="207"><net_src comp="64" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="214"><net_src comp="68" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="223"><net_src comp="157" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="232"><net_src comp="85" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="238"><net_src comp="76" pin="7"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="243"><net_src comp="174" pin="2"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {2 3 5 6 7 8 }
	Port: output_r | {4 9 }
 - Input state : 
	Port: single_heap_sort : input_r | {2 3 4 5 7 8 9 }
  - Chain level:
	State 1
		store_ln75 : 1
	State 2
		tmp : 1
		br_ln75 : 2
		trunc_ln70 : 1
		call_ln70 : 2
		i : 1
		store_ln75 : 2
		store_ln79 : 1
	State 3
	State 4
		trunc_ln79 : 1
		tmp_1 : 1
		br_ln79 : 2
		zext_ln79 : 1
		input_r_addr_1 : 2
		input_r_load : 3
	State 5
		store_ln11 : 1
	State 6
		br_ln44 : 1
	State 7
	State 8
		br_ln79 : 1
		store_ln79 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |  grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94  |  1.391  |   387   |   379   |
|   call   |    grp_single_heap_sort_Pipeline_output_data_fu_101   |  0.387  |   110   |    55   |
|          | grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109 | 1.10257 |   436   |   323   |
|----------|-------------------------------------------------------|---------|---------|---------|
|    add   |                        i_fu_138                       |    0    |    0    |    30   |
|          |                    add_ln79_fu_179                    |    0    |    0    |    31   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   icmp   |                    icmp_ln44_fu_174                   |    0    |    0    |    16   |
|----------|-------------------------------------------------------|---------|---------|---------|
| bitselect|                       tmp_fu_125                      |    0    |    0    |    0    |
|          |                      tmp_1_fu_161                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   trunc  |                   trunc_ln70_fu_133                   |    0    |    0    |    0    |
|          |                   trunc_ln79_fu_157                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln79_fu_169                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       | 2.88057 |   933   |   834   |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_189     |   23   |
|   icmp_ln44_reg_240  |    1   |
|input_r_addr_1_reg_229|   23   |
| input_r_addr_reg_211 |   23   |
|      j_1_reg_204     |   24   |
|     temp_reg_235     |   32   |
|  trunc_ln70_reg_199  |   22   |
|  trunc_ln79_reg_220  |   23   |
+----------------------+--------+
|         Total        |   171  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_access_fu_76                  |  p0  |   3  |  23  |   69   ||    14   |
|                   grp_access_fu_76                  |  p2  |   2  |   0  |    0   ||    9    |
| grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94 |  p1  |   2  |  22  |   44   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   113  || 1.19386 ||    32   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   933  |   834  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1104  |   866  |
+-----------+--------+--------+--------+
