<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/mmapped_ipr.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mmapped_ipr.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2mmapped__ipr_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_MMAPPEDIPR_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_X86_MMAPPEDIPR_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2mmapped__ipr_8hh.html">arch/generic/mmapped_ipr.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">inline</span> <a class="code" href="classCycles.html">Cycles</a></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a23dd7789afdb4f219d0c126238ef8052">   58</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a23dd7789afdb4f219d0c126238ef8052">handleIprRead</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *xc, <a class="code" href="classPacket.html">Packet</a> *pkt)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">GenericISA::isGenericIprAccess</a>(pkt)) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27">GenericISA::handleGenericIprRead</a>(xc, pkt);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(3);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = (<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>)(</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() / <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a> = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(xc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(index));</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            <span class="comment">// Make sure we don&#39;t trot off the end of data.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            assert(offset + pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() &lt;= <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a758810a25a789ae0be9a461fd0bcf7e5">setData</a>(((uint8_t *)&amp;data) + offset);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classCycles.html">Cycles</a>(1);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">inline</span> <a class="code" href="classCycles.html">Cycles</a></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aa42813d6b9ccfb0d9d72d0a96d923106">   75</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#aa42813d6b9ccfb0d9d72d0a96d923106">handleIprWrite</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *xc, <a class="code" href="classPacket.html">Packet</a> *pkt)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">GenericISA::isGenericIprAccess</a>(pkt)) {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba">GenericISA::handleGenericIprWrite</a>(xc, pkt);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(3);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = (<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>)(</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>() / <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a> = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(xc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(index));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <span class="comment">// Make sure we don&#39;t trot off the end of data.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            assert(offset + pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>() &lt;= <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#ac508f4cb732d0f2f3c26d29fd1ad524f">writeData</a>(((uint8_t *)&amp;data) + offset);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            xc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(index, <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(data));</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classCycles.html">Cycles</a>(1);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif // __ARCH_X86_MMAPPEDIPR_HH__</span></div><div class="ttc" id="namespaceX86ISA_html_aa7ffdfdf3f16527ea967dc9c763a6335"><div class="ttname"><a href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">X86ISA::offset</a></div><div class="ttdeci">offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l01026">misc.hh:1026</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a7dc6698871e6bf73dc20f6d5497bc8ba"><div class="ttname"><a href="namespaceGenericISA.html#a7dc6698871e6bf73dc20f6d5497bc8ba">GenericISA::handleGenericIprWrite</a></div><div class="ttdeci">Cycles handleGenericIprWrite(ThreadContext *xc, Packet *pkt)</div><div class="ttdoc">Handle generic IPR writes. </div><div class="ttdef"><b>Definition:</b> <a href="mmapped__ipr_8cc_source.html#l00073">mmapped_ipr.cc:73</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a9d5e93538186777254339615f3059f0d"><div class="ttname"><a href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a></div><div class="ttdeci">T letoh(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00145">byteswap.hh:145</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">X86ISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00102">misc.hh:102</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa42813d6b9ccfb0d9d72d0a96d923106"><div class="ttname"><a href="namespaceX86ISA.html#aa42813d6b9ccfb0d9d72d0a96d923106">X86ISA::handleIprWrite</a></div><div class="ttdeci">Cycles handleIprWrite(ThreadContext *xc, Packet *pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2mmapped__ipr_8hh_source.html#l00075">mmapped_ipr.hh:75</a></div></div>
<div class="ttc" id="classPacket_html_aaf1f26587ac7e1e5790b04931e35f64d"><div class="ttname"><a href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">Packet::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00736">packet.hh:736</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a0056d1406080babcaeff852a5d6023b2"><div class="ttname"><a href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a></div><div class="ttdeci">T htole(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00144">byteswap.hh:144</a></div></div>
<div class="ttc" id="classPacket_html_a758810a25a789ae0be9a461fd0bcf7e5"><div class="ttname"><a href="classPacket.html#a758810a25a789ae0be9a461fd0bcf7e5">Packet::setData</a></div><div class="ttdeci">void setData(const uint8_t *p)</div><div class="ttdoc">Copy data into the packet from the provided pointer. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01158">packet.hh:1158</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3a801d0a728552f9b9952acd5dab25e8"><div class="ttname"><a href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">X86ISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00798">misc.hh:798</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classPacket_html_ac508f4cb732d0f2f3c26d29fd1ad524f"><div class="ttname"><a href="classPacket.html#ac508f4cb732d0f2f3c26d29fd1ad524f">Packet::writeData</a></div><div class="ttdeci">void writeData(uint8_t *p) const</div><div class="ttdoc">Copy data from the packet to the memory at the provided pointer. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01187">packet.hh:1187</a></div></div>
<div class="ttc" id="arch_2x86_2regs_2misc_8hh_html"><div class="ttname"><a href="arch_2x86_2regs_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a23dd7789afdb4f219d0c126238ef8052"><div class="ttname"><a href="namespaceX86ISA.html#a23dd7789afdb4f219d0c126238ef8052">X86ISA::handleIprRead</a></div><div class="ttdeci">Cycles handleIprRead(ThreadContext *xc, Packet *pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2mmapped__ipr_8hh_source.html#l00058">mmapped_ipr.hh:58</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="generic_2mmapped__ipr_8hh_html"><div class="ttname"><a href="generic_2mmapped__ipr_8hh.html">mmapped_ipr.hh</a></div><div class="ttdoc">ISA-generic helper functions for memory mapped IPR accesses. </div></div>
<div class="ttc" id="namespaceGenericISA_html_a00bccb20a90fc1d430fdb216b0cbcf27"><div class="ttname"><a href="namespaceGenericISA.html#a00bccb20a90fc1d430fdb216b0cbcf27">GenericISA::handleGenericIprRead</a></div><div class="ttdeci">Cycles handleGenericIprRead(ThreadContext *xc, Packet *pkt)</div><div class="ttdoc">Handle generic IPR reads. </div><div class="ttdef"><b>Definition:</b> <a href="mmapped__ipr_8cc_source.html#l00056">mmapped_ipr.cc:56</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a5570d3282731abc7bd1318962834300e"><div class="ttname"><a href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">GenericISA::isGenericIprAccess</a></div><div class="ttdeci">bool isGenericIprAccess(const Packet *pkt)</div><div class="ttdoc">Check if this is an platform independent IPR access. </div><div class="ttdef"><b>Definition:</b> <a href="generic_2mmapped__ipr_8hh_source.html#l00103">mmapped_ipr.hh:103</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
