{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681946905981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681946905981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 01:28:25 2023 " "Processing started: Thu Apr 20 01:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681946905981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681946905981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681946905981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681946906667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681946906667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/risc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/risc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU-rtl " "Found design unit 1: RISC_CPU-rtl" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916780 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatespcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatespcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateSpCircuit-Behavioral " "Found design unit 1: UpdateSpCircuit-Behavioral" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916783 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateSpCircuit " "Found entity 1: UpdateSpCircuit" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updateflagregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updateflagregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateFlagRegister-Behavioral " "Found design unit 1: UpdateFlagRegister-Behavioral" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916786 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateFlagRegister " "Found entity 1: UpdateFlagRegister" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916791 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/output_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/output_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUTPUT_PORT-rtl " "Found design unit 1: OUTPUT_PORT-rtl" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916796 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT_PORT " "Found entity 1: OUTPUT_PORT" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/input_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/input_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_PORT-rtl " "Found design unit 1: INPUT_PORT-rtl" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916799 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_PORT " "Found entity 1: INPUT_PORT" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-A_MY_D_FF " "Found design unit 1: D_FF-A_MY_D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916802 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916802 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Components/MUX.vhd " "Entity \"MUX\" obtained from \"Components/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1681946916806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-when_else_mux " "Found design unit 1: MUX-when_else_mux" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916806 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1x2-rtl " "Found design unit 1: Decoder_1x2-rtl" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916809 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1x2 " "Found entity 1: Decoder_1x2" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/id_ex_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/id_ex_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_Buffer-rtl " "Found design unit 1: ID_EX_Buffer-rtl" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Buffer " "Found entity 1: ID_EX_Buffer" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_IMP " "Found design unit 1: ALU-ALU_IMP" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ex_mem1_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ex_mem1_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM1_Buffer-rtl " "Found design unit 1: EX_MEM1_Buffer-rtl" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916818 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM1_Buffer " "Found entity 1: EX_MEM1_Buffer" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem1_mem2_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem1_mem2_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM1_MEM2_Buffer-rtl " "Found design unit 1: MEM1_MEM2_Buffer-rtl" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916821 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM1_MEM2_Buffer " "Found entity 1: MEM1_MEM2_Buffer" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem2_wb_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem2_wb_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM2_WB_Buffer-rtl " "Found design unit 1: MEM2_WB_Buffer-rtl" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916824 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM2_WB_Buffer " "Found entity 1: MEM2_WB_Buffer" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/if_id_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/if_id_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Buffer-rtl " "Found design unit 1: IF_ID_Buffer-rtl" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916827 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Buffer " "Found entity 1: IF_ID_Buffer" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatepccircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatepccircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updatePCcircuit-Behavioral " "Found design unit 1: updatePCcircuit-Behavioral" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916831 ""} { "Info" "ISGN_ENTITY_NAME" "1 updatePCcircuit " "Found entity 1: updatePCcircuit" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/byte_addressable_memory.vhd 0 0 " "Found 0 design units, including 0 entities, in source file components/byte_addressable_memory.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_Stage-rtl " "Found design unit 1: Decode_Stage-rtl" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory1_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory1_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory1_Stage-rtl " "Found design unit 1: Memory1_Stage-rtl" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory1_Stage " "Found entity 1: Memory1_Stage" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory2_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory2_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory2_Stage-rtl " "Found design unit 1: Memory2_Stage-rtl" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory2_Stage " "Found entity 1: Memory2_Stage" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_Stage-rtl " "Found design unit 1: Execute_Stage-rtl" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916852 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage " "Found entity 1: Execute_Stage" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1-when_else_mux " "Found design unit 1: MUX_4x1-when_else_mux" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916854 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681946916854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681946916854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU " "Elaborating entity \"RISC_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681946916926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Fetch_Decode_Enable RISC_CPU.vhd(67) " "VHDL Signal Declaration warning at RISC_CPU.vhd(67): used implicit default value for signal \"Fetch_Decode_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1681946916928 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fetch_Decode_Instruction_Opcode RISC_CPU.vhd(70) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(70): object \"Fetch_Decode_Instruction_Opcode\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1681946916928 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Decode_Execute_Enable RISC_CPU.vhd(77) " "VHDL Signal Declaration warning at RISC_CPU.vhd(77): used implicit default value for signal \"Decode_Execute_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1681946916929 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Execute_Mem1_Enable RISC_CPU.vhd(94) " "VHDL Signal Declaration warning at RISC_CPU.vhd(94): used implicit default value for signal \"Execute_Mem1_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1681946916929 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM1_MEM2_Enable RISC_CPU.vhd(109) " "VHDL Signal Declaration warning at RISC_CPU.vhd(109): used implicit default value for signal \"MEM1_MEM2_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1681946916929 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM2_WB_Enable RISC_CPU.vhd(122) " "VHDL Signal Declaration warning at RISC_CPU.vhd(122): used implicit default value for signal \"MEM2_WB_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1681946916929 "|RISC_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:ProgramCounter " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:ProgramCounter\"" {  } { { "Components/RISC_CPU.vhd" "ProgramCounter" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Instruction_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:Instruction_Memory\"" {  } { { "Components/RISC_CPU.vhd" "Instruction_Memory" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Buffer IF_ID_Buffer:Fetch_Decode_Buffer " "Elaborating entity \"IF_ID_Buffer\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Fetch_Decode_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF " "Elaborating entity \"D_FF\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF\"" {  } { { "Components/IF_ID_Buffer.vhd" "IF_ID_FF" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Stage Decode_Stage:decode_stage_inst " "Elaborating entity \"Decode_Stage\" for hierarchy \"Decode_Stage:decode_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "decode_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit\"" {  } { { "Components/Decode_Stage.vhd" "ControlUnit" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Decode_Stage:decode_stage_inst\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Decode_Stage:decode_stage_inst\|RegisterFile:RegFile\"" {  } { { "Components/Decode_Stage.vhd" "RegFile" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateSpCircuit Decode_Stage:decode_stage_inst\|UpdateSpCircuit:updatespcircuit_inst " "Elaborating entity \"UpdateSpCircuit\" for hierarchy \"Decode_Stage:decode_stage_inst\|UpdateSpCircuit:updatespcircuit_inst\"" {  } { { "Components/Decode_Stage.vhd" "updatespcircuit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Buffer ID_EX_Buffer:Decode_Execute_Buffer " "Elaborating entity \"ID_EX_Buffer\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Decode_Execute_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_ControlUnitOutput" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946916999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_WriteAddr " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_WriteAddr\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_WriteAddr" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Stage Execute_Stage:execute_stage_inst " "Elaborating entity \"Execute_Stage\" for hierarchy \"Execute_Stage:execute_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "execute_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1x2 Execute_Stage:execute_stage_inst\|Decoder_1x2:DECODER_ALU_OP1 " "Elaborating entity \"Decoder_1x2\" for hierarchy \"Execute_Stage:execute_stage_inst\|Decoder_1x2:DECODER_ALU_OP1\"" {  } { { "Components/Execute_Stage.vhd" "DECODER_ALU_OP1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Execute_Stage:execute_stage_inst\|MUX:MUX_ALU_OP2 " "Elaborating entity \"MUX\" for hierarchy \"Execute_Stage:execute_stage_inst\|MUX:MUX_ALU_OP2\"" {  } { { "Components/Execute_Stage.vhd" "MUX_ALU_OP2" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateFlagRegister Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst " "Elaborating entity \"UpdateFlagRegister\" for hierarchy \"Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst\"" {  } { { "Components/Execute_Stage.vhd" "updateflagregister_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Stage:execute_stage_inst\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Execute_Stage:execute_stage_inst\|ALU:ALU\"" {  } { { "Components/Execute_Stage.vhd" "ALU" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM1_Buffer EX_MEM1_Buffer:ex_mem1_buffer_inst " "Elaborating entity \"EX_MEM1_Buffer\" for hierarchy \"EX_MEM1_Buffer:ex_mem1_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "ex_mem1_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory1_Stage Memory1_Stage:memory1_stage_inst " "Elaborating entity \"Memory1_Stage\" for hierarchy \"Memory1_Stage:memory1_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory1_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Memory1_Stage:memory1_stage_inst\|MUX:Data_Memory_WriteData_MUX " "Elaborating entity \"MUX\" for hierarchy \"Memory1_Stage:memory1_stage_inst\|MUX:Data_Memory_WriteData_MUX\"" {  } { { "Components/Memory1_Stage.vhd" "Data_Memory_WriteData_MUX" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM1_MEM2_Buffer MEM1_MEM2_Buffer:mem1_mem2_buffer_inst " "Elaborating entity \"MEM1_MEM2_Buffer\" for hierarchy \"MEM1_MEM2_Buffer:mem1_mem2_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem1_mem2_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory2_Stage Memory2_Stage:memory2_stage_inst " "Elaborating entity \"Memory2_Stage\" for hierarchy \"Memory2_Stage:memory2_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory2_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917071 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "After_memory_mux_2x1_out\[15..0\] Memory2_Stage.vhd(52) " "Using initial value X (don't care) for net \"After_memory_mux_2x1_out\[15..0\]\" at Memory2_Stage.vhd(52)" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 52 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917077 "|RISC_CPU|Memory2_Stage:memory2_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePCcircuit Memory2_Stage:memory2_stage_inst\|updatePCcircuit:UpdateProgramCounter " "Elaborating entity \"updatePCcircuit\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|updatePCcircuit:UpdateProgramCounter\"" {  } { { "Components/Memory2_Stage.vhd" "UpdateProgramCounter" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 Memory2_Stage:memory2_stage_inst\|MUX_4x1:MUX_4x1 " "Elaborating entity \"MUX_4x1\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|MUX_4x1:MUX_4x1\"" {  } { { "Components/Memory2_Stage.vhd" "MUX_4x1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_PORT Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst " "Elaborating entity \"INPUT_PORT\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\"" {  } { { "Components/Memory2_Stage.vhd" "input_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917097 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[0\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[0\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917097 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[1\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[1\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[2\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[2\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[3\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[3\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[4\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[4\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[5\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[5\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[6\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[6\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[7\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[7\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[8\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[8\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[9\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[9\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[10\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[10\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[11\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[11\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[12\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[12\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[13\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[13\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[14\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[14\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[15\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[15\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681946917098 "|Memory2_Stage|INPUT_PORT:input_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1x2 Memory2_Stage:memory2_stage_inst\|Decoder_1x2:Decoder " "Elaborating entity \"Decoder_1x2\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|Decoder_1x2:Decoder\"" {  } { { "Components/Memory2_Stage.vhd" "Decoder" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Memory2_Stage:memory2_stage_inst\|MUX:Write_back_address_mux_2x1 " "Elaborating entity \"MUX\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|MUX:Write_back_address_mux_2x1\"" {  } { { "Components/Memory2_Stage.vhd" "Write_back_address_mux_2x1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2_WB_Buffer MEM2_WB_Buffer:mem2_wb_buffer_inst " "Elaborating entity \"MEM2_WB_Buffer\" for hierarchy \"MEM2_WB_Buffer:mem2_wb_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem2_wb_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT_PORT OUTPUT_PORT:output_port_inst " "Elaborating entity \"OUTPUT_PORT\" for hierarchy \"OUTPUT_PORT:output_port_inst\"" {  } { { "Components/RISC_CPU.vhd" "output_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681946917117 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[0\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[0\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917118 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[1\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[1\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917118 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[2\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[2\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[3\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[3\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[4\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[4\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[5\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[5\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[6\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[6\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[7\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[7\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[8\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[8\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[9\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[9\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[10\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[10\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[11\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[11\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[12\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[12\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917119 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[13\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[13\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917120 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[14\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[14\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917120 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[15\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[15\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1681946917120 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681946917466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 01:28:37 2023 " "Processing ended: Thu Apr 20 01:28:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681946917466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681946917466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681946917466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681946917466 ""}
