#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Dec 16 13:59:55 2025
# Process ID         : 18380
# Current directory  : D:/Projekte/Arty/hw/hw.runs/impl_1
# Command line       : vivado.exe -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file           : D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo.vdi
# Journal file       : D:/Projekte/Arty/hw/hw.runs/impl_1\vivado.jou
# Running On         : DESKTOP-E28LK6R
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 34257 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39358 MB
# Available Virtual  : 18734 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/VivadoMigrations2025.1/Arty-S7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top GPIO_demo -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/UART_Fifo/UART_Fifo.dcp' for cell 'Inst_UART_Fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/ProgRam/ProgRam.dcp' for cell 'inst_ProgRam'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 697.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'GPIO_demo' is not ideal for floorplanning, since the cellview 'LogicUnit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'UART_Fifo'. The XDC file d:/Projekte/Arty/hw/hw.gen/sources_1/ip/UART_Fifo/UART_Fifo.xdc will not be read for any cell of this module.
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 826.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.918 . Memory (MB): peak = 864.777 ; gain = 38.121

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26882f73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1267.453 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26882f73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1267.453 ; gain = 0.000
Phase 1 Initialization | Checksum: 26882f73b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1267.453 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 26882f73b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26882f73b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Phase 2 Timer Update And Timing Data Collection | Checksum: 26882f73b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f70d708e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Retarget | Checksum: 1f70d708e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ff08198f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Constant propagation | Checksum: 1ff08198f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.797 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.797 ; gain = 0.000
Phase 5 Sweep | Checksum: 2dd4e6824

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Sweep | Checksum: 2dd4e6824
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2dd4e6824

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
BUFG optimization | Checksum: 2dd4e6824
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2dd4e6824

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Shift Register Optimization | Checksum: 2dd4e6824
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7s25 is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2dd4e6824

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Post Processing Netlist | Checksum: 2dd4e6824
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24e07f4b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1651.797 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24e07f4b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Phase 9 Finalization | Checksum: 24e07f4b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               1  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              5  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24e07f4b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.797 ; gain = 384.344

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1651.797 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24e07f4b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1651.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.797 ; gain = 825.152
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.797 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.797 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1651.797 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1651.797 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.797 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1651.797 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1651.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1651.797 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1dae8548e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1651.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1651.797 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ddbbaf6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1660.242 ; gain = 8.445

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2916acba5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2916acba5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957
Phase 1 Placer Initialization | Checksum: 2916acba5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22dbabe99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2792e5f00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2792e5f00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2fd4b5281

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 277fe8a62

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 390 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 148 nets or LUTs. Breaked 0 LUT, combined 148 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1673.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            148  |                   148  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            148  |                   148  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 354c1c6c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1673.754 ; gain = 21.957
Phase 2.5 Global Place Phase2 | Checksum: 3a8d3649b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1673.754 ; gain = 21.957
Phase 2 Global Placement | Checksum: 3a8d3649b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 306c5678a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d913845e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 34ebeac21

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2889b0e9e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25d2f55d5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2be2d1ffb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 276e93f0c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 32cc56b7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.754 ; gain = 21.957
Phase 3 Detail Placement | Checksum: 32cc56b7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.754 ; gain = 21.957

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 356adf599

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-205.922 |
Phase 1 Physical Synthesis Initialization | Checksum: 24d283468

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1710.160 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2d4a317fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1710.160 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 356adf599

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.160 ; gain = 58.363

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.287. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2ab350d96

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363
Phase 4.1 Post Commit Optimization | Checksum: 2ab350d96

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ab350d96

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2ab350d96

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363
Phase 4.3 Placer Reporting | Checksum: 2ab350d96

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1710.160 ; gain = 0.000

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c944f2e8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363
Ending Placer Task | Checksum: 189f89357

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 1710.160 ; gain = 58.363
82 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1710.160 ; gain = 58.363
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1710.160 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1710.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1723.184 ; gain = 8.930
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1728.641 ; gain = 5.457
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.641 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1728.641 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1728.641 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1728.641 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1728.641 ; gain = 14.371
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1728.754 ; gain = 0.113
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.48s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1728.754 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.006 |
Phase 1 Physical Synthesis Initialization | Checksum: 89746b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1728.773 ; gain = 0.020

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 89746b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1728.773 ; gain = 0.020
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.006 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.006 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1728.773 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: bcfe1183

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.767 . Memory (MB): peak = 1728.773 ; gain = 0.020

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 247 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[27].  Did not re-place instance inst_LogicUnit/a_add[27]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_5_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[14]__0[27].  Re-placed instance inst_LogicUnit/registers_reg[14][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_11_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_18_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_18
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][24]_i_27_n_0.  Re-placed instance inst_LogicUnit/registers[1][24]_i_27
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[25][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]__0[31].  Re-placed instance inst_LogicUnit/registers_reg[30][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[31].  Re-placed instance inst_LogicUnit/registers_reg[31][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_6
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[6]__0[31].  Re-placed instance inst_LogicUnit/registers_reg[6][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_4_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[13]__0[31].  Re-placed instance inst_LogicUnit/registers_reg[13][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[7][31]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[10]__0[31].  Re-placed instance inst_LogicUnit/registers_reg[10][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_5
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[11]__0[27].  Re-placed instance inst_LogicUnit/registers_reg[11][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN.  Re-placed instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[22].  Did not re-place instance inst_LogicUnit/a_add[22]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[22]1_out[23].  Did not re-place instance inst_LogicUnit/registers[1][23]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][31]_i_44_n_0.  Re-placed instance inst_LogicUnit/registers[1][31]_i_44
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][29]_i_33_n_0.  Did not re-place instance inst_LogicUnit/registers[1][29]_i_33
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][23]_i_18_n_0.  Re-placed instance inst_LogicUnit/registers[1][23]_i_18
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[22]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[22]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[21][23].  Did not re-place instance inst_LogicUnit/registers_reg[21][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[14]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[14][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[0].  Did not re-place instance inst_LogicUnit/a_add[0]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][23]_i_7_n_0.  Re-placed instance inst_LogicUnit/registers[1][23]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[31][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_9_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][23]_i_16_n_0.  Re-placed instance inst_LogicUnit/registers[1][23]_i_16
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_5_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_19_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_19
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][31]_i_32_n_0.  Re-placed instance inst_LogicUnit/registers[1][31]_i_32
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][24]_i_8_n_0.  Re-placed instance inst_LogicUnit/registers[1][24]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][27].  Did not re-place instance inst_LogicUnit/registers_reg[23][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_1_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_43_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_43
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[27][27]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[15][29].  Re-placed instance inst_LogicUnit/registers_reg[15][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[2].  Did not re-place instance inst_LogicUnit/a_add[2]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_16_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_16
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_29_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_45_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_45
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[14]__0[2].  Re-placed instance inst_LogicUnit/registers_reg[14][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[1].  Did not re-place instance inst_LogicUnit/a_add[1]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[1]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[1]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[14]__0[1].  Re-placed instance inst_LogicUnit/registers_reg[14][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[1]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[1]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_8_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_5
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[29].  Re-placed instance inst_LogicUnit/registers_reg[31][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[11][31]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[5]__0[1].  Re-placed instance inst_LogicUnit/registers_reg[5][1]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[1]_i_11_n_0.  Re-placed instance inst_LogicUnit/a_add[1]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[21][27].  Did not re-place instance inst_LogicUnit/registers_reg[21][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_4_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[31]_i_11_n_0.  Re-placed instance inst_LogicUnit/a_add[31]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[19][31]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]__0[29].  Re-placed instance inst_LogicUnit/registers_reg[30][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[19][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[26][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0[17].  Did not re-place instance inst_LogicUnit/current_instruction_reg[17]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][29]_i_7_n_0.  Did not re-place instance inst_LogicUnit/registers[1][29]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][29]_i_18_n_0.  Did not re-place instance inst_LogicUnit/registers[1][29]_i_18
INFO: [Physopt 32-662] Processed net inst_ProgRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15].  Did not re-place instance inst_ProgRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[26].  Did not re-place instance inst_LogicUnit/registers_reg[26][26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[14]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[14][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][2].  Did not re-place instance inst_LogicUnit/registers_reg[15][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[4].  Did not re-place instance inst_LogicUnit/registers_reg[27][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_6_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0[16].  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[7].  Did not re-place instance inst_LogicUnit/a_add[7]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[7]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[7]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[7]_i_9_n_0.  Re-placed instance inst_LogicUnit/a_add[7]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[7]_i_10_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[7]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[3].  Did not re-place instance inst_LogicUnit/a_add[3]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_17_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_38_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_38
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_34_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_34
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[3]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[3]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_43_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_43
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[3].  Did not re-place instance inst_LogicUnit/registers_reg[10][3]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[13]__0[2].  Re-placed instance inst_LogicUnit/registers_reg[13][2]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[23][2].  Re-placed instance inst_LogicUnit/registers_reg[23][2]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[2]_i_6_n_0.  Re-placed instance inst_LogicUnit/a_add[2]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[3]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[3]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][26]_i_7_n_0.  Re-placed instance inst_LogicUnit/registers[1][26]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[12].  Did not re-place instance inst_LogicUnit/a_add[12]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[12]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[12]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[12].  Did not re-place instance inst_LogicUnit/registers_reg[26][12]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[31][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[12]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[12]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[27]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[27]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[15]_i_15_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[15]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[1].  Did not re-place instance inst_LogicUnit/registers_reg[10][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[1]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[1]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[29][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[12]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_add[12]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[12]_i_5_n_0.  Re-placed instance inst_LogicUnit/a_add[12]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[1].  Did not re-place instance inst_LogicUnit/registers_reg[7][1]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[2]_i_11_n_0.  Re-placed instance inst_LogicUnit/a_add[2]_i_11
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][23]_i_41_n_0.  Re-placed instance inst_LogicUnit/registers[1][23]_i_41
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_46_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_46
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_10_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_21_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_21
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][7].  Did not re-place instance inst_LogicUnit/registers_reg[15][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[7]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[7]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_48_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_48
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_42_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_42
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_6_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][23]_i_22_n_0.  Did not re-place instance inst_LogicUnit/registers[1][23]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[22]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[22]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]__0[1].  Did not re-place instance inst_LogicUnit/registers_reg[6][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[2][0]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[2][0]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_10_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][27]_i_16_n_0.  Re-placed instance inst_LogicUnit/registers[1][27]_i_16
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][0].  Did not re-place instance inst_LogicUnit/registers_reg[15][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_22_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][27].  Did not re-place instance inst_LogicUnit/registers_reg[15][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[14].  Did not re-place instance inst_LogicUnit/a_add[14]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][25]_i_46_n_0.  Re-placed instance inst_LogicUnit/registers[1][25]_i_46
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][26]_i_11_n_0.  Re-placed instance inst_LogicUnit/registers[1][26]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_23_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_23
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[22][4].  Re-placed instance inst_LogicUnit/registers_reg[22][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_9_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[7]_i_10_n_0.  Re-placed instance inst_LogicUnit/a_add[7]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[14]__0[29].  Did not re-place instance inst_LogicUnit/registers_reg[14][29]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[18]__0[2].  Re-placed instance inst_LogicUnit/registers_reg[18][2]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[2]_i_7_n_0.  Re-placed instance inst_LogicUnit/a_add[2]_i_7
INFO: [Physopt 32-662] Processed net inst_ProgRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31].  Did not re-place instance inst_ProgRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[10][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[26][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[11][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[4].  Did not re-place instance inst_LogicUnit/registers_reg[19][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_8_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[13]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[13][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[6]__0[2].  Re-placed instance inst_LogicUnit/registers_reg[6][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][31].  Did not re-place instance inst_LogicUnit/registers_reg[22][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[1].  Did not re-place instance inst_LogicUnit/registers_reg[11][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[31][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][31].  Did not re-place instance inst_LogicUnit/registers_reg[23][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[7]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[7]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[7].  Did not re-place instance inst_LogicUnit/registers_reg[26][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[7]_i_4_n_0.  Did not re-place instance inst_LogicUnit/a_add[7]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][25]_i_47_n_0.  Did not re-place instance inst_LogicUnit/registers[1][25]_i_47
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[10].  Did not re-place instance inst_LogicUnit/registers_reg[31][10]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[10]_i_4_n_0.  Did not re-place instance inst_LogicUnit/a_add[10]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[10]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[10]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[13].  Did not re-place instance inst_LogicUnit/a_add[13]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[13]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[13]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[13]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[13]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[15]_i_14_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[15]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[27][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_4_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]__0[4].  Did not re-place instance inst_LogicUnit/registers_reg[30][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_7_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_15_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_15
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][30]_i_25_n_0.  Re-placed instance inst_LogicUnit/registers[1][30]_i_25
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[29]_i_7_n_0.  Re-placed instance inst_LogicUnit/a_add[29]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[29].  Did not re-place instance inst_LogicUnit/registers_reg[18][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[27][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[26][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[26]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[26][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[4]__0[1].  Did not re-place instance inst_LogicUnit/registers_reg[4][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][31].  Did not re-place instance inst_LogicUnit/registers_reg[15][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[27][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[24].  Did not re-place instance inst_LogicUnit/a_add[24]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[31][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[24]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[24]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_16_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_16
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[15][14].  Did not re-place instance inst_LogicUnit/registers_reg[15][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[21]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[2]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_add[2]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[2]_i_7_n_0.  Did not re-place instance inst_LogicUnit/b_add[2]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[11][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[4].  Did not re-place instance inst_LogicUnit/registers_reg[18][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[10][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[19]__0[29].  Re-placed instance inst_LogicUnit/registers_reg[19][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[2]_i_6_n_0.  Did not re-place instance inst_LogicUnit/b_add[2]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]__0[27].  Did not re-place instance inst_LogicUnit/registers_reg[30][27]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][24]_i_22_n_0.  Did not re-place instance inst_LogicUnit/registers[1][24]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][14].  Did not re-place instance inst_LogicUnit/registers_reg[23][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[14]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[14]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[9]__0[31].  Did not re-place instance inst_LogicUnit/registers_reg[9][31]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[27]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[27][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[29].  Did not re-place instance inst_LogicUnit/registers_reg[10][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_29[15].  Did not re-place instance inst_LogicUnit/a_add[15]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[15]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[15]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[15]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[15]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[15].  Did not re-place instance inst_LogicUnit/registers_reg[31][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][19]_i_68_n_0.  Did not re-place instance inst_LogicUnit/registers[1][19]_i_68
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][2].  Did not re-place instance inst_LogicUnit/registers_reg[22][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][29]_i_45_n_0.  Did not re-place instance inst_LogicUnit/registers[1][29]_i_45
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_28_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_28
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[1][26]_i_6_n_0.  Did not re-place instance inst_LogicUnit/registers[1][26]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[10][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[31]_i_44_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[31]_i_44
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][26]_i_15_n_0.  Re-placed instance inst_LogicUnit/registers[1][26]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[31][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_7_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_7
INFO: [Physopt 32-661] Optimized 43 nets.  Re-placed 43 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 43 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 43 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.143 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1728.777 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1728.777 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1728.777 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1728.777 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.143 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.143 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1728.777 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 129259979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1728.777 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.143 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            4  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Single Cell Placement   |          0.150  |          0.006  |            0  |              0  |                    43  |           0  |           1  |  00:00:04  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.150  |          0.006  |            4  |              0  |                    45  |           0  |           6  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1728.777 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 183f4031b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.023
INFO: [Common 17-83] Releasing license: Implementation
385 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.777 ; gain = 0.137
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1755.637 ; gain = 8.977
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1761.027 ; gain = 11.336
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.027 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1761.027 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1761.027 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1761.027 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1761.027 ; gain = 14.355
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1351c3c8 ConstDB: 0 ShapeSum: 2658ebd RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: cc130dc8 | NumContArr: 9cc0dcaa | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ee25dfac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.859 ; gain = 54.832

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ee25dfac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.859 ; gain = 54.832

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ee25dfac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.859 ; gain = 54.832
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f3ef9579

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1849.277 ; gain = 88.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.289  | TNS=0.000  | WHS=-0.354 | THS=-63.616|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 390d816ec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.320 ; gain = 120.293

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5218
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5218
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 34480f530

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.320 ; gain = 120.293

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 34480f530

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.320 ; gain = 120.293

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1993ceed3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.320 ; gain = 120.293
Phase 4 Initial Routing | Checksum: 1993ceed3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.320 ; gain = 120.293

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3028
 Number of Nodes with overlaps = 1563
 Number of Nodes with overlaps = 926
 Number of Nodes with overlaps = 573
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.978 | TNS=-192.128| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 18e60e655

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1886.902 ; gain = 125.875

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1679
 Number of Nodes with overlaps = 1007
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.855 | TNS=-166.259| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e84d75d1

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 1886.902 ; gain = 125.875

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1389
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.739 | TNS=-121.482| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 32073b640

Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 2153
 Number of Nodes with overlaps = 1206
 Number of Nodes with overlaps = 766
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.774 | TNS=-161.763| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 26ede9131

Time (s): cpu = 00:02:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1886.938 ; gain = 125.910
Phase 5 Rip-up And Reroute | Checksum: 26ede9131

Time (s): cpu = 00:02:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp

Phase 6.1.1.1 Update Timing
Phase 6.1.1.1 Update Timing | Checksum: 290fef1dd

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.731 | TNS=-95.224| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.2 Update Timing
Phase 6.1.1.2 Update Timing | Checksum: 1ef95a848

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-76.458| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.3 Update Timing
Phase 6.1.1.3 Update Timing | Checksum: 2a05ab51f

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-76.192| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.4 Update Timing
Phase 6.1.1.4 Update Timing | Checksum: 28eaa4729

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-76.192| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.5 Update Timing
Phase 6.1.1.5 Update Timing | Checksum: 291ed91e6

Time (s): cpu = 00:02:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.706 | TNS=-76.192| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.6 Update Timing
Phase 6.1.1.6 Update Timing | Checksum: 2b7480441

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.666 | TNS=-74.126| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.7 Update Timing
Phase 6.1.1.7 Update Timing | Checksum: 35dd32534

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.666 | TNS=-74.126| WHS=N/A    | THS=N/A    |

Phase 6.1.1 Delay CleanUp | Checksum: 2e53e3ada

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
Phase 6.1 TNS Cleanup | Checksum: 2e53e3ada

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e53e3ada

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
Phase 6 Delay and Skew Optimization | Checksum: 2e53e3ada

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.666 | TNS=-74.126| WHS=0.049  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 34ffc990f

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
Phase 7 Post Hold Fix | Checksum: 34ffc990f

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 34ffc990f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.666 | TNS=-74.126| WHS=0.049  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 34ffc990f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.47716 %
  Global Horizontal Routing Utilization  = 8.6321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X7Y93 -> INT_R_X7Y93
   INT_L_X6Y89 -> INT_L_X6Y89
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y91 -> INT_R_X17Y91

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 9 Route finalize | Checksum: 34ffc990f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 34ffc990f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 29c48000c

Time (s): cpu = 00:02:47 ; elapsed = 00:01:46 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1886.938 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.042. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 19f8b23a9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1886.938 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: 19f8b23a9

Time (s): cpu = 00:03:22 ; elapsed = 00:02:21 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 13 Build RT Design
Checksum: PlaceDB: f4542247 ConstDB: 0 ShapeSum: 8f523795 RouteDB: 1be4c9cd
Post Restoration Checksum: NetGraph: 4cc84c34 | NumContArr: e10d8a5f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2b327cbcd

Time (s): cpu = 00:03:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2b327cbcd

Time (s): cpu = 00:03:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1886.938 ; gain = 125.910

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 19f093ae1

Time (s): cpu = 00:03:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1886.938 ; gain = 125.910
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1e5d509c7

Time (s): cpu = 00:03:25 ; elapsed = 00:02:22 . Memory (MB): peak = 1886.938 ; gain = 125.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-0.340 | WHS=-0.354 | THS=-63.134|


Phase 14.4 Soft Constraint Pins - Fast Budgeting
Phase 14.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1934af07f

Time (s): cpu = 00:03:25 ; elapsed = 00:02:23 . Memory (MB): peak = 1903.109 ; gain = 142.082

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.09689 %
  Global Horizontal Routing Utilization  = 8.13984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 825
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 303
  Number of Partially Routed Nets     = 522
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 1acbcd8bb

Time (s): cpu = 00:03:25 ; elapsed = 00:02:23 . Memory (MB): peak = 1903.109 ; gain = 142.082

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 1acbcd8bb

Time (s): cpu = 00:03:25 ; elapsed = 00:02:23 . Memory (MB): peak = 1903.109 ; gain = 142.082

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2986c3064

Time (s): cpu = 00:03:26 ; elapsed = 00:02:23 . Memory (MB): peak = 1903.109 ; gain = 142.082
Phase 16 Initial Routing | Checksum: 2986c3064

Time (s): cpu = 00:03:26 ; elapsed = 00:02:23 . Memory (MB): peak = 1903.109 ; gain = 142.082
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                         |
+====================+===================+=============================================+
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/instruction_multicycle_reg/D |
+--------------------+-------------------+---------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 2090
 Number of Nodes with overlaps = 1233
 Number of Nodes with overlaps = 837
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.103 | TNS=-197.449| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 25ae6a2bb

Time (s): cpu = 00:04:12 ; elapsed = 00:02:55 . Memory (MB): peak = 1907.547 ; gain = 146.520

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 1667
 Number of Nodes with overlaps = 1028
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.083 | TNS=-211.788| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 1d5d71b45

Time (s): cpu = 00:04:42 ; elapsed = 00:03:13 . Memory (MB): peak = 1907.547 ; gain = 146.520

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 1432
 Number of Nodes with overlaps = 688
 Number of Nodes with overlaps = 543
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.867 | TNS=-115.789| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 14a730a41

Time (s): cpu = 00:05:16 ; elapsed = 00:03:34 . Memory (MB): peak = 1907.547 ; gain = 146.520

Phase 17.4 Global Iteration 3
 Number of Nodes with overlaps = 1154
 Number of Nodes with overlaps = 910
 Number of Nodes with overlaps = 538
 Number of Nodes with overlaps = 324
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.756 | TNS=-88.568| WHS=N/A    | THS=N/A    |

Phase 17.4 Global Iteration 3 | Checksum: 2fd5036a0

Time (s): cpu = 00:05:57 ; elapsed = 00:04:00 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 17.5 Global Iteration 4
 Number of Nodes with overlaps = 1419
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 148
Phase 17.5 Global Iteration 4 | Checksum: 24632eb88

Time (s): cpu = 00:06:22 ; elapsed = 00:04:15 . Memory (MB): peak = 1907.562 ; gain = 146.535
Phase 17 Rip-up And Reroute | Checksum: 24632eb88

Time (s): cpu = 00:06:22 ; elapsed = 00:04:15 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp

Phase 18.1.1.1 Update Timing
Phase 18.1.1.1 Update Timing | Checksum: 274ecd091

Time (s): cpu = 00:06:23 ; elapsed = 00:04:15 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.748 | TNS=-72.455| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.2 Update Timing
Phase 18.1.1.2 Update Timing | Checksum: 2aca4dc7a

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-94.090| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.3 Update Timing
Phase 18.1.1.3 Update Timing | Checksum: 26e97e2e5

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-93.488| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.4 Update Timing
Phase 18.1.1.4 Update Timing | Checksum: 25d680c45

Time (s): cpu = 00:06:24 ; elapsed = 00:04:16 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-93.488| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.5 Update Timing
Phase 18.1.1.5 Update Timing | Checksum: 2aeb9ae81

Time (s): cpu = 00:06:25 ; elapsed = 00:04:16 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-93.488| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.6 Update Timing
Phase 18.1.1.6 Update Timing | Checksum: 2016b6a27

Time (s): cpu = 00:06:25 ; elapsed = 00:04:16 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-91.654| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.7 Update Timing
Phase 18.1.1.7 Update Timing | Checksum: 2acb5fcab

Time (s): cpu = 00:06:25 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-86.862| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.8 Update Timing
Phase 18.1.1.8 Update Timing | Checksum: 268e5ee84

Time (s): cpu = 00:06:25 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-86.828| WHS=N/A    | THS=N/A    |

Phase 18.1.1 Delay CleanUp | Checksum: 26d32e13a

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
Phase 18.1 TNS Cleanup | Checksum: 26d32e13a

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 26d32e13a

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
Phase 18 Delay and Skew Optimization | Checksum: 26d32e13a

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-86.828| WHS=0.049  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 1f3a13353

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
Phase 19 Post Hold Fix | Checksum: 1f3a13353

Time (s): cpu = 00:06:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1f3a13353

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.661 | TNS=-86.828| WHS=0.049  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 1f3a13353

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.64991 %
  Global Horizontal Routing Utilization  = 8.86403 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y97 -> INT_L_X6Y97
   INT_L_X8Y96 -> INT_L_X8Y96
   INT_R_X15Y91 -> INT_R_X15Y91
   INT_L_X14Y90 -> INT_L_X14Y90
   INT_L_X14Y88 -> INT_L_X14Y88
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y88 -> INT_L_X10Y88

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 21 Route finalize | Checksum: 1f3a13353

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1f3a13353

Time (s): cpu = 00:06:27 ; elapsed = 00:04:17 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1c1f45820

Time (s): cpu = 00:06:27 ; elapsed = 00:04:18 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 1c1f45820

Time (s): cpu = 00:06:27 ; elapsed = 00:04:18 . Memory (MB): peak = 1907.562 ; gain = 146.535

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.658 | TNS=-85.453| WHS=0.049  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 24179319d

Time (s): cpu = 00:06:28 ; elapsed = 00:04:19 . Memory (MB): peak = 1907.562 ; gain = 146.535
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 258.554 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1caaa0750

Time (s): cpu = 00:06:28 ; elapsed = 00:04:19 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1caaa0750

Time (s): cpu = 00:06:28 ; elapsed = 00:04:19 . Memory (MB): peak = 1907.562 ; gain = 146.535

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
428 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:29 ; elapsed = 00:04:19 . Memory (MB): peak = 1907.562 ; gain = 146.535
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
445 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.562 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1907.562 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1907.562 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.562 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1907.562 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1907.562 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1907.562 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1907.562 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.08s
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1907.562 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.658 | TNS=-85.453 | WHS=0.049 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d986e429

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1907.562 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.658 | TNS=-85.453 | WHS=0.049 | THS=0.000 |
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[28]__0[12].  Re-placed instance inst_LogicUnit/registers_reg[28][12]
INFO: [Physopt 32-952] Improved path group WNS = -0.633. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[13]__0[12].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0[15]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.486. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[15].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[10]__0[16].  Re-placed instance inst_LogicUnit/registers_reg[10][16]
INFO: [Physopt 32-952] Improved path group WNS = -0.476. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[10]__0[16].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[3]__0[24]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[3][24].
INFO: [Physopt 32-952] Improved path group WNS = -0.476. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[3]__0[24].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[3]__0[24].  Re-placed instance inst_LogicUnit/registers_reg[3][24]
INFO: [Physopt 32-952] Improved path group WNS = -0.456. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[3]__0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[21][24].
INFO: [Physopt 32-952] Improved path group WNS = -0.447. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[26]__0[16].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.430. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[1][12]_i_2_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[1][12]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.428. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_5_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.349. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[27]__0[28].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.309. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.298. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.294. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[28]__0[12]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[28][12].
INFO: [Physopt 32-952] Improved path group WNS = -0.275. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_17_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_25_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1]0[16].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.252. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[3]_i_8_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[15]_i_14_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[25]__0[17].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[27]__0[17].  Re-placed instance inst_LogicUnit/registers_reg[27][17]
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[27]__0[17].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.240. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_12_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.240. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_12_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.237. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][13]_i_23_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0[17]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.236. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[30]__0[5].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[21][19]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[21][19].
INFO: [Physopt 32-952] Improved path group WNS = -0.229. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[21][19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[3]_i_6_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/dm_addr[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/dm_addr[3]_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.229. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_29[3].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[6].  Re-placed instance inst_LogicUnit/registers_reg[31][6]
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[8]__0[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_18_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][7]_i_42_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_1_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.219. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[15]_i_14_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/dm_addr[15]_i_14_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/dm_addr[15]_i_14_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.214. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_29[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.209. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.206. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][17]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][17]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][17]_i_28_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][17]_i_32_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.206. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][17]_i_43_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[22][10]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[22][10].
INFO: [Physopt 32-952] Improved path group WNS = -0.203. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[22][10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[10]__0[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][19]_i_4_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.202. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][19]_i_14_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.191. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][15]_i_15_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[31]__0[6]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[31][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.189. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[6].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_3_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.183. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[3]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[1]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[1]_i_11_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.177. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[27]__0[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][6]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][6]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][6]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[1][6]_i_21_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][6]_i_30_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][6]_i_36_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.172. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add_reg[16]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add_reg[16]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[16]_i_3_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.171. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[16]_i_6_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.163. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][28]_i_4_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[1][28]_i_4_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[1][28]_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.161. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][28]_i_10_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[4]__0[14].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[1][14]_i_1_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[1][14]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][14]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[5]__0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][24]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][24]_i_5_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[1][24]_i_5_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[1][24]_i_5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.156. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][25]_i_16_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.152. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[16]__0[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[16]__0[19].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[1][5]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[1][5]_i_4
INFO: [Physopt 32-952] Improved path group WNS = -0.143. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][5]_i_4_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[15][30]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[15][30].
INFO: [Physopt 32-952] Improved path group WNS = -0.142. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[15][30].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[28]__0[9].  Re-placed instance inst_LogicUnit/registers_reg[28][9]
INFO: [Physopt 32-952] Improved path group WNS = -0.137. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[9].
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[1][28]_i_4_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[1][28]_i_4_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.133. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][28]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[26]__0[22].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[18]__0[28]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[18][28].
INFO: [Physopt 32-952] Improved path group WNS = -0.131. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: CLK_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[13]__0[12].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[8]__0[29]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[8][29].
INFO: [Physopt 32-952] Improved path group WNS = -0.127. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[8]__0[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][12]_i_18_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][7]_i_42_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_3_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.126. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[29]_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][8]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][8]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][8]_i_14_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.124. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][9]_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[26]__0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_17_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_25_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1]0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/dm_addr[3]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[1]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_add[1]_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1][16]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: CLK_IBUF.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.124 | TNS=-2.562 | WHS=0.049 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2039.602 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: 19e54b1fe

Time (s): cpu = 00:01:56 ; elapsed = 00:01:27 . Memory (MB): peak = 2039.602 ; gain = 132.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2039.602 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.124 | TNS=-2.562 | WHS=0.049 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.533  |         82.891  |            0  |              0  |                    51  |           0  |           1  |  00:01:27  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2039.602 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19e54b1fe

Time (s): cpu = 00:01:56 ; elapsed = 00:01:27 . Memory (MB): peak = 2039.602 ; gain = 132.039
INFO: [Common 17-83] Releasing license: Implementation
636 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 2039.602 ; gain = 132.039
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_postroute_physopted.rpt -pb GPIO_demo_bus_skew_postroute_physopted.pb -rpx GPIO_demo_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2046.746 ; gain = 7.145
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 2052.102 ; gain = 5.355
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.102 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2052.102 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2052.102 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2052.102 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2052.102 ; gain = 5.355
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPIO_demo.bit...
Writing bitstream ./GPIO_demo.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
653 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2423.035 ; gain = 370.934
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 14:07:26 2025...
