# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../Sources" --include "../../../../../aFIFO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../aFIFO.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../../aFIFO.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../../aFIFO.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"aFIFO_tb_time_impl.v" \
"../../../../../../../Sources/General/aFIFO.v" \
"../../../../../../../Sources/TB/aFIFO_tb.v" \

# Do not sort compile order
nosort
