#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr  9 18:37:39 2025
# Process ID: 8728
# Current directory: Z:/25Spring/Vivado_lab/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log alu_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_test_top.tcl
# Log file: Z:/25Spring/Vivado_lab/project_1/project_1.runs/synth_1/alu_test_top.vds
# Journal file: Z:/25Spring/Vivado_lab/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu_test_top.tcl -notrace
Command: synth_design -top alu_test_top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 822.008 ; gain = 177.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_test_top' [Z:/25Spring/Vivado_lab/lab1/src/alu_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [Z:/25Spring/Vivado_lab/lab1/src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [Z:/25Spring/Vivado_lab/lab1/src/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [Z:/25Spring/Vivado_lab/lab1/src/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:22]
INFO: [Synth 8-226] default block is never used [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (2#1) [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (3#1) [Z:/25Spring/Vivado_lab/lab1/src/display.v:22]
WARNING: [Synth 8-3848] Net led_pin in module/entity alu_test_top does not have driver. [Z:/25Spring/Vivado_lab/lab1/src/alu_test_top.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_test_top' (4#1) [Z:/25Spring/Vivado_lab/lab1/src/alu_test_top.v:23]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[0]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[1]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[2]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[3]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[4]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[5]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[6]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[7]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[8]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[9]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[10]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[11]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[12]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[13]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[14]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[15]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port dip_pin[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 887.164 ; gain = 242.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 887.164 ; gain = 242.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 887.164 ; gain = 242.902
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]
Finished Parsing XDC File [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 979.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 979.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 979.816 ; gain = 335.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 979.816 ; gain = 335.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 979.816 ; gain = 335.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 979.816 ; gain = 335.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design alu_test_top has port seg_data_0_pin[7] driven by constant 0
WARNING: [Synth 8-3917] design alu_test_top has port seg_data_1_pin[7] driven by constant 0
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[0]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[1]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[2]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[3]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[4]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[5]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[6]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[7]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[8]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[9]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[10]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[11]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[12]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[13]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[14]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port led_pin[15]
WARNING: [Synth 8-3331] design alu_test_top has unconnected port dip_pin[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 979.816 ; gain = 335.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 990.035 ; gain = 345.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 990.184 ; gain = 345.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.090 ; gain = 357.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    15|
|5     |LUT3   |    16|
|6     |LUT4   |    16|
|7     |LUT5   |     5|
|8     |LUT6   |    45|
|9     |FDCE   |    19|
|10    |FDRE   |    12|
|11    |IBUF   |    11|
|12    |OBUF   |    24|
|13    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   187|
|2     |  display |display |   135|
|3     |    U4    |seg7    |     7|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1017.887 ; gain = 373.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1017.887 ; gain = 280.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1017.887 ; gain = 373.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1031.379 ; gain = 648.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/25Spring/Vivado_lab/project_1/project_1.runs/synth_1/alu_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_test_top_utilization_synth.rpt -pb alu_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 18:38:28 2025...
