#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 10 02:11:48 2019
# Process ID: 17372
# Current directory: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent352 C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.xpr
# Log file: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/vivado.log
# Journal file: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_0
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_1
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_2
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_3
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_4
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_5
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_6
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_7
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_8
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_9
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_10
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_11
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_12
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_13
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_14
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_15
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_16
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_17
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_18
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_19
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_20
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_21
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_22
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_23
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_24
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_25
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_26
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_27
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_28
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_29
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_30
Adding component instance block -- xilinx.com:user:FullAdder1:1.0 - FullAdder1_31
Successfully read diagram <FullAdder32> from BD file <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd>
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
startgroup
set_property location {2 291 221} [get_bd_cells FullAdder1_9]
set_property location {1 111 221} [get_bd_cells FullAdder1_8]
set_property location {3 471 221} [get_bd_cells FullAdder1_10]
endgroup
create_bd_port -dir I -from 31 -to 0 A
create_bd_port -dir I -from 31 -to 0 B
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_1/A]
set_property location {6 3} [get_bd_ports B]
set_property location {-23 -45} [get_bd_ports A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_2/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_3/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_4/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_5/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_6/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_7/A]
startgroup
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_0/B]
endgroup
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_1/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_2/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_3/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_4/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_5/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_6/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_7/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_8/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_9/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_10/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_11/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_12/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_13/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_14/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_15/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_16/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_17/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_18/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_19/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_20/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_21/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_22/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_23/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_24/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_25/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_26/B]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_27/A]
connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_27/B]
delete_bd_objs [get_bd_nets B_1]
set_property location {46 72} [get_bd_ports B]
undo
INFO: [Common 17-17] undo 'set_property location {46 72} [get_bd_ports B]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets B_1]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets B_1]'
redo
INFO: [Common 17-16] redo 'set_property location {46 72} [get_bd_ports B]'
undo
INFO: [Common 17-17] undo 'set_property location {46 72} [get_bd_ports B]'
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_8/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_9/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_10/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_11/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_12/A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_13/A]
disconnect_bd_net /A_1 [get_bd_ports A]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/A
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/A
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_ports A]
set_property USER_COMMENTS.comment_0 {}  [get_bd_ports A]
create_bd_cell -type hier hier_0
/hier_0
undo
INFO: [Common 17-17] undo 'create_bd_cell -type hier hier_0'
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {}  [get_bd_ports A]'
undo
INFO: [Common 17-17] undo 'set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_ports A]'
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /A_1 [get_bd_ports A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_13/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_12/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_11/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_10/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_9/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_8/A]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets B_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_27/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_27/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_26/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_25/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_24/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_23/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_22/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_21/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_20/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_19/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_18/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_17/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_16/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_15/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_14/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_13/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_12/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_11/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_10/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_9/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_8/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_7/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_6/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_5/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_4/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_3/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_2/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_1/B]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins FullAdder1_0/B]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_7/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_6/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_5/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_4/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_3/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_2/A]'
undo
INFO: [Common 17-17] undo 'set_property location {-23 -45} [get_bd_ports A]'
undo
INFO: [Common 17-17] undo 'set_property location {6 3} [get_bd_ports B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_1/A]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]'
undo
INFO: [Common 17-17] undo 'create_bd_port -dir I -from 31 -to 0 B'
undo
INFO: [Common 17-17] undo 'create_bd_port -dir I -from 31 -to 0 A'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {3 471 221} [get_bd_cells FullAdder1_10]'
INFO: [Common 17-17] undo 'set_property location {1 111 221} [get_bd_cells FullAdder1_8]'
INFO: [Common 17-17] undo 'set_property location {2 291 221} [get_bd_cells FullAdder1_9]'
INFO: [Common 17-17] undo 'startgroup'
create_bd_port -dir I -from 31 -to 0 A
set_property location {-77 34} [get_bd_ports A]
set_property location {-64 -60} [get_bd_ports A]
create_bd_cell -type hier hier_0
/hier_0
set_property location {1.5 223 -76} [get_bd_cells hier_0]
set_property location {27 -85} [get_bd_ports A]
undo
INFO: [Common 17-17] undo 'set_property location {27 -85} [get_bd_ports A]'
undo
INFO: [Common 17-17] undo 'set_property location {1.5 223 -76} [get_bd_cells hier_0]'
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]
delete_bd_objs [get_bd_cells hier_0]
set_property location {8 1479 245} [get_bd_cells FullAdder1_15]
set_property location {8 1488 377} [get_bd_cells FullAdder1_23]
set_property location {8 1485 419} [get_bd_cells FullAdder1_23]
set_property location {8 1496 546} [get_bd_cells FullAdder1_31]
set_property location {8 1488 577} [get_bd_cells FullAdder1_31]
set_property location {8 1490 561} [get_bd_cells FullAdder1_31]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_1/A]
save_bd_design
Wrote  : <C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.srcs\sources_1\bd\FullAdder32\FullAdder32.bd> 
Wrote  : <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/ui/bd_5588d11e.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

generate_target all [get_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd]
INFO: [BD 41-1662] The design 'FullAdder32.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

Wrote  : <C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.srcs\sources_1\bd\FullAdder32\FullAdder32.bd> 
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.v
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/sim/FullAdder32.v
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hdl/FullAdder32_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_31 .
Exporting to file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32.hwh
Generated Block Design Tcl file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32_bd.tcl
Generated Hardware Definition File C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.hwdef
export_ip_user_files -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
delete_bd_objs [get_bd_ports A]
generate_target all [get_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/FullAdder1_0/A
/FullAdder1_0/B
/FullAdder1_0/CI
/FullAdder1_1/A
/FullAdder1_1/B
/FullAdder1_2/A
/FullAdder1_2/B
/FullAdder1_3/A
/FullAdder1_3/B
/FullAdder1_4/A
/FullAdder1_4/B
/FullAdder1_5/A
/FullAdder1_5/B
/FullAdder1_6/A
/FullAdder1_6/B
/FullAdder1_7/A
/FullAdder1_7/B
/FullAdder1_8/A
/FullAdder1_8/B
/FullAdder1_9/A
/FullAdder1_9/B
/FullAdder1_10/A
/FullAdder1_10/B
/FullAdder1_11/A
/FullAdder1_11/B
/FullAdder1_12/A
/FullAdder1_12/B
/FullAdder1_13/A
/FullAdder1_13/B
/FullAdder1_14/A
/FullAdder1_14/B
/FullAdder1_15/A
/FullAdder1_15/B
/FullAdder1_16/A
/FullAdder1_16/B
/FullAdder1_17/A
/FullAdder1_17/B
/FullAdder1_18/A
/FullAdder1_18/B
/FullAdder1_19/A
/FullAdder1_19/B
/FullAdder1_20/A
/FullAdder1_20/B
/FullAdder1_21/A
/FullAdder1_21/B
/FullAdder1_22/A
/FullAdder1_22/B
/FullAdder1_23/A
/FullAdder1_23/B
/FullAdder1_24/A
/FullAdder1_24/B
/FullAdder1_25/A
/FullAdder1_25/B
/FullAdder1_26/A
/FullAdder1_26/B
/FullAdder1_27/A
/FullAdder1_27/B
/FullAdder1_28/A
/FullAdder1_28/B
/FullAdder1_29/A
/FullAdder1_29/B
/FullAdder1_30/A
/FullAdder1_30/B
/FullAdder1_31/A
/FullAdder1_31/B

WARNING: [BD 41-597] NET <A_1> has no source
Wrote  : <C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.srcs\sources_1\bd\FullAdder32\FullAdder32.bd> 
Wrote  : <C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/ui/bd_5588d11e.ui> 
WARNING: [BD 41-166] Source port for the net:A_1 is NULL! Connection will be grounded!
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.v
WARNING: [BD 41-166] Source port for the net:A_1 is NULL! Connection will be grounded!
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/sim/FullAdder32.v
VHDL Output written to : C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hdl/FullAdder32_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1_31 .
Exporting to file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32.hwh
Generated Block Design Tcl file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/hw_handoff/FullAdder32_bd.tcl
Generated Hardware Definition File C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/synth/FullAdder32.hwdef
export_ip_user_files -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
delete_bd_objs [get_bd_nets A_1]
create_bd_port -dir I -from 31 -to 0 -type data A
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]
set_property LEFT 0 [get_bd_ports /A]
set_property LEFT 31 [get_bd_ports /A]
set_property location {-70 76} [get_bd_ports A]
create_bd_port -dir I a0
set_property location {-143 116} [get_bd_ports A]
set_property NAME {A[0:0]} [get_bd_ports /a0]
ERROR: [BD 41-174] The name 'A[0:0]' contains illegal characters.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property location {1 129 160} [get_bd_cells FullAdder1_1]
undo
INFO: [Common 17-17] undo 'set_property location {1 129 160} [get_bd_cells FullAdder1_1]'
undo
INFO: [Common 17-17] undo 'set_property location {-143 116} [get_bd_ports A]'
set_property location {1 91 118} [get_bd_cells FullAdder1_0]
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/FullAdder32.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/FullAdder32.v
open_bd_design {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd] -no_script -reset -force -quiet
remove_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/FullAdder32/FullAdder32.bd
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
set_property  ip_repo_paths  {c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FullAdder1:1.0'. The one found in IP location 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0' will take precedence over the same IP in location c:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder1/FullAdder1.srcs
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FullAdder1:1.0'. The one found in IP location 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0' will take precedence over the same IP in location c:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder1/FullAdder1.srcs
set_property  ip_repo_paths  c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0'.
update_compile_order -fileset sim_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0'.
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 03:13:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/synth_1/runme.log
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_0 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_0'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_1 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_1'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_1'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_2 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_2'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_2'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_3 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_3'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_3'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_4 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_4'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_4'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_4'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_5 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_5'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_5'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_5'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_6 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_6'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_6'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_6'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FullAdder1:1.0 FullAdder1_0
endgroup
set_property location {0.5 -367 -500} [get_bd_cells FullAdder1_0]
set_property location {0.5 -580 -607} [get_bd_cells FullAdder1_0]
create_bd_port -dir I -from 31 -to 0 A
set_property location {-959 -702} [get_bd_ports A]
connect_bd_net [get_bd_ports A] [get_bd_pins FullAdder1_0/A]
set_property location {-934 -708} [get_bd_ports A]
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_7 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_7'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_7'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_7'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_8 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_8'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_8'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_8'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/bd/design_1/design_1.bd
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_9 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_9'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_9'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_9'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_10 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_10'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_10'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_10'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_10'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_10'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_11 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_11'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_11'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_11'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_11'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_11'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_12 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_12'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_12'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_12'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_12'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_13 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_13'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_13'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_13'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_13'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_13'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_14 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_14'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_14'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_14'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_14'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_14'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_15 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_15'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_15'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_15'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_15'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_15'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_16 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_16'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_16'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_16'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_17 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_17'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_17'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_17'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_17'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_17'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_18 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_18'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_18'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_18'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_18'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_18'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_19 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_19'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_19'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_19'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_19'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_19'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_20 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_20'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_20'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_20'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_20'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_20'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder1_21 -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_21'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder1_21'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder1_21'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder1_21'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder1_21'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci] -no_script -reset -force -quiet
remove_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci] -no_script -reset -force -quiet
remove_files  {c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_11/FullAdder1_11.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_12/FullAdder1_12.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_13/FullAdder1_13.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_14/FullAdder1_14.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_15/FullAdder1_15.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_16/FullAdder1_16.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_17/FullAdder1_17.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_18/FullAdder1_18.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_19/FullAdder1_19.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_20/FullAdder1_20.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_21/FullAdder1_21.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_3/FullAdder1_3.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_4/FullAdder1_4.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_5/FullAdder1_5.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_6/FullAdder1_6.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_7/FullAdder1_7.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_8/FullAdder1_8.xci}
WARNING: [Vivado 12-818] No files matched 'c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_10/FullAdder1_10.xci'
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci] -no_script -reset -force -quiet
remove_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_9/FullAdder1_9.xci
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
set_property -dict [list CONFIG.Component_Name {FullAdder}] [get_ips FullAdder]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'FullAdder' to 'FullAdder' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/FullAdder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder'...
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/FullAdder.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/FullAdder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/FullAdder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/FullAdder.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci] -no_script -reset -force -quiet
remove_files  {c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_0/FullAdder1_0.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_1/FullAdder1_1.xci c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder1_2/FullAdder1_2.xci}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_project FullSuber32 C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0'.
create_ip -name FullAdder1 -vendor xilinx.com -library user -version 1.0 -module_name FullAdder -dir C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore
set_property -dict [list CONFIG.Component_Name {FullAdder}] [get_ips FullAdder]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'FullAdder' to 'FullAdder' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/FullAdder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/FullAdder.xci]
generate_target all [get_files  c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/FullAdder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FullAdder'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FullAdder'...
export_ip_user_files -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/FullAdder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/FullAdder.xci] -directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.ip_user_files -ipstatic_source_dir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.cache/compile_simlib/modelsim} {questa=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.cache/compile_simlib/questa} {riviera=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.cache/compile_simlib/riviera} {activehdl=C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_project Fullmul C:/Users/22321/Desktop/project/vivado/Exp/2/Fullmul -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/2/Fullmul/Fullmul.srcs/sources_1/new
close [ open C:/Users/22321/Desktop/project/vivado/Exp/2/Fullmul/Fullmul.srcs/sources_1/new/Fullmul.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/2/Fullmul/Fullmul.srcs/sources_1/new/Fullmul.v
update_compile_order -fileset sources_1
current_project FullSuber32
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v
update_compile_order -fileset sources_1
current_project FullAdder32
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/hex_dp.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/hex_dp.v
update_compile_order -fileset sources_1
current_project FullSuber32
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2458] undeclared symbol B2, assumed default net type wire [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 6
[Sun Nov 10 06:23:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2458] undeclared symbol B2, assumed default net type wire [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'B2' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
ERROR: [VRFC 10-3161] cannot assign to memory 'B2' directly [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:33]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:33]
ERROR: [VRFC 10-2865] module 'FullSuber32' ignored due to previous errors [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2922] 'FullSuber32_default' expects 7 arguments [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xsim.dir/add_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xsim.dir/add_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 10 06:25:19 2019. For additional details about this file, please refer to the WebTalk help file at D:/develop/SDX/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 10 06:25:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.430 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 6
[Sun Nov 10 06:34:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FullSuber32 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top add [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_behav xil_defaultlib.add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_behav -key {Behavioral:sim_1:Functional:add} -tclbatch {add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.hex_dp
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 10 06:53:31 2019. For additional details about this file, please refer to the WebTalk help file at D:/develop/SDX/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 10 06:53:31 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2033.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.430 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'A' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:31]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'B' is not permitted [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:31]
ERROR: [VRFC 10-2922] 'FullSuber32_default' expects 7 arguments [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project FullAdder32
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/add.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/add.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xelab -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.441 ; gain = 17.777
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 10 07:06:47 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2033.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2033.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2033.430 ; gain = 0.000
current_project FullSuber32
launch_runs synth_1 -jobs 6
[Sun Nov 10 08:31:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Nov 10 08:33:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2042.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2151.547 ; gain = 118.117
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2686.500 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2686.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {A[3]} R2
place_ports {A[2]} T1
place_ports {A[1]} U1
place_ports {A[0]} W2
place_ports {B[3]} R3
place_ports {B[2]} T2
place_ports {B[1]} T3
place_ports {B[0]} V2
place_ports {S[3]} L1
place_ports {S[2]} P1
place_ports {S[1]} N3
place_ports {S[0]} P3
set_property IOSTANDARD LVCMOS18 [get_ports [list {S[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {S[2]}]]
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc w ]
add_files -fileset constrs_1 C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc
set_property target_constrs_file C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 08:37:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 08:37:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
close_design
set_property package_pin "" [get_ports [list  {A[3]}]]
set_property SLEW SLOW [get_ports [list {segs[7]} {segs[6]} {segs[5]} {segs[4]} {segs[3]} {segs[2]} {segs[1]} {segs[0]}]]
set_property package_pin "" [get_ports [list  {A[3]}]]
place_ports {A[3]} R2
place_ports {A[2]} T1
set_property package_pin "" [get_ports [list  {A[1]}]]
set_property package_pin "" [get_ports [list  {A[0]}]]
place_ports {A[1]} U1
set_property package_pin "" [get_ports [list  {A[1]}]]
set_property package_pin "" [get_ports [list  {A[0]}]]
place_ports {A[1]} U1
place_ports {A[0]} W2
place_ports {B[3]} R3
place_ports {B[2]} T2
place_ports {B[1]} T3
place_ports {B[0]} V2
place_ports {S[3]} L1
place_ports {S[2]} P1
place_ports {S[1]} N3
place_ports {S[0]} P3
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 08:42:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {A[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {S[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {col[7]} {col[6]} {col[5]} {col[4]} {col[3]} {col[2]} {col[1]} {col[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {S[3]} {S[2]} {S[1]} {S[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segs[7]} {segs[6]} {segs[5]} {segs[4]} {segs[3]} {segs[2]} {segs[1]} {segs[0]}]]
place_ports {segs[7]} W7
place_ports {segs[6]} W6
place_ports {segs[5]} U8
place_ports {segs[4]} V8
place_ports {segs[3]} V5
place_ports {segs[3]} U5
place_ports {segs[2]} V5
place_ports {segs[1]} U7
set_property package_pin "" [get_ports [list  {segs[0]}]]
place_ports {segs[0]} V7
set_property package_pin "" [get_ports [list  {col[7]}]]
save_constraints
set_property package_pin "" [get_ports [list  {col[4]}]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 16:52:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 16:55:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 16:56:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 16:57:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3144.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3144.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property package_pin "" [get_ports [list  {col[0]}]]
place_ports {col[3]} W4
endgroup
place_ports {col[1]} U4
place_ports {col[0]} U2
place_ports {sw[1]} V16
place_ports {sw[0]} V17
save_constraints
set_property is_loc_fixed true [get_ports [list  {col[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[1]} {sw[0]}]]
set_property is_loc_fixed false [get_ports [list  {sw[1]}]]
set_property is_loc_fixed true [get_ports [list  {sw[1]}]]
set_property is_loc_fixed false [get_ports [list  {sw[1]} {sw[0]}]]
set_property is_loc_fixed true [get_ports [list  {sw[1]} {sw[0]}]]
set_property is_loc_fixed false [get_ports [list  {sw[1]} {sw[0]}]]
set_property is_loc_fixed true [get_ports [list  {sw[1]} {sw[0]}]]
set_property is_loc_fixed true [get_ports [list  CO]]
set_property is_loc_fixed true [get_ports [list  overflow]]
set_property is_loc_fixed false [get_ports [list  overflow]]
set_property is_loc_fixed false [get_ports [list  CO]]
startgroup
set_property package_pin "" [get_ports [list  {sw[0]}]]
place_ports sub V17
endgroup
set_property is_loc_fixed true [get_ports [list  overflow]]
set_property is_loc_fixed false [get_ports [list  overflow]]
set_property is_loc_fixed true [get_ports [list  overflow]]
set_property is_loc_fixed false [get_ports [list  overflow]]
set_property package_pin "" [get_ports [list  {sw[0]}]]
place_ports {sw[1]} W16
place_ports {sw[0]} V16
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list sub]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CO]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sub]]
set_property IOSTANDARD LVCMOS33 [get_ports [list overflow]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 17:05:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:07:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3235.598 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3235.598 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4099.223 ; gain = 880.590
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property is_loc_fixed true [get_ports [list  clk]]
set_property OFFCHIP_TERM NONE [get_ports [list clk]]
set_property PULLTYPE NONE [get_ports [list clk]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:09:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:27:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:27:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:29:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:29:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:36:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:36:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:46:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:46:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:51:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:51:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 17:57:16 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 17:57:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 18:02:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5271.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5271.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 18:06:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
WARNING: [Vivado 12-584] No ports matched 'S[3]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[2]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[3]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[1]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S[0]'. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5271.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 18:09:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 18:09:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
save_wave_config {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
set_property xsim.view C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2922] 'FullSuber32_default' expects 6 arguments [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
WARNING: Simulation object /testbench/CO was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSuber32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullSuber32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
WARNING: Simulation object /testbench/CO was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
save_wave_config {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project FullAdder32
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xelab -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xelab -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 19:26:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xelab -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/constrs_1
file mkdir C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/constrs_1/new
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/constrs_1/new/cons.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 19:41:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/synth_1/runme.log
[Sun Nov 10 19:41:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 19:44:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/synth_1/runme.log
[Sun Nov 10 19:44:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 19:47:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 19:50:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/synth_1/runme.log
[Sun Nov 10 19:50:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project FullSuber32
close [ open C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v w ]
add_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v] -no_script -reset -force -quiet
remove_files  C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullSuber32.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sub' is not permitted [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5271.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 20:41:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 20:41:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.runs\impl_1\add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
current_project FullAdder32
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
"xelab -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ffceb53f8264ec390ea965c3fb1e8f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5271.066 ; gain = 0.000
current_project FullSuber32
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_design
current_project FullAdder32
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project FullSuber32
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5271.066 ; gain = 0.000
save_wave_config {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5271.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/develop/SDX/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
"xelab -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/develop/SDX/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2a0d7462127e4ed8a59a841b155f5bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder32_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5271.066 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project FullAdder32
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project FullSuber32
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullAdder32/FullAdder32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:\Users\22321\Desktop\project\vivado\Exp\Exp2\FullAdder32\FullAdder32.runs\impl_1\add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 22:04:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 22:04:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Nov 10 22:08:16 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Nov 10 22:09:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 10 22:10:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5271.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 22:12:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 22:12:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 22:17:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 22:17:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Nov 10 22:28:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/runme.log
[Sun Nov 10 22:28:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89AE9A
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/impl_1/add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
