{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528479330237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528479330238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 14:35:30 2018 " "Processing started: Fri Jun  8 14:35:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528479330238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528479330238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528479330239 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528479330394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_500.v 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/serial_to_parallel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_subsystem " "Found entity 1: dsp_subsystem" {  } { { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_machine " "Found entity 1: echo_machine" {  } { { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potato.v 1 1 " "Found 1 design units, including 1 entities, in source file potato.v" { { "Info" "ISGN_ENTITY_NAME" "1 potato " "Found entity 1: potato" {  } { { "potato.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/potato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drive.v 1 1 " "Found 1 design units, including 1 entities, in source file drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 drive " "Found entity 1: drive" {  } { { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister2 " "Found entity 1: shiftregister2" {  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479330837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479330837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528479330920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:b2v_inst4 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:b2v_inst4\"" {  } { { "system.v" "b2v_inst4" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(81) " "Verilog HDL assignment warning at CLOCK_500.v(81): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330926 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(87) " "Verilog HDL assignment warning at CLOCK_500.v(87): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330926 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(98) " "Verilog HDL assignment warning at CLOCK_500.v(98): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330926 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(121) " "Verilog HDL assignment warning at CLOCK_500.v(121): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330926 "|system|CLOCK_500:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:b2v_inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:b2v_inst\"" {  } { { "system.v" "b2v_inst" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330928 "|system|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330928 "|system|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330928 "|system|i2c:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:b2v_inst1 " "Elaborating entity \"keytr\" for hierarchy \"keytr:b2v_inst1\"" {  } { { "system.v" "b2v_inst1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330930 "|system|keytr:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (11)" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479330930 "|system|keytr:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_parallel serial_to_parallel:b2v_inst37 " "Elaborating entity \"serial_to_parallel\" for hierarchy \"serial_to_parallel:b2v_inst37\"" {  } { { "system.v" "b2v_inst37" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp_subsystem dsp_subsystem:dsp_instance " "Elaborating entity \"dsp_subsystem\" for hierarchy \"dsp_subsystem:dsp_instance\"" {  } { { "system.v" "dsp_instance" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_machine dsp_subsystem:dsp_instance\|echo_machine:param " "Elaborating entity \"echo_machine\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\"" {  } { { "dsp_subsystem.v" "param" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift " "Elaborating entity \"shiftregister\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\"" {  } { { "echo_machine.v" "myshift" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479330936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "ALTSHIFT_TAPS_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 64 " "Parameter \"number_of_taps\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 64 " "Parameter \"tap_distance\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331022 ""}  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479331022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_32v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_32v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_32v " "Found entity 1: shift_taps_32v" {  } { { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_32v dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated " "Elaborating entity \"shift_taps_32v\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qea1 " "Found entity 1: altsyncram_qea1" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qea1 dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2 " "Elaborating entity \"altsyncram_qea1\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\"" {  } { { "db/shift_taps_32v.tdf" "altsyncram2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dmf " "Found entity 1: cntr_dmf" {  } { { "db/cntr_dmf.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_dmf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dmf dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1 " "Elaborating entity \"cntr_dmf\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\"" {  } { { "db/shift_taps_32v.tdf" "cntr1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_acc dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\|cmpr_acc:cmpr5 " "Elaborating entity \"cmpr_acc\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\|cmpr_acc:cmpr5\"" {  } { { "db/cntr_dmf.tdf" "cmpr5" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_dmf.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter dsp_subsystem:dsp_instance\|fir_filter:param2 " "Elaborating entity \"fir_filter\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\"" {  } { { "dsp_subsystem.v" "param2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(27) " "Verilog HDL assignment warning at fir_filter.v(27): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(31) " "Verilog HDL assignment warning at fir_filter.v(31): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(35) " "Verilog HDL assignment warning at fir_filter.v(35): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(43) " "Verilog HDL assignment warning at fir_filter.v(43): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(47) " "Verilog HDL assignment warning at fir_filter.v(47): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(51) " "Verilog HDL assignment warning at fir_filter.v(51): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479331441 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\"" {  } { { "fir_filter.v" "mult1\[0\].mult1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "lpm_mult_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331459 ""}  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479331459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_34n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_34n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_34n " "Found entity 1: mult_34n" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_34n dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated " "Elaborating entity \"mult_34n\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drive dsp_subsystem:dsp_instance\|drive:param3 " "Elaborating entity \"drive\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\"" {  } { { "dsp_subsystem.v" "param3" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister2 dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2 " "Elaborating entity \"shiftregister2\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\"" {  } { { "drive.v" "myshift2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister2.v" "ALTSHIFT_TAPS_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 8 " "Parameter \"number_of_taps\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 8 " "Parameter \"tap_distance\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331864 ""}  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479331864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vuu dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated " "Elaborating entity \"shift_taps_vuu\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8a1 " "Found entity 1: altsyncram_o8a1" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479331971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479331971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8a1 dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2 " "Elaborating entity \"altsyncram_o8a1\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\"" {  } { { "db/shift_taps_vuu.tdf" "altsyncram2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479331972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okf " "Found entity 1: cntr_okf" {  } { { "db/cntr_okf.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_okf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479332015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479332015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okf dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1 " "Elaborating entity \"cntr_okf\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\"" {  } { { "db/shift_taps_vuu.tdf" "cntr1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479332016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479332054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479332054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\|cmpr_7cc:cmpr6 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\|cmpr_7cc:cmpr6\"" {  } { { "db/cntr_okf.tdf" "cmpr6" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_okf.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479332055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_to_serial parallel_to_serial:b2v_inst38 " "Elaborating entity \"parallel_to_serial\" for hierarchy \"parallel_to_serial:b2v_inst38\"" {  } { { "system.v" "b2v_inst38" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479332057 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[112\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[112\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 3398 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[113\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[113\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 3428 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1008\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1008\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 30278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1009\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1009\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 30308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[0\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 38 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[1\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 68 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[16\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 518 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[17\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 548 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[32\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 998 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[33\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1028 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[48\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[48\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1478 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[49\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[49\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1508 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[64\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[64\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1958 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[65\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[65\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1988 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[80\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[80\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2438 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[81\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[81\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2468 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[96\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[96\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2918 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[97\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[97\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2948 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[0\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 38 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 68 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[16\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[17\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[32\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[33\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[48\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[48\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[49\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[49\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[64\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[64\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[65\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[65\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[80\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[80\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[81\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[81\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[96\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[96\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[97\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[97\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[112\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[112\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[113\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[113\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[128\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[128\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[129\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[129\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[144\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[144\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[145\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[145\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[160\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[160\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[161\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[161\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[176\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[176\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[177\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[177\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[192\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[192\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[193\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[193\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[208\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[208\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[209\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[209\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[224\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[224\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6758 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[225\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[225\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6788 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[240\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[240\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7238 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[241\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[241\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7268 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[256\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[256\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7718 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[257\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[257\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7748 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[272\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[272\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8198 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[273\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[273\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8228 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[288\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[288\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8678 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[289\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[289\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8708 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[304\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[304\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9158 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[305\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[305\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9188 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[320\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[320\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9638 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[321\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[321\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9668 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[336\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[336\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10118 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[337\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[337\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10148 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[352\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[352\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10598 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[353\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[353\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10628 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[368\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[368\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11078 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[369\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[369\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11108 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[384\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[384\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11558 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[385\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[385\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11588 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[400\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[400\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12038 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[401\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[401\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12068 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[416\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[416\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[417\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[417\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[432\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[432\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[433\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[433\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[448\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[448\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[449\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[449\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[464\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[464\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[465\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[465\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[480\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[480\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[481\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[481\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[496\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[496\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[497\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[497\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[512\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[512\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[513\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[513\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[528\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[528\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[529\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[529\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[544\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[544\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[545\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[545\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[560\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[560\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[561\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[561\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[576\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[576\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[577\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[577\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[592\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[592\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[593\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[593\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[608\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[608\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[609\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[609\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[624\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[624\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18758 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[625\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[625\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18788 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[640\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[640\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19238 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[641\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[641\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19268 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[656\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[656\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19718 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[657\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[657\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19748 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[672\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[672\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20198 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[673\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[673\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20228 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[688\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[688\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20678 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[689\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[689\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20708 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[704\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[704\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21158 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[705\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[705\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21188 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[720\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[720\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21638 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[721\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[721\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21668 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[736\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[736\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22118 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[737\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[737\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22148 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[752\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[752\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22598 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[753\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[753\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22628 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[768\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[768\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23078 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[769\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[769\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23108 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[784\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[784\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23558 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[785\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[785\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23588 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[800\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[800\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24038 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[801\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[801\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24068 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[816\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[816\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[817\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[817\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[832\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[832\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[833\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[833\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[848\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[848\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[849\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[849\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[864\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[864\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[865\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[865\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[880\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[880\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[881\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[881\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[896\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[896\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[897\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[897\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[912\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[912\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[913\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[913\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[928\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[928\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[929\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[929\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[944\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[944\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[945\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[945\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[960\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[960\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[961\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[961\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[976\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[976\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[977\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[977\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[992\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[992\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[993\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[993\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479332764 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a993"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1528479332764 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1528479332764 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dsp_subsystem:dsp_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsp_subsystem:dsp_instance\|Mult0\"" {  } { { "dsp_subsystem.v" "Mult0" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479333654 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528479333654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333676 ""}  } { { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479333676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pah " "Found entity 1: add_sub_pah" {  } { { "db/add_sub_pah.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/add_sub_pah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479333748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479333748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479333797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479333797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs dsp_subsystem:dsp_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsp_subsystem:dsp_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479333803 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "30 " "Converted 30 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 65 " "Used 65 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 65 65 " "Used 65 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 65 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "30 " "Converted the following 30 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1528479334150 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 35 " "Used 35 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 35 35 " "Used 35 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 35 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1528479334150 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1528479334150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334210 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_dhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_dhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_dhh1 " "Found entity 1: mac_mult_dhh1" {  } { { "db/mac_mult_dhh1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_mult_dhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479334248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479334248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbo " "Found entity 1: mult_tbo" {  } { { "db/mult_tbo.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_tbo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479334294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479334294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334318 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_8n82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_8n82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_8n82 " "Found entity 1: mac_out_8n82" {  } { { "db/mac_out_8n82.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_out_8n82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479334356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479334356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334363 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_35h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_35h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_35h1 " "Found entity 1: mac_mult_35h1" {  } { { "db/mac_mult_35h1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_mult_35h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479334402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479334402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334473 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334505 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334538 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334570 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334606 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334642 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479334678 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479334678 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528479336976 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12360 " "Ignored 12360 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "420 " "Ignored 420 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1528479337111 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "11940 " "Ignored 11940 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1528479337111 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1528479337111 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 72 -1 0 } } { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "parallel_to_serial.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/parallel_to_serial.v" 24 -1 0 } } { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 68 -1 0 } } { "serial_to_parallel.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/serial_to_parallel.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1528479337469 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1528479337469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528479341711 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528479342602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528479343396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479343396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11487 " "Implemented 11487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528479344274 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528479344274 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528479344274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10395 " "Implemented 10395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528479344274 ""} { "Info" "ICUT_CUT_TM_RAMS" "1008 " "Implemented 1008 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528479344274 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1528479344274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528479344274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479344349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:35:44 2018 " "Processing ended: Fri Jun  8 14:35:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479344349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479344349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479344349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528479344349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528479346083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528479346084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 14:35:45 2018 " "Processing started: Fri Jun  8 14:35:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528479346084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528479346084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528479346085 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528479346110 ""}
{ "Info" "0" "" "Project  = DE2_i2sound" {  } {  } 0 0 "Project  = DE2_i2sound" 0 0 "Fitter" 0 0 1528479346111 ""}
{ "Info" "0" "" "Revision = DE2_i2sound" {  } {  } 0 0 "Revision = DE2_i2sound" 0 0 "Fitter" 0 0 1528479346112 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1528479346614 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_i2sound EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_i2sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528479346755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528479346787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528479346787 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528479347200 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528479347215 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528479347818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528479347818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528479347818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42743 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479347833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42744 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479347833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42745 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479347833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528479347833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528479347927 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "No exact pin location assignment(s) for 1 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 31 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528479348228 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1528479348228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_i2sound.sdc " "Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528479349296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528479349297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528479349507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""}  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 30 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479350169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "Automatically promoted node CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|COUNTER_500\[9\]~26 " "Destination node CLOCK_500:b2v_inst4\|COUNTER_500\[9\]~26" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 120 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|COUNTER_500[9]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15716 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|I2C_SCLK~1 " "Destination node i2c:b2v_inst\|I2C_SCLK~1" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 62 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15683 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479350169 ""}  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 120 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|COUNTER_500[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479350169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:b2v_inst\|END_TR  " "Automatically promoted node i2c:b2v_inst\|END_TR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|GO~0 " "Destination node CLOCK_500:b2v_inst4\|GO~0" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 64 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|GO~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|END_TR~1 " "Destination node i2c:b2v_inst\|END_TR~1" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|END_TR~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479350169 ""}  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|END_TR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4855 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479350169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keytr:b2v_inst1\|KEYON  " "Automatically promoted node keytr:b2v_inst1\|KEYON " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479350170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|address\[5\]~13 " "Destination node CLOCK_500:b2v_inst4\|address\[5\]~13" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|address[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|SD\[12\]~2 " "Destination node i2c:b2v_inst\|SD\[12\]~2" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 98 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|SD[12]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 27233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479350170 ""}  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 57 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { keytr:b2v_inst1|KEYON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4831 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479350170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[4\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node SW\[4\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479350170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|address\[5\]~13 " "Destination node CLOCK_500:b2v_inst4\|address\[5\]~13" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|address[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479350170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479350170 ""}  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 31 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479350170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528479351207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528479351219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528479351220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528479351235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528479351247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528479351257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528479351879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "560 Embedded multiplier block " "Packed 560 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528479351890 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "560 " "Created 560 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1528479351890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528479351890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479352310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528479354944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479360284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528479360375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528479398470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479398470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528479400426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528479422545 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528479422545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479430170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528479430176 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528479430176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "27.87 " "Total time spent on timing analysis during the Fitter is 27.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528479430654 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528479430673 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479430931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479430931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479430931 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479430931 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528479430931 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528479434460 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528479435206 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528479439104 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479439947 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528479440079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/DE2_i2sound.fit.smsg " "Generated suppressed messages file /home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/DE2_i2sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528479441256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479443345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:37:23 2018 " "Processing ended: Fri Jun  8 14:37:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479443345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479443345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479443345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528479443345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528479445037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528479445039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 14:37:24 2018 " "Processing started: Fri Jun  8 14:37:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528479445039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528479445039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528479445039 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Assembler" 0 -1 1528479445265 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528479446830 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528479446894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479447385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:37:27 2018 " "Processing ended: Fri Jun  8 14:37:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479447385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479447385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479447385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528479447385 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528479447564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528479448822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528479448823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 14:37:28 2018 " "Processing started: Fri Jun  8 14:37:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528479448823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528479448823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_i2sound -c DE2_i2sound " "Command: quartus_sta DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528479448824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528479448852 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528479449053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528479449238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528479449238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_i2sound.sdc " "Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528479450093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528479450093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_500:b2v_inst4\|COUNTER_500\[9\] CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " "create_clock -period 1.000 -name CLOCK_500:b2v_inst4\|COUNTER_500\[9\] CLOCK_500:b2v_inst4\|COUNTER_500\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c:b2v_inst\|END_TR i2c:b2v_inst\|END_TR " "create_clock -period 1.000 -name i2c:b2v_inst\|END_TR i2c:b2v_inst\|END_TR" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK " "create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keytr:b2v_inst1\|KEYON keytr:b2v_inst1\|KEYON " "create_clock -period 1.000 -name keytr:b2v_inst1\|KEYON keytr:b2v_inst1\|KEYON" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450146 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528479450203 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1528479450223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528479450399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.372 " "Worst-case setup slack is -44.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.372     -7359.714 AUD_ADCLRCK  " "  -44.372     -7359.714 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.656       -52.710 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -2.656       -52.710 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222       -50.472 AUD_BCLK  " "   -2.222       -50.472 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593       -20.632 i2c:b2v_inst\|END_TR  " "   -1.593       -20.632 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436       -11.488 keytr:b2v_inst1\|KEYON  " "   -1.436       -11.488 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097        -6.931 CLOCK_50  " "   -1.097        -6.931 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479450399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.725 " "Worst-case hold slack is -2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725       -15.794 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -2.725       -15.794 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933        -3.483 CLOCK_50  " "   -1.933        -3.483 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578        -2.322 AUD_ADCLRCK  " "   -0.578        -2.322 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 AUD_BCLK  " "    0.391         0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 i2c:b2v_inst\|END_TR  " "    0.391         0.000 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818         0.000 keytr:b2v_inst1\|KEYON  " "    0.818         0.000 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479450447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.283 " "Worst-case recovery slack is -1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283        -7.512 i2c:b2v_inst\|END_TR  " "   -1.283        -7.512 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676        -7.436 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.676        -7.436 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479450449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.959 " "Worst-case removal slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959        -4.824 i2c:b2v_inst\|END_TR  " "   -0.959        -4.824 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521        -4.689 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.521        -4.689 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479450450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627    -13584.374 AUD_ADCLRCK  " "   -1.627    -13584.374 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -13.380 CLOCK_50  " "   -1.380       -13.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -44.222 AUD_BCLK  " "   -1.222       -44.222 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.500       -32.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -17.000 i2c:b2v_inst\|END_TR  " "   -0.500       -17.000 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 keytr:b2v_inst1\|KEYON  " "   -0.500        -8.000 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479450453 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528479451148 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1528479451151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528479451490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.807 " "Worst-case setup slack is -17.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.807     -3077.547 AUD_ADCLRCK  " "  -17.807     -3077.547 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778       -11.548 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.778       -11.548 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460        -6.471 AUD_BCLK  " "   -0.460        -6.471 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243        -1.558 i2c:b2v_inst\|END_TR  " "   -0.243        -1.558 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129        -1.032 keytr:b2v_inst1\|KEYON  " "   -0.129        -1.032 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 CLOCK_50  " "    0.034         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479451494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.587 " "Worst-case hold slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587       -12.938 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -1.587       -12.938 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344        -2.550 CLOCK_50  " "   -1.344        -2.550 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385        -2.705 AUD_ADCLRCK  " "   -0.385        -2.705 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 AUD_BCLK  " "    0.172         0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 i2c:b2v_inst\|END_TR  " "    0.215         0.000 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 keytr:b2v_inst1\|KEYON  " "    0.370         0.000 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479451545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.530 " "Worst-case recovery slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530        -3.099 i2c:b2v_inst\|END_TR  " "   -0.530        -3.099 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "    0.123         0.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479451550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.699 " "Worst-case removal slack is -0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699        -3.789 i2c:b2v_inst\|END_TR  " "   -0.699        -3.789 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -2.169 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.241        -2.169 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479451555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627    -13691.894 AUD_ADCLRCK  " "   -1.627    -13691.894 AUD_ADCLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -13.380 CLOCK_50  " "   -1.380       -13.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -44.222 AUD_BCLK  " "   -1.222       -44.222 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "   -0.500       -32.000 CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -17.000 i2c:b2v_inst\|END_TR  " "   -0.500       -17.000 i2c:b2v_inst\|END_TR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 keytr:b2v_inst1\|KEYON  " "   -0.500        -8.000 keytr:b2v_inst1\|KEYON " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528479451562 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1528479452279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528479452335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528479452338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479452570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:37:32 2018 " "Processing ended: Fri Jun  8 14:37:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479452570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479452570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479452570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528479452570 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 174 s " "Quartus II Full Compilation was successful. 0 errors, 174 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528479452818 ""}
