{"vcs1":{"timestamp_begin":1732638572.537690545, "rt":2.64, "ut":1.42, "st":0.42}}
{"vcselab":{"timestamp_begin":1732638575.277676883, "rt":0.92, "ut":0.32, "st":0.06}}
{"link":{"timestamp_begin":1732638576.284038275, "rt":0.43, "ut":0.26, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732638571.965738757}
{"VCS_COMP_START_TIME": 1732638571.965738757}
{"VCS_COMP_END_TIME": 1732638594.446595817}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 359692}}
{"stitch_vcselab": {"peak_mem": 242236}}
