
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549834 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242345 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005872 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005872 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 82838595 heartbeat IPC: 0.133631 cumulative IPC: 0.133631 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 157711285 heartbeat IPC: 0.13356 cumulative IPC: 0.133596 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 232368717 heartbeat IPC: 0.133945 cumulative IPC: 0.133712 (Simulation time: 0 hr 3 min 28 sec) 
Finished CPU 0 instructions: 30000004 cycles: 224362846 cumulative IPC: 0.133712 (Simulation time: 0 hr 3 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.133712 instructions: 30000004 cycles: 224362846
cpu0_DTLB TOTAL     ACCESS:    8050178  HIT:    6472416  MISS:    1577762
cpu0_DTLB LOAD      ACCESS:    7943662  HIT:    6365900  MISS:    1577762
cpu0_DTLB RFO       ACCESS:     106516  HIT:     106516  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.7473 cycles
cpu0_ITLB TOTAL     ACCESS:    3208213  HIT:    3208213  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3208213  HIT:    3208213  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577762  HIT:    1575424  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577762  HIT:    1575424  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 223.941 cycles
cpu0_L1D TOTAL     ACCESS:    7457918  HIT:    5070888  MISS:    2387030
cpu0_L1D LOAD      ACCESS:    6579685  HIT:    4194830  MISS:    2384855
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     768963  HIT:     768963  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        163  MISS:       2175
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 179.842 cycles
cpu0_L2C TOTAL     ACCESS:    5061059  HIT:    1056182  MISS:    4004877
cpu0_L2C LOAD      ACCESS:    2384801  HIT:     766891  MISS:    1617910
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2674083  HIT:     287219  MISS:    2386864
cpu0_L2C TRANSLATION ACCESS:       2175  HIT:       2072  MISS:        103
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 100.506 cycles
LLC TOTAL     ACCESS:    4004936  HIT:     698587  MISS:    3306349
LLC LOAD      ACCESS:    1617885  HIT:     287010  MISS:    1330875
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386948  HIT:     411535  MISS:    1975413
LLC TRANSLATION ACCESS:        103  HIT:         42  MISS:         61
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 111.464 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      36328  ROW_BUFFER_MISS:    1292467
 DBUS AVG_CONGESTED_CYCLE:    3.97545
 WQ ROW_BUFFER_HIT:       1947  ROW_BUFFER_MISS:     745624  FULL:         72


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6453
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

