{"gems":{"name":"rggen","downloads":110471,"version":"0.35.2","version_created_at":"2025-07-21T04:32:32.967Z","version_downloads":30,"platform":"ruby","authors":"Taichi Ishitani","info":"RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.\nIt will automatically generate source code related to control and status registers (CSR),\ne.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"bf4c582638ed622a450110117e74bbf21428693d8710ae43c9433b1bf4b99adf","spec_sha":"5b4c0a0044cf1f87ea368a3d0e75a7f35e535789a46e971ff8312fed6d426683","project_uri":"https://rubygems.org/gems/rggen","gem_uri":"https://rubygems.org/gems/rggen-0.35.2.gem","homepage_uri":"https://github.com/rggen/rggen","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-c-header","requirements":"~> 0.6.0"},{"name":"rggen-core","requirements":"~> 0.35.1"},{"name":"rggen-default-register-map","requirements":"~> 0.35.1"},{"name":"rggen-markdown","requirements":"~> 0.27.0"},{"name":"rggen-spreadsheet-loader","requirements":"~> 0.26.0"},{"name":"rggen-systemverilog","requirements":"~> 0.35.1"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen"}