EN infrastructure_top NULL C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure_top.vhd sub00/vhpl53 1183020224
AR infrastructure arc_infrastructure C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure.vhd sub00/vhpl48 1183020217
AR mem_interface_top arc_mem_interface_top C:/MyProject/DDR2interface_test/DDR2interface10/mem_interface_top.vhd sub00/vhpl56 1183020227
AR controller_16bit_00 arc_controller_16bit_00 C:/MyProject/DDR2interface_test/DDR2interface10/controller_16bit_00.vhd sub00/vhpl44 1183020213
EN data_read_controller_16bit_rl NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_read_controller_16bit_rl.vhd sub00/vhpl33 1183020202
AR data_path_iobs_16bit arc_data_path_iobs_16bit C:/MyProject/DDR2interface_test/DDR2interface10/data_path_iobs_16bit.vhd sub00/vhpl30 1183020199
EN ddr2_top_16bit_00 NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_top_16bit_00.vhd sub00/vhpl51 1183020222
AR data_write_16bit arc_data_write_16bit C:/MyProject/DDR2interface_test/DDR2interface10/data_write_16bit.vhd sub00/vhpl36 1183020205
EN data_read_16bit_rl NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_read_16bit_rl.vhd sub00/vhpl31 1183020200
EN data_path_iobs_16bit NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_path_iobs_16bit.vhd sub00/vhpl29 1183020198
EN cal_ctl NULL C:/MyProject/DDR2interface_test/DDR2interface10/cal_ctl.vhd sub00/vhpl17 1183020186
AR ddr2_transfer_done ddr2_transfer_done_arch C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_transfer_done.vhd sub00/vhpl12 1183020181
EN fifo_controller NULL C:/MyProject/DDR2interface_test/DDR2interface10/fifo_controller.vhd sub00/vhpl61 1183020220
AR ddr2_dqbit ddr2_dqbit_arch C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dqbit.vhd sub00/vhpl14 1183020183
EN system_controller NULL C:/MyProject/DDR2interface_test/DDR2interface10/system_controller.vhd sub00/vhpl57 1183020228
EN infrastructure_iobs_16bit NULL C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure_iobs_16bit.vhd sub00/vhpl25 1183020194
AR data_path_16bit_rl arc_data_path_16bit_rl C:/MyProject/DDR2interface_test/DDR2interface10/data_path_16bit_rl.vhd sub00/vhpl46 1183020215
EN cal_top NULL C:/MyProject/DDR2interface_test/DDR2interface10/cal_top.vhd sub00/vhpl41 1183020210
PH parameter_16bit_00 NULL C:/MyProject/DDR2interface_test/DDR2interface10/parameter_16bit_00.vhd sub00/vhpl00 1183020169
AR iobs_16bit_00 arc_iobs_16bit_00 C:/MyProject/DDR2interface_test/DDR2interface10/iobs_16bit_00.vhd sub00/vhpl50 1183020219
EN ddr2_transfer_done NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_transfer_done.vhd sub00/vhpl11 1183020180
EN ddr_dq_iob NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr_dq_iob.vhd sub00/vhpl03 1183020172
EN controller_16bit_00 NULL C:/MyProject/DDR2interface_test/DDR2interface10/controller_16bit_00.vhd sub00/vhpl43 1183020212
EN infrastructure NULL C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure.vhd sub00/vhpl47 1183020216
AR fifo_controller arc_fifo C:/MyProject/DDR2interface_test/DDR2interface10/fifo_controller.vhd sub00/vhpl62 1183020221
EN data_write_16bit NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_write_16bit.vhd sub00/vhpl35 1183020204
AR cal_div2f arc_cal_div2f C:/MyProject/DDR2interface_test/DDR2interface10/cal_div2f.vhd sub00/vhpl22 1183020191
AR infrastructure_top arc_infrastructure_top C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure_top.vhd sub00/vhpl54 1183020225
EN mem_interface_top NULL C:/MyProject/DDR2interface_test/DDR2interface10/mem_interface_top.vhd sub00/vhpl55 1183020226
AR system_controller arc_controller C:/MyProject/DDR2interface_test/DDR2interface10/system_controller.vhd sub00/vhpl58 1183020229
AR ddr2_top_16bit_00 arc_ddr2_top_16bit_00 C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_top_16bit_00.vhd sub00/vhpl52 1183020223
EN cal_div2 NULL C:/MyProject/DDR2interface_test/DDR2interface10/cal_div2.vhd sub00/vhpl19 1183020188
AR ddr2_dm_16bit arc_ddr2_dm_16bit C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dm_16bit.vhd sub00/vhpl06 1183020175
AR data_read_controller_16bit_rl arc_data_read_controller_16bit_rl C:/MyProject/DDR2interface_test/DDR2interface10/data_read_controller_16bit_rl.vhd sub00/vhpl34 1183020203
AR hd_gen_module behavioral C:/MyProject/DDR2interface_test/DDR2interface10/top.vhd sub00/vhpl60 1183020231
EN hd_gen_module NULL C:/MyProject/DDR2interface_test/DDR2interface10/top.vhd sub00/vhpl59 1183020230
AR cal_reg arc_cal_reg C:/MyProject/DDR2interface_test/DDR2interface10/cal_reg.vhd sub00/vhpl24 1183020193
EN data_path_16bit_rl NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_path_16bit_rl.vhd sub00/vhpl45 1183020214
AR dqs_delay arc_dqs_delay C:/MyProject/DDR2interface_test/DDR2interface10/dqs_delay.vhd sub00/vhpl08 1183020177
EN ddr2_dm_16bit NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dm_16bit.vhd sub00/vhpl05 1183020174
AR ddr_dqs_iob arc_ddr_dqs_iob C:/MyProject/DDR2interface_test/DDR2interface10/ddr_dqs_iob.vhd sub00/vhpl02 1183020171
AR infrastructure_iobs_16bit arc_infrastructure_iobs_16bit C:/MyProject/DDR2interface_test/DDR2interface10/infrastructure_iobs_16bit.vhd sub00/vhpl26 1183020195
EN cal_reg NULL C:/MyProject/DDR2interface_test/DDR2interface10/cal_reg.vhd sub00/vhpl23 1183020192
AR ddr_dq_iob arc_ddr_dq_iob C:/MyProject/DDR2interface_test/DDR2interface10/ddr_dq_iob.vhd sub00/vhpl04 1183020173
EN clk_dcm NULL C:/MyProject/DDR2interface_test/DDR2interface10/clk_dcm.vhd sub00/vhpl39 1183020208
AR data_read_16bit_rl arc_data_read_16bit_rl C:/MyProject/DDR2interface_test/DDR2interface10/data_read_16bit_rl.vhd sub00/vhpl32 1183020201
AR cal_ctl arc_cal_ctl C:/MyProject/DDR2interface_test/DDR2interface10/cal_ctl.vhd sub00/vhpl18 1183020187
EN dqs_delay NULL C:/MyProject/DDR2interface_test/DDR2interface10/dqs_delay.vhd sub00/vhpl07 1183020176
EN ddr2_dqbit NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dqbit.vhd sub00/vhpl13 1183020182
EN ddr_dqs_iob NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr_dqs_iob.vhd sub00/vhpl01 1183020170
AR controller_iobs_16bit_00 arc_controller_iobs_16bit_00 C:/MyProject/DDR2interface_test/DDR2interface10/controller_iobs_16bit_00.vhd sub00/vhpl28 1183020197
EN ram_8d NULL C:/MyProject/DDR2interface_test/DDR2interface10/RAM_8D.vhd sub00/vhpl15 1183020184
EN iobs_16bit_00 NULL C:/MyProject/DDR2interface_test/DDR2interface10/iobs_16bit_00.vhd sub00/vhpl49 1183020218
AR data_path_rst arc_data_path_rst C:/MyProject/DDR2interface_test/DDR2interface10/data_path_rst.vhd sub00/vhpl38 1183020207
AR clk_dcm arc_clk_dcm C:/MyProject/DDR2interface_test/DDR2interface10/clk_dcm.vhd sub00/vhpl40 1183020209
AR ddr2_dqs_div ddr2_dqs_div_arch C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dqs_div.vhd sub00/vhpl10 1183020179
AR ram_8d arc_ram_8d C:/MyProject/DDR2interface_test/DDR2interface10/RAM_8D.vhd sub00/vhpl16 1183020185
EN data_path_rst NULL C:/MyProject/DDR2interface_test/DDR2interface10/data_path_rst.vhd sub00/vhpl37 1183020206
AR cal_div2 arc_cal_div2 C:/MyProject/DDR2interface_test/DDR2interface10/cal_div2.vhd sub00/vhpl20 1183020189
AR cal_top arc_cal_top C:/MyProject/DDR2interface_test/DDR2interface10/cal_top.vhd sub00/vhpl42 1183020211
EN controller_iobs_16bit_00 NULL C:/MyProject/DDR2interface_test/DDR2interface10/controller_iobs_16bit_00.vhd sub00/vhpl27 1183020196
EN ddr2_dqs_div NULL C:/MyProject/DDR2interface_test/DDR2interface10/ddr2_dqs_div.vhd sub00/vhpl09 1183020178
EN cal_div2f NULL C:/MyProject/DDR2interface_test/DDR2interface10/cal_div2f.vhd sub00/vhpl21 1183020190
