// Seed: 36778673
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2
);
  wire id_4, id_5 = id_4;
  wire id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output logic id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input logic id_7
);
  always id_2 <= id_7;
  assign id_0 = id_5;
  wire id_9, id_10, id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1
  );
endmodule
module module_2;
  bit id_2;
  assign id_1 = -1;
  always
    if (id_2) id_1 <= 1;
    else id_1 <= -1;
  wire id_3;
  assign id_2 = -1;
  wire id_4;
  parameter id_5 = -1;
  wire id_6;
  always_ff id_2 <= id_2;
endmodule
