Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw.qsys --block-symbol-file --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading platform/top_hw.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding emif_0 [altera_generic_component 1.0]
Progress: Parameterizing module emif_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: top_hw.emif_0: Warnings found in IP parameterization.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw.qsys --synthesis=VERILOG --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/top_hw --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading platform/top_hw.qsys
Progress: Reading input file
Progress: Adding DUT [altera_generic_component 1.0]
Progress: Parameterizing module DUT
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding emif_0 [altera_generic_component 1.0]
Progress: Parameterizing module emif_0
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: top_hw.emif_0: Warnings found in IP parameterization.
Info: top_hw: "Transforming system: top_hw"
Info: Inserting clock-crossing logic between DUT_dma_rd_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between DUT_dma_wr_master_to_emif_0_ctrl_amm_0_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between DUT_rxm_bar2_to_emif_0_ctrl_amm_0_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between emif_0_ctrl_amm_0_to_DUT_dma_rd_master_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between emif_0_ctrl_amm_0_to_DUT_dma_wr_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between emif_0_ctrl_amm_0_to_DUT_rxm_bar2_rsp_width_adapter.src and rsp_mux_002.sink0
Info: top_hw: "Naming system components in system: top_hw"
Info: top_hw: "Processing generation queue"
Info: top_hw: "Generating: top_hw"
Info: top_hw: "Generating: top_DUT"
Info: top_hw: "Generating: top_clk_0"
Info: top_hw: "Generating: top_emif_0"
Info: top_hw: "Generating: top_onchip_memory2_0"
Info: top_hw: "Generating: top_hw_altera_mm_interconnect_191_scrfrry"
Info: top_hw: "Generating: top_hw_altera_mm_interconnect_191_3pabmzq"
Info: top_hw: "Generating: altera_reset_controller"
Info: top_hw: "Generating: top_hw_altera_merlin_master_translator_191_g7h47bq"
Info: top_hw: "Generating: top_hw_altera_merlin_slave_translator_191_x56fcki"
Info: top_hw: "Generating: top_hw_altera_merlin_master_agent_191_mpbm6tq"
Info: top_hw: "Generating: top_hw_altera_merlin_slave_agent_191_ncfkfri"
Info: top_hw: "Generating: top_hw_altera_avalon_sc_fifo_191_e5eqkcq"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_6xefe7y"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_m64leea"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_4hnp2yy"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_tjsusja"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_svxrzci"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_u6cxpni"
Info: top_hw: "Generating: top_hw_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: top_hw: "Generating: top_hw_altera_merlin_burst_adapter_191_7422xpi"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_2v5jvsa"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_mozyuqi"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_bggfk5a"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_4ow47rq"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_hgsyksi"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_ku3jpgy"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_hzqd6da"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_gbjax7a"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_pj2odpy"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_lrmpvga"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_25cmumq"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_i6xyepy"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_ff67b3i"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_op7abui"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_jigh62i"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_zevtati"
Info: top_hw: "Generating: top_hw_altera_merlin_width_adapter_191_6qisuny"
Info: top_hw: "Generating: top_hw_altera_avalon_dc_fifo_191_7gx45aq"
Info: top_hw: "Generating: altera_avalon_st_pipeline_stage"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_ghvit4y"
Info: top_hw: "Generating: top_hw_altera_merlin_router_191_allu66q"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_r6ta55q"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_kmkxadi"
Info: top_hw: "Generating: top_hw_altera_merlin_demultiplexer_191_uowkhiq"
Info: top_hw: "Generating: top_hw_altera_merlin_multiplexer_191_vxddwui"
Info: top_hw: "Generating: top_hw_altera_merlin_traffic_limiter_191_fakurfy"
Info: top_hw: "Generating: top_hw_altera_merlin_traffic_limiter_191_2coyymi"
Info: top_hw: "Generating: top_hw_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: top_hw: Done "top_hw" with 49 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
