m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 1i4R@J?PTME>:@ZkM24=53
Z3 IX]YQn?6?OAV9eSLLL]dm41
Z4 VT934KJUN5T?og]QhJ4C`91
Z5 !s105 alu_sv_unit
S1
Z6 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z7 w1671308246
Z8 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z9 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z10 OV;L;10.1b;51
r1
31
Z11 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z12 o-work work -sv -O0
Z13 !s108 1671321028.840000
Z14 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 !s100 G9XMeP62]Cd;A8060ToeK0
Z16 Ic;1aEEK`V`<zHENo[A@Jl2
Z17 VaE]<7Odcjd4@m:=2>P=K61
Z18 !s105 clock_sv_unit
S1
R6
Z19 w1670968375
Z20 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z21 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R10
r1
31
Z22 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
R12
Z23 !s108 1671321028.928000
Z24 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 IBDRf?0>1[VLNSRh]IzUf0
Z26 DXx4 work 15 cpu_top_sv_unit 0 22 AjJJkX5;l`]jCXC_mB6520
Z27 VQY3:I=Bk<8M84Tf`L[F5n3
r1
31
Z28 !s100 ih8D@n6`K4=hYLgTk]mSH2
Z29 IM><F]ThCodQikcmde7doK2
Z30 !s105 cpu_top_sv_unit
S1
R6
Z31 w1671320954
Z32 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z33 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 3
R10
Z34 !s108 1671321028.998000
Z35 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
R12
!s85 0
!i10b 1
!s101 -O0
Xcpu_top_sv_unit
R1
R25
Z37 VAjJJkX5;l`]jCXC_mB6520
r1
31
Z38 !s100 UmXJXYK@hI=S0V]^@To=l1
Z39 IAjJJkX5;l`]jCXC_mB6520
S1
R6
R31
R32
R33
L0 1
R10
R34
R35
R36
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
vmicrocode_sequencer
R1
R25
Z40 DXx4 work 27 microcode_sequencer_sv_unit 0 22 C;m=OHAk>]mF_egknCaUS2
Z41 Vl`=D6Xb2>FzXJYhVZof:40
r1
31
Z42 !s100 ^LQBIl3g=9>Mn986lO@HJ0
Z43 Imn7I3m]BA<K_^W4LReAk93
Z44 !s105 microcode_sequencer_sv_unit
S1
R6
Z45 w1671317434
Z46 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z47 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 3
R10
Z48 !s108 1671321029.127000
Z49 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
Z50 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
R12
!s85 0
!i10b 1
!s101 -O0
Xmicrocode_sequencer_sv_unit
R1
R25
Z51 VC;m=OHAk>]mF_egknCaUS2
r1
31
Z52 !s100 dU5OAR[USO9KOfh5fWeRg1
Z53 IC;m=OHAk>]mF_egknCaUS2
S1
R6
R45
R46
R47
L0 1
R10
R48
R49
R50
R12
!s85 0
!i10b 1
!i103 1
!s101 -O0
Xpa_microcode
R1
Z54 !s100 VT4GAz:>ODobKD@mfXJL20
Z55 IIBDRf?0>1[VLNSRh]IzUf0
Z56 VIBDRf?0>1[VLNSRh]IzUf0
S1
R6
Z57 w1671317443
Z58 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z59 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R10
r1
31
Z60 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
R12
!i10b 1
!s85 0
Z61 !s108 1671321029.221000
Z62 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!s101 -O0
vtestbench
R1
R25
!i10b 1
!s100 ;4I322?UgQG6J5ETLme^50
IAhCof=O7HF9<2AP17[z0_3
Z63 VhGfW:390DM[oDMzegDH9`2
Z64 !s105 testbench_sv_unit
S1
R6
w1671321016
Z65 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Z66 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R10
r1
!s85 0
31
!s108 1671321029.327000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
Z67 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!s101 -O0
R12
