# compile vhdl design source files
vhdl xil_defaultlib  "CPU_Test_func_synth.vhd"
vhdl xil_defaultlib  "../../../../../CA_project/CPU_Test.vhd"
vhdl xil_defaultlib  "../../../../final_project.srcs/sim_1/new/ALU_TEST.vhd"

# Do not sort compile order
nosort
