library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity PO is
	port 
	(
		clk		: in std_logic;
		reset		: in std_logic;
		en_1		: in std_logic;
		en_2		: in std_logic;
		en_3		: in std_logic;
		sel_1		: in std_logic(1 downto 0);
		sel_2		: in std_logic;
	);

end entity;

architecture rtl of PO is

begin
	process (clk)
	begin
		if (rising_edge(clk)) then
			output <= input;
		end if;
	end process;

end rtl;
