/*
 * Copyright 2021 AVNET
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "imx8mn.dtsi"

/ {
	model = "Avnet Maaxboard-Nano";
	compatible = "avnet,maaxboard-nano", "fsl,imx8mn";

	chosen {
		bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
		stdout-path = &uart2;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;
		status = "okay";

		sys_led {
				label = "sys_led";
				gpios = <&gpio3 25 GPIO_ACTIVE_HIGH>;
				default-state = "on";
				linux,default-trigger = "heartbeat";
		};

		usr_led {
				label = "usr_led";
				gpios = <&gpio3 19 GPIO_ACTIVE_HIGH>;
				default-state = "on";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		usr_key {
				label = "usr_key";
				gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
				linux,code = <BTN_0>;
		};
	};
};

&A53_0 {
	cpu-supply = <&buck2>;
};

&A53_1 {
	cpu-supply = <&buck2>;
};

&A53_2 {
	cpu-supply = <&buck2>;
};

&A53_3 {
	cpu-supply = <&buck2>;
};

&clk {
	assigned-clocks = <&clk IMX8MN_AUDIO_PLL1>, <&clk IMX8MN_AUDIO_PLL2>;
	assigned-clock-rates = <393216000>, <361267200>;
};

&iomuxc {
	pinctrl-names = "default";

	imx8mn-evk {
		pinctrl_gpio_leds: gpioledgrp {
			fsl,pins = <
				MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25			0x19
				MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19			0x19
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7			0x144
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MN_IOMUXC_ENET_MDC_ENET1_MDC				0x3
				MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO			0x3
				MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
				MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
				MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
				MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
				MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
				MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
				MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
				MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
				MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
				MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
				MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
			>;
		};

		pinctrl_flexspi0: flexspi0grp {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK			0x1c4
				MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B		0x84
				MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0		0x84
				MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1		0x84
				MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2		0x84
				MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3		0x84
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL				0x400001c3
				MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA				0x400001c3
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL				0x400001c3
				MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA				0x400001c3
			>;
		};

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3			0x41
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX			0x140
				MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX			0x140
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK				0x190
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD				0x1d0
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0			0x1d0
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1			0x1d0
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2			0x1d0
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3			0x1d0
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
				/*MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B			0x1d0*/
				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12			0x1c4
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK				0x194
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD				0x1d4
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0			0x1d4
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1			0x1d4
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2			0x1d4
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3			0x1d4
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
				/*MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B			0x1d0*/
				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12			0x1c4
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK				0x196
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD				0x1d6
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0			0x1d6
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1			0x1d6
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2			0x1d6
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3			0x1d6
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
				/*MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B			0x1d0*/
				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12			0x1c4
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK			0x190
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD			0x1d0
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4			0x1d0
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7			0x1d0
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK			0x194
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD			0x1d4
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4			0x1d4
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7			0x1d4
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK			0x196
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD			0x1d6
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4			0x1d6
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7			0x1d6
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};

		pinctrl_csi: csigrp {
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5			0x19
				MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6			0x19
			>;
		};
	};
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "disabled";

	flash0: mt25qu256aba@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pca9450@25 {
		compatible = "nxp,pca9450b";
		reg = <0x25>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio1>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1: BUCK1{
				regulator-name = "BUCK1";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
				nxp,dvs-run-voltage = <950000>;
				nxp,dvs-standby-voltage = <850000>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
			};
		};
	};
};

&i2c4 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "disabled";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
		};
	};
};

&lcdif {
	display = <&display0>;
	status = "disabled";

	display0: display@0 {
		bits-per-pixel = <24>;
		bus-width = <24>;
	};
};

&mipi_dsi {
	status = "disabled";
};

&snvs_pwrkey {
	status = "okay";
};

&uart2 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

