/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 296 240)
	(text "p2" (rect 5 0 17 10)(font "Arial" ))
	(text "inst" (rect 8 160 25 170)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clockp2" (rect 0 0 37 10)(font "Arial" ))
		(text "clockp2" (rect 21 27 58 37)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 232 8)
		(input)
		(text "clockp5" (rect 0 0 37 10)(font "Arial" ))
		(text "clockp5" (rect 170 0 207 10)(font "Arial" ))
		(line (pt 216 8)(pt 232 8))
	)
	(port
		(pt 0 48)
		(input)
		(text "command[15..0]" (rect 0 0 76 10)(font "Arial" ))
		(text "command[15..0]" (rect 21 43 97 53)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "pc[15..0]" (rect 0 0 41 10)(font "Arial" ))
		(text "pc[15..0]" (rect 21 59 62 69)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "writetarget[2..0]" (rect 0 0 73 10)(font "Arial" ))
		(text "writetarget[2..0]" (rect 21 75 94 85)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "writeval[15..0]" (rect 0 0 66 10)(font "Arial" ))
		(text "writeval[15..0]" (rect 21 91 87 101)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "writeflag" (rect 0 0 41 10)(font "Arial" ))
		(text "writeflag" (rect 21 107 62 117)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 232 32)
		(output)
		(text "alu1[15..0]" (rect 0 0 49 10)(font "Arial" ))
		(text "alu1[15..0]" (rect 170 27 211 37)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "alu2[15..0]" (rect 0 0 49 10)(font "Arial" ))
		(text "alu2[15..0]" (rect 170 43 211 53)(font "Arial" ))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(port
		(pt 232 64)
		(output)
		(text "writereg" (rect 0 0 38 10)(font "Arial" ))
		(text "writereg" (rect 179 59 211 69)(font "Arial" ))
		(line (pt 232 64)(pt 216 64))
	)
	(port
		(pt 232 80)
		(output)
		(text "memwrite[1..0]" (rect 0 0 69 10)(font "Arial" ))
		(text "memwrite[1..0]" (rect 153 75 211 85)(font "Arial" ))
		(line (pt 232 80)(pt 216 80)(line_width 3))
	)
	(port
		(pt 232 96)
		(output)
		(text "regaddress[2..0]" (rect 0 0 76 10)(font "Arial" ))
		(text "regaddress[2..0]" (rect 147 91 211 101)(font "Arial" ))
		(line (pt 232 96)(pt 216 96)(line_width 3))
	)
	(port
		(pt 232 112)
		(output)
		(text "opcode[3..0]" (rect 0 0 59 10)(font "Arial" ))
		(text "opcode[3..0]" (rect 162 107 211 117)(font "Arial" ))
		(line (pt 232 112)(pt 216 112)(line_width 3))
	)
	(port
		(pt 232 128)
		(output)
		(text "address[15..0]" (rect 0 0 67 10)(font "Arial" ))
		(text "address[15..0]" (rect 155 123 211 133)(font "Arial" ))
		(line (pt 232 128)(pt 216 128)(line_width 3))
	)
	(port
		(pt 232 144)
		(output)
		(text "storedata[15..0]" (rect 0 0 74 10)(font "Arial" ))
		(text "storedata[15..0]" (rect 149 139 211 149)(font "Arial" ))
		(line (pt 232 144)(pt 216 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 160))
	)
)
