module CPU(tx, ty, tz, tula, acumulador, barramento, ulaout, entrada, out, current_state, clock);
	input wire clock;
	
	output [3:0] out;
	output [3:0] current_state, tx, ty, tz, tula, acumulador, barramento, ulaout, entrada;
	
	initial begin
		tx <= 4'd1;
	end
	
	MEM memoria(tx, entrada, contador, current_state, clock);
	Control controle(current_state, tx, ty, tz, tula, clock);
	ULA ula(ulaout, tula, barramento, acumulador);
	RegX registradorX(entrada, barramento, tx, clock);
	RegY registradorY(ulaout, acumulador, ty, clock);
	RegZ registradorZ(tz, acumulador, out, clock);
	
endmodule
