<html>

<head>
<meta http-equiv="Content-Type"
content="text/html; charset=iso-8859-1">

<meta name="Author" content="Joakim Ögren">
<meta name="Description"
content="Pinout and description for the ISA connector.">
<meta name="Keywords"
content="HwB, pinout, hardware, connector, isa, bus">

<title>HwB: ISA Connector</title>

</head>

<body background="images/bgr_grey.jpg" bgcolor="#C0C0C0"
text="#000000" link="#0000EE" vlink="#551A8B" alink="#FF0000">


<p align="center"><a href="menu_Connector.html"><img
src="images/mini_Back.GIF" alt="GoTo Connector" border="0"
width="64" height="48"></a><img src="images/menu_Connector.GIF"
alt="CONNECTOR" width="400" height="48"><a href="hwb.html"><img
src="images/mini_hwb.GIF" alt="GoTo Main" border="0" width="64"
height="48"></a></p>


<h1>ISA</h1>

<p>ISA=Industry Standard Architecture</p>

<p><img src="images/conn_busisa16m.GIF"
alt="62+36 PIN EDGE CONNECTOR MALE" width="378" height="246"> (At
the card)<br>
<img src="images/conn_busisa16f.GIF"
alt="62+36 PIN EDGE CONNECTOR FEMALE" width="290" height="65">
(At the computer)</p>

<p>62+36 PIN EDGE CONNECTOR MALE at the card.<br>
62+36 PIN EDGE CONNECTOR FEMALE at the computer.</p>

<table border="1">
    <tr>
        <th>Pin</th>
        <th>Name</th>
        <th>Dir</th>
        <th>Description</th>
    </tr>
    <tr>
        <td>A1</td>
        <td>/I/O CH CK</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>I/O channel check; active low=parity error</td>
    </tr>
    <tr>
        <td>A2</td>
        <td>D7</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 7</td>
    </tr>
    <tr>
        <td>A3</td>
        <td>D6</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 6</td>
    </tr>
    <tr>
        <td>A4</td>
        <td>D5</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 5</td>
    </tr>
    <tr>
        <td>A5</td>
        <td>D4</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 4</td>
    </tr>
    <tr>
        <td>A6</td>
        <td>D3</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 3</td>
    </tr>
    <tr>
        <td>A7</td>
        <td>D2</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 2</td>
    </tr>
    <tr>
        <td>A8</td>
        <td>D1</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 1</td>
    </tr>
    <tr>
        <td>A9</td>
        <td>D0</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 0</td>
    </tr>
    <tr>
        <td>A10</td>
        <td>I/O CH RDY</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>I/O Channel ready, pulled low to lengthen memory
        cycles</td>
    </tr>
    <tr>
        <td>A11</td>
        <td>AEN</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address enable; active high when DMA controls bus</td>
    </tr>
    <tr>
        <td>A12</td>
        <td>A19</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 19</td>
    </tr>
    <tr>
        <td>A13</td>
        <td>A18</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 18</td>
    </tr>
    <tr>
        <td>A14</td>
        <td>A17</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 17</td>
    </tr>
    <tr>
        <td>A15</td>
        <td>A16</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 16</td>
    </tr>
    <tr>
        <td>A16</td>
        <td>A15</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 15</td>
    </tr>
    <tr>
        <td>A17</td>
        <td>A14</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 14</td>
    </tr>
    <tr>
        <td>A18</td>
        <td>A13</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 13</td>
    </tr>
    <tr>
        <td>A19</td>
        <td>A12</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 12</td>
    </tr>
    <tr>
        <td>A20</td>
        <td>A11</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 11</td>
    </tr>
    <tr>
        <td>A21</td>
        <td>A10</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 10</td>
    </tr>
    <tr>
        <td>A22</td>
        <td>A9</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 9</td>
    </tr>
    <tr>
        <td>A23</td>
        <td>A8</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 8</td>
    </tr>
    <tr>
        <td>A24</td>
        <td>A7</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 7</td>
    </tr>
    <tr>
        <td>A25</td>
        <td>A6</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 6</td>
    </tr>
    <tr>
        <td>A26</td>
        <td>A5</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 5</td>
    </tr>
    <tr>
        <td>A27</td>
        <td>A4</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 4</td>
    </tr>
    <tr>
        <td>A28</td>
        <td>A3</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 3</td>
    </tr>
    <tr>
        <td>A29</td>
        <td>A2</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 2</td>
    </tr>
    <tr>
        <td>A30</td>
        <td>A1</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 1</td>
    </tr>
    <tr>
        <td>A31</td>
        <td>A0</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address bit 0</td>
    </tr>
    <tr>
        <td>B1</td>
        <td>GND</td>
        <td>&nbsp;</td>
        <td>Ground</td>
    </tr>
    <tr>
        <td>B2</td>
        <td>RESET</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Active high to reset or initialize system logic</td>
    </tr>
    <tr>
        <td>B3</td>
        <td>+5V</td>
        <td>&nbsp;</td>
        <td>+5 VDC</td>
    </tr>
    <tr>
        <td>B4</td>
        <td>IRQ2</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 2</td>
    </tr>
    <tr>
        <td>B5</td>
        <td>-5VDC</td>
        <td>&nbsp;</td>
        <td>-5 VDC</td>
    </tr>
    <tr>
        <td>B6</td>
        <td>DRQ2</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 2</td>
    </tr>
    <tr>
        <td>B7</td>
        <td>-12VDC</td>
        <td>&nbsp;</td>
        <td>-12 VDC</td>
    </tr>
    <tr>
        <td>B8</td>
        <td>/NOWS</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>No WaitState</td>
    </tr>
    <tr>
        <td>B9</td>
        <td>+12VDC</td>
        <td>&nbsp;</td>
        <td>+12 VDC</td>
    </tr>
    <tr>
        <td>B10</td>
        <td>GND</td>
        <td>&nbsp;</td>
        <td>Ground</td>
    </tr>
    <tr>
        <td>B11</td>
        <td>/SMEMW</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>System Memory Write</td>
    </tr>
    <tr>
        <td>B12</td>
        <td>/SMEMR</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>System Memory Read</td>
    </tr>
    <tr>
        <td>B13</td>
        <td>/IOW</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>I/O Write</td>
    </tr>
    <tr>
        <td>B14</td>
        <td>/IOR</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>I/O Read</td>
    </tr>
    <tr>
        <td>B15</td>
        <td>/DACK3</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 3</td>
    </tr>
    <tr>
        <td>B16</td>
        <td>DRQ3</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 3</td>
    </tr>
    <tr>
        <td>B17</td>
        <td>/DACK1</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 1</td>
    </tr>
    <tr>
        <td>B18</td>
        <td>DRQ1</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 1</td>
    </tr>
    <tr>
        <td>B19</td>
        <td>/REFRESH</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Refresh</td>
    </tr>
    <tr>
        <td>B20</td>
        <td>CLOCK</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>System Clock (67 ns, 8-8.33 MHz, 50% duty cycle)</td>
    </tr>
    <tr>
        <td>B21</td>
        <td>IRQ7</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 7</td>
    </tr>
    <tr>
        <td>B22</td>
        <td>IRQ6</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 6</td>
    </tr>
    <tr>
        <td>B23</td>
        <td>IRQ5</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 5</td>
    </tr>
    <tr>
        <td>B24</td>
        <td>IRQ4</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 4</td>
    </tr>
    <tr>
        <td>B25</td>
        <td>IRQ3</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 3</td>
    </tr>
    <tr>
        <td>B26</td>
        <td>/DACK2</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 2</td>
    </tr>
    <tr>
        <td>B27</td>
        <td>T/C</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Terminal count; pulses high when DMA term. count
        reached</td>
    </tr>
    <tr>
        <td>B28</td>
        <td>ALE</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>Address Latch Enable</td>
    </tr>
    <tr>
        <td>B29</td>
        <td>+5V</td>
        <td>&nbsp;</td>
        <td>+5 VDC</td>
    </tr>
    <tr>
        <td>B30</td>
        <td>OSC</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>High-speed Clock (70 ns, 1431818 MHz, 50% duty cycle)
        </td>
    </tr>
    <tr>
        <td>B31</td>
        <td>GND</td>
        <td>&nbsp;</td>
        <td>Ground</td>
    </tr>
    <tr>
        <td>&nbsp;</td>
        <td>&nbsp;</td>
        <td>&nbsp;</td>
        <td>&nbsp;</td>
    </tr>
    <tr>
        <td>C1</td>
        <td>SBHE</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>System bus high enable (data availble on SD8-15)</td>
    </tr>
    <tr>
        <td>C2</td>
        <td>LA23</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 23</td>
    </tr>
    <tr>
        <td>C3</td>
        <td>LA22</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 22</td>
    </tr>
    <tr>
        <td>C4</td>
        <td>LA21</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 21</td>
    </tr>
    <tr>
        <td>C5</td>
        <td>LA20</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 20</td>
    </tr>
    <tr>
        <td>C6</td>
        <td>LA18</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 19</td>
    </tr>
    <tr>
        <td>C7</td>
        <td>LA17</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 18</td>
    </tr>
    <tr>
        <td>C8</td>
        <td>LA16</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Address bit 17</td>
    </tr>
    <tr>
        <td>C9</td>
        <td>/MEMR</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Memory Read (Active on all memory read cycles)</td>
    </tr>
    <tr>
        <td>C10</td>
        <td>/MEMW</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Memory Write (Active on all memory write cycles)</td>
    </tr>
    <tr>
        <td>C11</td>
        <td>SD08</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 8</td>
    </tr>
    <tr>
        <td>C12</td>
        <td>SD09</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 9</td>
    </tr>
    <tr>
        <td>C13</td>
        <td>SD10</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 10</td>
    </tr>
    <tr>
        <td>C14</td>
        <td>SD11</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 11</td>
    </tr>
    <tr>
        <td>C15</td>
        <td>SD12</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 12</td>
    </tr>
    <tr>
        <td>C16</td>
        <td>SD13</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 13</td>
    </tr>
    <tr>
        <td>C17</td>
        <td>SD14</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 14</td>
    </tr>
    <tr>
        <td>C18</td>
        <td>SD15</td>
        <td><img src="images/arrowlr.GIF" alt="&lt;-&gt;"
        width="32" height="9"></td>
        <td>Data bit 15</td>
    </tr>
    <tr>
        <td>D1</td>
        <td>/MEMCS16</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Memory 16-bit chip select (1 wait, 16-bit memory
        cycle)</td>
    </tr>
    <tr>
        <td>D2</td>
        <td>/IOCS16</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>I/O 16-bit chip select (1 wait, 16-bit I/O cycle)</td>
    </tr>
    <tr>
        <td>D3</td>
        <td>IRQ10</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 10</td>
    </tr>
    <tr>
        <td>D4</td>
        <td>IRQ11</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 11</td>
    </tr>
    <tr>
        <td>D5</td>
        <td>IRQ12</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 12</td>
    </tr>
    <tr>
        <td>D6</td>
        <td>IRQ15</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 15</td>
    </tr>
    <tr>
        <td>D7</td>
        <td>IRQ14</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Interrupt Request 14</td>
    </tr>
    <tr>
        <td>D8</td>
        <td>/DACK0</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 0</td>
    </tr>
    <tr>
        <td>D9</td>
        <td>DRQ0</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 0</td>
    </tr>
    <tr>
        <td>D10</td>
        <td>/DACK5</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 5</td>
    </tr>
    <tr>
        <td>D11</td>
        <td>DRQ5</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 5</td>
    </tr>
    <tr>
        <td>D12</td>
        <td>/DACK6</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 6</td>
    </tr>
    <tr>
        <td>D13</td>
        <td>DRQ6</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 6</td>
    </tr>
    <tr>
        <td>D14</td>
        <td>/DACK7</td>
        <td><img src="images/arrowr.GIF" alt="--&gt;" width="32"
        height="9"></td>
        <td>DMA Acknowledge 7</td>
    </tr>
    <tr>
        <td>D15</td>
        <td>DRQ7</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>DMA Request 7</td>
    </tr>
    <tr>
        <td>D16</td>
        <td>+5 V</td>
        <td>&nbsp;</td>
        <td>&nbsp;</td>
    </tr>
    <tr>
        <td>D17</td>
        <td>/MASTER</td>
        <td><img src="images/arrowl.GIF" alt="&lt;--" width="32"
        height="9"></td>
        <td>Used with DRQ to gain control of system</td>
    </tr>
    <tr>
        <td>D18</td>
        <td>GND</td>
        <td>&nbsp;</td>
        <td>Ground</td>
    </tr>
</table>

<address>
    Note: Direction is Motherboard relative ISA-Cards. 
</address>

<address>
    Note: B8 was /CARD SLCDTD on the XT. Card selected, activated
    by cards in XT's slot J8 
</address>

<address>
    <font size="2">Contributor: </font><a
    href="mailto:qtech@mailhost.net"><font size="2">Joakim Ögren</font></a>
</address>

<address>
    <font size="2">Sources:&nbsp;IBM PC/AT Technical Reference,
    pages 1-25 through 1-37</font> <br>
    <font size="2">Sources:&nbsp;<a
    href="ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1">
    comp.sys.ibm.pc.hardware.* FAQ Part 4</a>, maintained by <a
    href="mailto:ralf@alum.wpi.edu">Ralph Valentino</a></font> 
</address>


<address>
    <font size="1">Please send any comments to </font><a
    href="mailto:qtech@mailhost.net"><font size="1">Joakim Ögren</font></a><font
    size="1">.</font> 
</address>

</body>
</html>