ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB259:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "25flash.h"
  26:Core/Src/main.c **** #include "neopixel.h"
  27:Core/Src/main.c **** #include "buzzer.h"
  28:Core/Src/main.c **** #include "lsm6dso.h"
  29:Core/Src/main.c **** #include "BMP388.h"
  30:Core/Src/main.c **** #include "ee24.h"
  31:Core/Src/main.c **** #include "servo.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 2


  32:Core/Src/main.c **** #include "GNSS.h"
  33:Core/Src/main.c **** #include "SX1262.h"
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** #define VBAT_DIV_K  2.54
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** #define LSM6DSO_I2C_ADDR (0x6A << 1)
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  54:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  59:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  60:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  66:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  69:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  70:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** LSM6DSO_Object_t lsm6dso1;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** BMP388_HandleTypeDef hbmp388;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** float battery_v;
  81:Core/Src/main.c **** uint32_t adc_buff[1];
  82:Core/Src/main.c **** /* USER CODE END PV */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  85:Core/Src/main.c **** void SystemClock_Config(void);
  86:Core/Src/main.c **** static void MX_GPIO_Init(void);
  87:Core/Src/main.c **** static void MX_DMA_Init(void);
  88:Core/Src/main.c **** static void MX_ADC1_Init(void);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 3


  89:Core/Src/main.c **** static void MX_I2C1_Init(void);
  90:Core/Src/main.c **** static void MX_I2C2_Init(void);
  91:Core/Src/main.c **** static void MX_I2C3_Init(void);
  92:Core/Src/main.c **** static void MX_RTC_Init(void);
  93:Core/Src/main.c **** static void MX_SPI1_Init(void);
  94:Core/Src/main.c **** static void MX_SPI2_Init(void);
  95:Core/Src/main.c **** static void MX_SPI3_Init(void);
  96:Core/Src/main.c **** static void MX_TIM3_Init(void);
  97:Core/Src/main.c **** static void MX_TIM4_Init(void);
  98:Core/Src/main.c **** static void MX_TIM5_Init(void);
  99:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 100:Core/Src/main.c **** static void MX_CRC_Init(void);
 101:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* USER CODE END PFP */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 106:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* USER CODE END 0 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****   * @brief  The application entry point.
 112:Core/Src/main.c ****   * @retval int
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c **** int main(void)
 115:Core/Src/main.c **** {
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 124:Core/Src/main.c ****   HAL_Init();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Configure the system clock */
 131:Core/Src/main.c ****   SystemClock_Config();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE END SysInit */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Initialize all configured peripherals */
 138:Core/Src/main.c ****   MX_GPIO_Init();
 139:Core/Src/main.c ****   MX_DMA_Init();
 140:Core/Src/main.c ****   MX_ADC1_Init();
 141:Core/Src/main.c ****   MX_I2C1_Init();
 142:Core/Src/main.c ****   MX_I2C2_Init();
 143:Core/Src/main.c ****   MX_I2C3_Init();
 144:Core/Src/main.c ****   MX_RTC_Init();
 145:Core/Src/main.c ****   MX_SPI1_Init();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 4


 146:Core/Src/main.c ****   MX_SPI2_Init();
 147:Core/Src/main.c ****   MX_SPI3_Init();
 148:Core/Src/main.c ****   MX_TIM3_Init();
 149:Core/Src/main.c ****   MX_TIM4_Init();
 150:Core/Src/main.c ****   MX_TIM5_Init();
 151:Core/Src/main.c ****   MX_USART1_UART_Init();
 152:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 153:Core/Src/main.c ****   MX_CRC_Init();
 154:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 155:Core/Src/main.c ****   // LSM6DSO_Init(&lsm6dso1);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   hbmp388.hi2c = &hi2c2;
 160:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 161:Core/Src/main.c ****   float prs, temp;
 162:Core/Src/main.c ****   if(BMP388_Init(&hbmp388) == HAL_OK){
 163:Core/Src/main.c ****     HAL_Delay(5);
 164:Core/Src/main.c ****     BMP388_SetTempOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 165:Core/Src/main.c ****     BMP388_SetPressOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 166:Core/Src/main.c ****     BMP388_SetIIRFilterCoeff(&hbmp388, BMP3_IIR_FILTER_COEFF_3);
 167:Core/Src/main.c ****     BMP388_SetOutputDataRate(&hbmp388, BMP3_ODR_50_HZ);
 168:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);  // DUMMY
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c ****   /* USER CODE END 2 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* Infinite loop */
 173:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 174:Core/Src/main.c ****   while (1)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     HAL_Delay(100);  // wait for conversion
 177:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);
 178:Core/Src/main.c ****     BMP388_CompensateRawPressTemp(&hbmp388, rprs, rtemp, &prs, &temp);
 179:Core/Src/main.c ****     /* USER CODE END WHILE */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /* USER CODE END 3 */
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief System Clock Configuration
 188:Core/Src/main.c ****   * @retval None
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c **** void SystemClock_Config(void)
 191:Core/Src/main.c **** {
 192:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 193:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 198:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 201:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 202:Core/Src/main.c ****   */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 204:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 205:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 212:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     Error_Handler();
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 218:Core/Src/main.c ****   */
 219:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 221:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****     Error_Handler();
 229:Core/Src/main.c ****   }
 230:Core/Src/main.c **** }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 234:Core/Src/main.c ****   * @param None
 235:Core/Src/main.c ****   * @retval None
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c **** static void MX_ADC1_Init(void)
 238:Core/Src/main.c **** {
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   hadc1.Instance = ADC1;
 253:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 254:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 255:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 256:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 257:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 261:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 262:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 263:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 264:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 272:Core/Src/main.c ****   sConfig.Rank = 1;
 273:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 274:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * @brief CRC Initialization Function
 286:Core/Src/main.c ****   * @param None
 287:Core/Src/main.c ****   * @retval None
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c **** static void MX_CRC_Init(void)
 290:Core/Src/main.c **** {
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 299:Core/Src/main.c ****   hcrc.Instance = CRC;
 300:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** /**
 311:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 312:Core/Src/main.c ****   * @param None
 313:Core/Src/main.c ****   * @retval None
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c **** static void MX_I2C1_Init(void)
 316:Core/Src/main.c **** {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 325:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 326:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 327:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 328:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 329:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 330:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 331:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 332:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 333:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 334:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** }
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** /**
 345:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 346:Core/Src/main.c ****   * @param None
 347:Core/Src/main.c ****   * @retval None
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** static void MX_I2C2_Init(void)
 350:Core/Src/main.c **** {
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 359:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 360:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 361:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 362:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 363:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 364:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 365:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 366:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 367:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 368:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** }
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /**
 379:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 380:Core/Src/main.c ****   * @param None
 381:Core/Src/main.c ****   * @retval None
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c **** static void MX_I2C3_Init(void)
 384:Core/Src/main.c **** {
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 393:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 394:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 395:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 396:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 397:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 398:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 399:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 400:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 401:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 402:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /**
 413:Core/Src/main.c ****   * @brief RTC Initialization Function
 414:Core/Src/main.c ****   * @param None
 415:Core/Src/main.c ****   * @retval None
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c **** static void MX_RTC_Init(void)
 418:Core/Src/main.c **** {
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /** Initialize RTC Only
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c ****   hrtc.Instance = RTC;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 9


 431:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 432:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 433:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 434:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 435:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 436:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 437:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** }
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /**
 448:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 449:Core/Src/main.c ****   * @param None
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** static void MX_SPI1_Init(void)
 453:Core/Src/main.c **** {
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 462:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 463:Core/Src/main.c ****   hspi1.Instance = SPI1;
 464:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 465:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 466:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 467:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 468:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 469:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 470:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 471:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 472:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 473:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 474:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 475:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 476:Core/Src/main.c ****   {
 477:Core/Src/main.c ****     Error_Handler();
 478:Core/Src/main.c ****   }
 479:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** }
 484:Core/Src/main.c **** 
 485:Core/Src/main.c **** /**
 486:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 487:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 10


 488:Core/Src/main.c ****   * @retval None
 489:Core/Src/main.c ****   */
 490:Core/Src/main.c **** static void MX_SPI2_Init(void)
 491:Core/Src/main.c **** {
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 500:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 501:Core/Src/main.c ****   hspi2.Instance = SPI2;
 502:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 503:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 504:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 505:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 506:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 507:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 508:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 509:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 510:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 511:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 512:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 513:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 514:Core/Src/main.c ****   {
 515:Core/Src/main.c ****     Error_Handler();
 516:Core/Src/main.c ****   }
 517:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** /**
 524:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 525:Core/Src/main.c ****   * @param None
 526:Core/Src/main.c ****   * @retval None
 527:Core/Src/main.c ****   */
 528:Core/Src/main.c **** static void MX_SPI3_Init(void)
 529:Core/Src/main.c **** {
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 538:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 539:Core/Src/main.c ****   hspi3.Instance = SPI3;
 540:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 541:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 542:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 543:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 544:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 11


 545:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 546:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 547:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 548:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 549:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 550:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 551:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 552:Core/Src/main.c ****   {
 553:Core/Src/main.c ****     Error_Handler();
 554:Core/Src/main.c ****   }
 555:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** }
 560:Core/Src/main.c **** 
 561:Core/Src/main.c **** /**
 562:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 563:Core/Src/main.c ****   * @param None
 564:Core/Src/main.c ****   * @retval None
 565:Core/Src/main.c ****   */
 566:Core/Src/main.c **** static void MX_TIM3_Init(void)
 567:Core/Src/main.c **** {
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 574:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 575:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 578:Core/Src/main.c **** 
 579:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 580:Core/Src/main.c ****   htim3.Instance = TIM3;
 581:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 582:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 583:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 584:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 585:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 586:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 587:Core/Src/main.c ****   {
 588:Core/Src/main.c ****     Error_Handler();
 589:Core/Src/main.c ****   }
 590:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 591:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 592:Core/Src/main.c ****   {
 593:Core/Src/main.c ****     Error_Handler();
 594:Core/Src/main.c ****   }
 595:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c ****     Error_Handler();
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 600:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 601:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 12


 602:Core/Src/main.c ****   {
 603:Core/Src/main.c ****     Error_Handler();
 604:Core/Src/main.c ****   }
 605:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 606:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 607:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 608:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 609:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 610:Core/Src/main.c ****   {
 611:Core/Src/main.c ****     Error_Handler();
 612:Core/Src/main.c ****   }
 613:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 616:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 617:Core/Src/main.c **** 
 618:Core/Src/main.c **** }
 619:Core/Src/main.c **** 
 620:Core/Src/main.c **** /**
 621:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 622:Core/Src/main.c ****   * @param None
 623:Core/Src/main.c ****   * @retval None
 624:Core/Src/main.c ****   */
 625:Core/Src/main.c **** static void MX_TIM4_Init(void)
 626:Core/Src/main.c **** {
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 633:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 634:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 639:Core/Src/main.c ****   htim4.Instance = TIM4;
 640:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 641:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 642:Core/Src/main.c ****   htim4.Init.Period = 65535;
 643:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 644:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 645:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 646:Core/Src/main.c ****   {
 647:Core/Src/main.c ****     Error_Handler();
 648:Core/Src/main.c ****   }
 649:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 650:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 651:Core/Src/main.c ****   {
 652:Core/Src/main.c ****     Error_Handler();
 653:Core/Src/main.c ****   }
 654:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 655:Core/Src/main.c ****   {
 656:Core/Src/main.c ****     Error_Handler();
 657:Core/Src/main.c ****   }
 658:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 13


 659:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 660:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 665:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 666:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 667:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 668:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 669:Core/Src/main.c ****   {
 670:Core/Src/main.c ****     Error_Handler();
 671:Core/Src/main.c ****   }
 672:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 673:Core/Src/main.c ****   {
 674:Core/Src/main.c ****     Error_Handler();
 675:Core/Src/main.c ****   }
 676:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 679:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 680:Core/Src/main.c **** 
 681:Core/Src/main.c **** }
 682:Core/Src/main.c **** 
 683:Core/Src/main.c **** /**
 684:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 685:Core/Src/main.c ****   * @param None
 686:Core/Src/main.c ****   * @retval None
 687:Core/Src/main.c ****   */
 688:Core/Src/main.c **** static void MX_TIM5_Init(void)
 689:Core/Src/main.c **** {
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 696:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 697:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 702:Core/Src/main.c ****   htim5.Instance = TIM5;
 703:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 704:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 705:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 706:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 707:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 708:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 709:Core/Src/main.c ****   {
 710:Core/Src/main.c ****     Error_Handler();
 711:Core/Src/main.c ****   }
 712:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 713:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 714:Core/Src/main.c ****   {
 715:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 14


 716:Core/Src/main.c ****   }
 717:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 718:Core/Src/main.c ****   {
 719:Core/Src/main.c ****     Error_Handler();
 720:Core/Src/main.c ****   }
 721:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 722:Core/Src/main.c ****   {
 723:Core/Src/main.c ****     Error_Handler();
 724:Core/Src/main.c ****   }
 725:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 726:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 727:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 728:Core/Src/main.c ****   {
 729:Core/Src/main.c ****     Error_Handler();
 730:Core/Src/main.c ****   }
 731:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 732:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 733:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 734:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 735:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 736:Core/Src/main.c ****   {
 737:Core/Src/main.c ****     Error_Handler();
 738:Core/Src/main.c ****   }
 739:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 740:Core/Src/main.c ****   {
 741:Core/Src/main.c ****     Error_Handler();
 742:Core/Src/main.c ****   }
 743:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 744:Core/Src/main.c ****   {
 745:Core/Src/main.c ****     Error_Handler();
 746:Core/Src/main.c ****   }
 747:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 748:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 749:Core/Src/main.c ****   {
 750:Core/Src/main.c ****     Error_Handler();
 751:Core/Src/main.c ****   }
 752:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 755:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 756:Core/Src/main.c **** 
 757:Core/Src/main.c **** }
 758:Core/Src/main.c **** 
 759:Core/Src/main.c **** /**
 760:Core/Src/main.c ****   * @brief USART1 Initialization Function
 761:Core/Src/main.c ****   * @param None
 762:Core/Src/main.c ****   * @retval None
 763:Core/Src/main.c ****   */
 764:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 765:Core/Src/main.c **** {
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 772:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 15


 773:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 774:Core/Src/main.c ****   huart1.Instance = USART1;
 775:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 776:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 777:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 778:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 779:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 780:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 781:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 782:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 783:Core/Src/main.c ****   {
 784:Core/Src/main.c ****     Error_Handler();
 785:Core/Src/main.c ****   }
 786:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 787:Core/Src/main.c **** 
 788:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 789:Core/Src/main.c **** 
 790:Core/Src/main.c **** }
 791:Core/Src/main.c **** 
 792:Core/Src/main.c **** /**
 793:Core/Src/main.c ****   * Enable DMA controller clock
 794:Core/Src/main.c ****   */
 795:Core/Src/main.c **** static void MX_DMA_Init(void)
 796:Core/Src/main.c **** {
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   /* DMA controller clock enable */
 799:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   /* DMA interrupt init */
 802:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 803:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 804:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 805:Core/Src/main.c **** 
 806:Core/Src/main.c **** }
 807:Core/Src/main.c **** 
 808:Core/Src/main.c **** /**
 809:Core/Src/main.c ****   * @brief GPIO Initialization Function
 810:Core/Src/main.c ****   * @param None
 811:Core/Src/main.c ****   * @retval None
 812:Core/Src/main.c ****   */
 813:Core/Src/main.c **** static void MX_GPIO_Init(void)
 814:Core/Src/main.c **** {
  28              		.loc 1 814 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 16


  43 0004 8BB0     		sub	sp, sp, #44
  44              		.cfi_def_cfa_offset 80
 815:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 815 3 view .LVU1
  46              		.loc 1 815 20 is_stmt 0 view .LVU2
  47 0006 05AD     		add	r5, sp, #20
  48 0008 0024     		movs	r4, #0
  49 000a 0594     		str	r4, [sp, #20]
  50 000c 0694     		str	r4, [sp, #24]
  51 000e 0794     		str	r4, [sp, #28]
  52 0010 0894     		str	r4, [sp, #32]
  53 0012 0994     		str	r4, [sp, #36]
 816:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 817:Core/Src/main.c **** 
 818:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 819:Core/Src/main.c **** 
 820:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 821:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 821 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 821 3 view .LVU4
  57 0014 0094     		str	r4, [sp]
  58              		.loc 1 821 3 view .LVU5
  59 0016 4A4B     		ldr	r3, .L3
  60 0018 1A6B     		ldr	r2, [r3, #48]
  61 001a 42F00402 		orr	r2, r2, #4
  62 001e 1A63     		str	r2, [r3, #48]
  63              		.loc 1 821 3 view .LVU6
  64 0020 1A6B     		ldr	r2, [r3, #48]
  65 0022 02F00402 		and	r2, r2, #4
  66 0026 0092     		str	r2, [sp]
  67              		.loc 1 821 3 view .LVU7
  68 0028 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 821 3 view .LVU8
 822:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 822 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 822 3 view .LVU10
  74 002a 0194     		str	r4, [sp, #4]
  75              		.loc 1 822 3 view .LVU11
  76 002c 1A6B     		ldr	r2, [r3, #48]
  77 002e 42F08002 		orr	r2, r2, #128
  78 0032 1A63     		str	r2, [r3, #48]
  79              		.loc 1 822 3 view .LVU12
  80 0034 1A6B     		ldr	r2, [r3, #48]
  81 0036 02F08002 		and	r2, r2, #128
  82 003a 0192     		str	r2, [sp, #4]
  83              		.loc 1 822 3 view .LVU13
  84 003c 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 822 3 view .LVU14
 823:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 823 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 823 3 view .LVU16
  90 003e 0294     		str	r4, [sp, #8]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 17


  91              		.loc 1 823 3 view .LVU17
  92 0040 1A6B     		ldr	r2, [r3, #48]
  93 0042 42F00102 		orr	r2, r2, #1
  94 0046 1A63     		str	r2, [r3, #48]
  95              		.loc 1 823 3 view .LVU18
  96 0048 1A6B     		ldr	r2, [r3, #48]
  97 004a 02F00102 		and	r2, r2, #1
  98 004e 0292     		str	r2, [sp, #8]
  99              		.loc 1 823 3 view .LVU19
 100 0050 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 823 3 view .LVU20
 824:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 824 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 824 3 view .LVU22
 106 0052 0394     		str	r4, [sp, #12]
 107              		.loc 1 824 3 view .LVU23
 108 0054 1A6B     		ldr	r2, [r3, #48]
 109 0056 42F00202 		orr	r2, r2, #2
 110 005a 1A63     		str	r2, [r3, #48]
 111              		.loc 1 824 3 view .LVU24
 112 005c 1A6B     		ldr	r2, [r3, #48]
 113 005e 02F00202 		and	r2, r2, #2
 114 0062 0392     		str	r2, [sp, #12]
 115              		.loc 1 824 3 view .LVU25
 116 0064 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 824 3 view .LVU26
 825:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 825 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 825 3 view .LVU28
 122 0066 0494     		str	r4, [sp, #16]
 123              		.loc 1 825 3 view .LVU29
 124 0068 1A6B     		ldr	r2, [r3, #48]
 125 006a 42F00802 		orr	r2, r2, #8
 126 006e 1A63     		str	r2, [r3, #48]
 127              		.loc 1 825 3 view .LVU30
 128 0070 1B6B     		ldr	r3, [r3, #48]
 129 0072 03F00803 		and	r3, r3, #8
 130 0076 0493     		str	r3, [sp, #16]
 131              		.loc 1 825 3 view .LVU31
 132 0078 049B     		ldr	r3, [sp, #16]
 133              	.LBE8:
 134              		.loc 1 825 3 view .LVU32
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 828:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 135              		.loc 1 828 3 view .LVU33
 136 007a 324E     		ldr	r6, .L3+4
 137 007c 2246     		mov	r2, r4
 138 007e 40F28911 		movw	r1, #393
 139 0082 3046     		mov	r0, r6
 140 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 829:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 18


 830:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 831:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 142              		.loc 1 831 3 view .LVU34
 143 0088 0122     		movs	r2, #1
 144 008a 3021     		movs	r1, #48
 145 008c 3046     		mov	r0, r6
 146 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 832:Core/Src/main.c **** 
 833:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 834:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 148              		.loc 1 834 3 view .LVU35
 149 0092 DFF8B480 		ldr	r8, .L3+8
 150 0096 2246     		mov	r2, r4
 151 0098 2121     		movs	r1, #33
 152 009a 4046     		mov	r0, r8
 153 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 835:Core/Src/main.c **** 
 836:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 837:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 155              		.loc 1 837 3 view .LVU36
 156 00a0 DFF8A890 		ldr	r9, .L3+12
 157 00a4 2246     		mov	r2, r4
 158 00a6 0421     		movs	r1, #4
 159 00a8 4846     		mov	r0, r9
 160 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL3:
 838:Core/Src/main.c **** 
 839:Core/Src/main.c ****   /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
 840:Core/Src/main.c ****   GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 162              		.loc 1 840 3 view .LVU37
 163              		.loc 1 840 23 is_stmt 0 view .LVU38
 164 00ae 40F28913 		movw	r3, #393
 165 00b2 0593     		str	r3, [sp, #20]
 841:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 841 3 is_stmt 1 view .LVU39
 167              		.loc 1 841 24 is_stmt 0 view .LVU40
 168 00b4 0127     		movs	r7, #1
 169 00b6 0697     		str	r7, [sp, #24]
 842:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 842 3 is_stmt 1 view .LVU41
 171              		.loc 1 842 24 is_stmt 0 view .LVU42
 172 00b8 0794     		str	r4, [sp, #28]
 843:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 843 3 is_stmt 1 view .LVU43
 174              		.loc 1 843 25 is_stmt 0 view .LVU44
 175 00ba 0894     		str	r4, [sp, #32]
 844:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 176              		.loc 1 844 3 is_stmt 1 view .LVU45
 177 00bc 2946     		mov	r1, r5
 178 00be 3046     		mov	r0, r6
 179 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 845:Core/Src/main.c **** 
 846:Core/Src/main.c ****   /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
 847:Core/Src/main.c ****   GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 19


 181              		.loc 1 847 3 view .LVU46
 182              		.loc 1 847 23 is_stmt 0 view .LVU47
 183 00c4 3023     		movs	r3, #48
 184 00c6 0593     		str	r3, [sp, #20]
 848:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 848 3 is_stmt 1 view .LVU48
 186              		.loc 1 848 24 is_stmt 0 view .LVU49
 187 00c8 0697     		str	r7, [sp, #24]
 849:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 849 3 is_stmt 1 view .LVU50
 189              		.loc 1 849 24 is_stmt 0 view .LVU51
 190 00ca 0794     		str	r4, [sp, #28]
 850:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191              		.loc 1 850 3 is_stmt 1 view .LVU52
 192              		.loc 1 850 25 is_stmt 0 view .LVU53
 193 00cc 0323     		movs	r3, #3
 194 00ce 0893     		str	r3, [sp, #32]
 851:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 195              		.loc 1 851 3 is_stmt 1 view .LVU54
 196 00d0 2946     		mov	r1, r5
 197 00d2 3046     		mov	r0, r6
 198 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
 854:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 200              		.loc 1 854 3 view .LVU55
 201              		.loc 1 854 23 is_stmt 0 view .LVU56
 202 00d8 2123     		movs	r3, #33
 203 00da 0593     		str	r3, [sp, #20]
 855:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204              		.loc 1 855 3 is_stmt 1 view .LVU57
 205              		.loc 1 855 24 is_stmt 0 view .LVU58
 206 00dc 0697     		str	r7, [sp, #24]
 856:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 856 3 is_stmt 1 view .LVU59
 208              		.loc 1 856 24 is_stmt 0 view .LVU60
 209 00de 0794     		str	r4, [sp, #28]
 857:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 857 3 is_stmt 1 view .LVU61
 211              		.loc 1 857 25 is_stmt 0 view .LVU62
 212 00e0 0894     		str	r4, [sp, #32]
 858:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213              		.loc 1 858 3 is_stmt 1 view .LVU63
 214 00e2 2946     		mov	r1, r5
 215 00e4 4046     		mov	r0, r8
 216 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 859:Core/Src/main.c **** 
 860:Core/Src/main.c ****   /*Configure GPIO pin : LORA_IO0_Pin */
 861:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_IO0_Pin;
 218              		.loc 1 861 3 view .LVU64
 219              		.loc 1 861 23 is_stmt 0 view .LVU65
 220 00ea 0223     		movs	r3, #2
 221 00ec 0593     		str	r3, [sp, #20]
 862:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 222              		.loc 1 862 3 is_stmt 1 view .LVU66
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 20


 223              		.loc 1 862 24 is_stmt 0 view .LVU67
 224 00ee 0694     		str	r4, [sp, #24]
 863:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 863 3 is_stmt 1 view .LVU68
 226              		.loc 1 863 24 is_stmt 0 view .LVU69
 227 00f0 0794     		str	r4, [sp, #28]
 864:Core/Src/main.c ****   HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 228              		.loc 1 864 3 is_stmt 1 view .LVU70
 229 00f2 2946     		mov	r1, r5
 230 00f4 4046     		mov	r0, r8
 231 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL7:
 865:Core/Src/main.c **** 
 866:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 867:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 233              		.loc 1 867 3 view .LVU71
 234              		.loc 1 867 23 is_stmt 0 view .LVU72
 235 00fa 4FF0040A 		mov	r10, #4
 236 00fe CDF814A0 		str	r10, [sp, #20]
 868:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 237              		.loc 1 868 3 is_stmt 1 view .LVU73
 238              		.loc 1 868 24 is_stmt 0 view .LVU74
 239 0102 4FF4881B 		mov	fp, #1114112
 240 0106 CDF818B0 		str	fp, [sp, #24]
 869:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 869 3 is_stmt 1 view .LVU75
 242              		.loc 1 869 24 is_stmt 0 view .LVU76
 243 010a 0794     		str	r4, [sp, #28]
 870:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 244              		.loc 1 870 3 is_stmt 1 view .LVU77
 245 010c 2946     		mov	r1, r5
 246 010e 4046     		mov	r0, r8
 247 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL8:
 871:Core/Src/main.c **** 
 872:Core/Src/main.c ****   /*Configure GPIO pin : IMU_INT1_Pin */
 873:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT1_Pin;
 249              		.loc 1 873 3 view .LVU78
 250              		.loc 1 873 23 is_stmt 0 view .LVU79
 251 0114 4023     		movs	r3, #64
 252 0116 0593     		str	r3, [sp, #20]
 874:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 253              		.loc 1 874 3 is_stmt 1 view .LVU80
 254              		.loc 1 874 24 is_stmt 0 view .LVU81
 255 0118 CDF818B0 		str	fp, [sp, #24]
 875:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 875 3 is_stmt 1 view .LVU82
 257              		.loc 1 875 24 is_stmt 0 view .LVU83
 258 011c 0794     		str	r4, [sp, #28]
 876:Core/Src/main.c ****   HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 876 3 is_stmt 1 view .LVU84
 260 011e 2946     		mov	r1, r5
 261 0120 3046     		mov	r0, r6
 262 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL9:
 877:Core/Src/main.c **** 
 878:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NRST_Pin */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 21


 879:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NRST_Pin;
 264              		.loc 1 879 3 view .LVU85
 265              		.loc 1 879 23 is_stmt 0 view .LVU86
 266 0126 CDF814A0 		str	r10, [sp, #20]
 880:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 267              		.loc 1 880 3 is_stmt 1 view .LVU87
 268              		.loc 1 880 24 is_stmt 0 view .LVU88
 269 012a 0697     		str	r7, [sp, #24]
 881:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 881 3 is_stmt 1 view .LVU89
 271              		.loc 1 881 24 is_stmt 0 view .LVU90
 272 012c 0794     		str	r4, [sp, #28]
 882:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 882 3 is_stmt 1 view .LVU91
 274              		.loc 1 882 25 is_stmt 0 view .LVU92
 275 012e 0894     		str	r4, [sp, #32]
 883:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 883 3 is_stmt 1 view .LVU93
 277 0130 2946     		mov	r1, r5
 278 0132 4846     		mov	r0, r9
 279 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL10:
 884:Core/Src/main.c **** 
 885:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 886:Core/Src/main.c **** 
 887:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 888:Core/Src/main.c **** }
 281              		.loc 1 888 1 is_stmt 0 view .LVU94
 282 0138 0BB0     		add	sp, sp, #44
 283              		.cfi_def_cfa_offset 36
 284              		@ sp needed
 285 013a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 286              	.L4:
 287 013e 00BF     		.align	2
 288              	.L3:
 289 0140 00380240 		.word	1073887232
 290 0144 00080240 		.word	1073874944
 291 0148 00040240 		.word	1073873920
 292 014c 000C0240 		.word	1073875968
 293              		.cfi_endproc
 294              	.LFE259:
 296              		.section	.text.MX_DMA_Init,"ax",%progbits
 297              		.align	1
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	MX_DMA_Init:
 303              	.LFB258:
 796:Core/Src/main.c **** 
 304              		.loc 1 796 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 8
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308 0000 00B5     		push	{lr}
 309              		.cfi_def_cfa_offset 4
 310              		.cfi_offset 14, -4
 311 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 22


 312              		.cfi_def_cfa_offset 16
 799:Core/Src/main.c **** 
 313              		.loc 1 799 3 view .LVU96
 314              	.LBB9:
 799:Core/Src/main.c **** 
 315              		.loc 1 799 3 view .LVU97
 316 0004 0021     		movs	r1, #0
 317 0006 0191     		str	r1, [sp, #4]
 799:Core/Src/main.c **** 
 318              		.loc 1 799 3 view .LVU98
 319 0008 094B     		ldr	r3, .L7
 320 000a 1A6B     		ldr	r2, [r3, #48]
 321 000c 42F40012 		orr	r2, r2, #2097152
 322 0010 1A63     		str	r2, [r3, #48]
 799:Core/Src/main.c **** 
 323              		.loc 1 799 3 view .LVU99
 324 0012 1B6B     		ldr	r3, [r3, #48]
 325 0014 03F40013 		and	r3, r3, #2097152
 326 0018 0193     		str	r3, [sp, #4]
 799:Core/Src/main.c **** 
 327              		.loc 1 799 3 view .LVU100
 328 001a 019B     		ldr	r3, [sp, #4]
 329              	.LBE9:
 799:Core/Src/main.c **** 
 330              		.loc 1 799 3 view .LVU101
 803:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 331              		.loc 1 803 3 view .LVU102
 332 001c 0A46     		mov	r2, r1
 333 001e 0F20     		movs	r0, #15
 334 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 335              	.LVL11:
 804:Core/Src/main.c **** 
 336              		.loc 1 804 3 view .LVU103
 337 0024 0F20     		movs	r0, #15
 338 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 339              	.LVL12:
 806:Core/Src/main.c **** 
 340              		.loc 1 806 1 is_stmt 0 view .LVU104
 341 002a 03B0     		add	sp, sp, #12
 342              		.cfi_def_cfa_offset 4
 343              		@ sp needed
 344 002c 5DF804FB 		ldr	pc, [sp], #4
 345              	.L8:
 346              		.align	2
 347              	.L7:
 348 0030 00380240 		.word	1073887232
 349              		.cfi_endproc
 350              	.LFE258:
 352              		.section	.text.Get_Vbat,"ax",%progbits
 353              		.align	1
 354              		.global	Get_Vbat
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	Get_Vbat:
 360              	.LFB260:
 889:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 23


 890:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 891:Core/Src/main.c **** void Get_Vbat(){
 361              		.loc 1 891 16 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
 892:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buff, 1);
 369              		.loc 1 892 3 view .LVU106
 370 0002 0122     		movs	r2, #1
 371 0004 0249     		ldr	r1, .L11
 372 0006 0348     		ldr	r0, .L11+4
 373 0008 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 374              	.LVL13:
 893:Core/Src/main.c **** }
 375              		.loc 1 893 1 is_stmt 0 view .LVU107
 376 000c 08BD     		pop	{r3, pc}
 377              	.L12:
 378 000e 00BF     		.align	2
 379              	.L11:
 380 0010 00000000 		.word	adc_buff
 381 0014 00000000 		.word	hadc1
 382              		.cfi_endproc
 383              	.LFE260:
 385              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 386              		.align	1
 387              		.global	HAL_ADC_ConvCpltCallback
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	HAL_ADC_ConvCpltCallback:
 393              	.LVL14:
 394              	.LFB261:
 894:Core/Src/main.c **** 
 895:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 896:Core/Src/main.c **** {
 395              		.loc 1 896 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		.loc 1 896 1 is_stmt 0 view .LVU109
 400 0000 08B5     		push	{r3, lr}
 401              		.cfi_def_cfa_offset 8
 402              		.cfi_offset 3, -8
 403              		.cfi_offset 14, -4
 897:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 404              		.loc 1 897 3 is_stmt 1 view .LVU110
 405              		.loc 1 897 10 is_stmt 0 view .LVU111
 406 0002 0268     		ldr	r2, [r0]
 407              		.loc 1 897 5 view .LVU112
 408 0004 144B     		ldr	r3, .L17+24
 409 0006 9A42     		cmp	r2, r3
 410 0008 00D0     		beq	.L16
 411              	.LVL15:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 24


 412              	.L13:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 899:Core/Src/main.c ****   }
 900:Core/Src/main.c **** }
 413              		.loc 1 900 1 view .LVU113
 414 000a 08BD     		pop	{r3, pc}
 415              	.LVL16:
 416              	.L16:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 417              		.loc 1 898 5 is_stmt 1 view .LVU114
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 418              		.loc 1 898 30 is_stmt 0 view .LVU115
 419 000c 134B     		ldr	r3, .L17+28
 420 000e 5868     		ldr	r0, [r3, #4]
 421              	.LVL17:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 422              		.loc 1 898 30 view .LVU116
 423 0010 FFF7FEFF 		bl	__aeabi_ui2d
 424              	.LVL18:
 425 0014 0AA3     		adr	r3, .L17
 426 0016 D3E90023 		ldrd	r2, [r3]
 427 001a FFF7FEFF 		bl	__aeabi_dmul
 428              	.LVL19:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 429              		.loc 1 898 36 view .LVU117
 430 001e 0AA3     		adr	r3, .L17+8
 431 0020 D3E90023 		ldrd	r2, [r3]
 432 0024 FFF7FEFF 		bl	__aeabi_ddiv
 433              	.LVL20:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 434              		.loc 1 898 43 view .LVU118
 435 0028 09A3     		adr	r3, .L17+16
 436 002a D3E90023 		ldrd	r2, [r3]
 437 002e FFF7FEFF 		bl	__aeabi_dmul
 438              	.LVL21:
 439 0032 FFF7FEFF 		bl	__aeabi_d2f
 440              	.LVL22:
 898:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 441              		.loc 1 898 15 view .LVU119
 442 0036 0A4B     		ldr	r3, .L17+32
 443 0038 1860     		str	r0, [r3]	@ float
 444              		.loc 1 900 1 view .LVU120
 445 003a E6E7     		b	.L13
 446              	.L18:
 447 003c AFF30080 		.align	3
 448              	.L17:
 449 0040 66666666 		.word	1717986918
 450 0044 66660A40 		.word	1074423398
 451 0048 00000000 		.word	0
 452 004c 00FEAF40 		.word	1085275648
 453 0050 52B81E85 		.word	-2061584302
 454 0054 EB510440 		.word	1074024939
 455 0058 00200140 		.word	1073815552
 456 005c 00000000 		.word	adc_buff
 457 0060 00000000 		.word	battery_v
 458              		.cfi_endproc
 459              	.LFE261:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 25


 461              		.section	.text.platform_write,"ax",%progbits
 462              		.align	1
 463              		.global	platform_write
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	platform_write:
 469              	.LVL23:
 470              	.LFB262:
 901:Core/Src/main.c **** 
 902:Core/Src/main.c **** 
 903:Core/Src/main.c **** int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
 904:Core/Src/main.c **** {
 471              		.loc 1 904 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 904 1 is_stmt 0 view .LVU122
 476 0000 10B5     		push	{r4, lr}
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 4, -8
 479              		.cfi_offset 14, -4
 480 0002 84B0     		sub	sp, sp, #16
 481              		.cfi_def_cfa_offset 24
 905:Core/Src/main.c ****     HAL_I2C_Mem_Write(handle,
 482              		.loc 1 905 5 is_stmt 1 view .LVU123
 483 0004 4FF0FF34 		mov	r4, #-1
 484 0008 0294     		str	r4, [sp, #8]
 485 000a 0193     		str	r3, [sp, #4]
 486 000c 0092     		str	r2, [sp]
 487 000e 0123     		movs	r3, #1
 488              	.LVL24:
 489              		.loc 1 905 5 is_stmt 0 view .LVU124
 490 0010 0A46     		mov	r2, r1
 491              	.LVL25:
 492              		.loc 1 905 5 view .LVU125
 493 0012 D421     		movs	r1, #212
 494              	.LVL26:
 495              		.loc 1 905 5 view .LVU126
 496 0014 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 497              	.LVL27:
 906:Core/Src/main.c ****                       LSM6DSO_I2C_ADDR,
 907:Core/Src/main.c ****                       reg,
 908:Core/Src/main.c ****                       I2C_MEMADD_SIZE_8BIT,
 909:Core/Src/main.c ****                       (uint8_t *)bufp,
 910:Core/Src/main.c ****                       len,
 911:Core/Src/main.c ****                       HAL_MAX_DELAY);
 912:Core/Src/main.c ****     return 0;
 498              		.loc 1 912 5 is_stmt 1 view .LVU127
 913:Core/Src/main.c **** }
 499              		.loc 1 913 1 is_stmt 0 view .LVU128
 500 0018 0020     		movs	r0, #0
 501 001a 04B0     		add	sp, sp, #16
 502              		.cfi_def_cfa_offset 8
 503              		@ sp needed
 504 001c 10BD     		pop	{r4, pc}
 505              		.cfi_endproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 26


 506              	.LFE262:
 508              		.section	.text.platform_read,"ax",%progbits
 509              		.align	1
 510              		.global	platform_read
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	platform_read:
 516              	.LVL28:
 517              	.LFB263:
 914:Core/Src/main.c **** 
 915:Core/Src/main.c **** int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
 916:Core/Src/main.c **** {
 518              		.loc 1 916 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		.loc 1 916 1 is_stmt 0 view .LVU130
 523 0000 10B5     		push	{r4, lr}
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 4, -8
 526              		.cfi_offset 14, -4
 527 0002 84B0     		sub	sp, sp, #16
 528              		.cfi_def_cfa_offset 24
 917:Core/Src/main.c ****     HAL_I2C_Mem_Read(handle,
 529              		.loc 1 917 5 is_stmt 1 view .LVU131
 530 0004 4FF0FF34 		mov	r4, #-1
 531 0008 0294     		str	r4, [sp, #8]
 532 000a 0193     		str	r3, [sp, #4]
 533 000c 0092     		str	r2, [sp]
 534 000e 0123     		movs	r3, #1
 535              	.LVL29:
 536              		.loc 1 917 5 is_stmt 0 view .LVU132
 537 0010 0A46     		mov	r2, r1
 538              	.LVL30:
 539              		.loc 1 917 5 view .LVU133
 540 0012 D421     		movs	r1, #212
 541              	.LVL31:
 542              		.loc 1 917 5 view .LVU134
 543 0014 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 544              	.LVL32:
 918:Core/Src/main.c ****                      LSM6DSO_I2C_ADDR,
 919:Core/Src/main.c ****                      reg,
 920:Core/Src/main.c ****                      I2C_MEMADD_SIZE_8BIT,
 921:Core/Src/main.c ****                      bufp,
 922:Core/Src/main.c ****                      len,
 923:Core/Src/main.c ****                      HAL_MAX_DELAY);
 924:Core/Src/main.c ****     return 0;
 545              		.loc 1 924 5 is_stmt 1 view .LVU135
 925:Core/Src/main.c **** }
 546              		.loc 1 925 1 is_stmt 0 view .LVU136
 547 0018 0020     		movs	r0, #0
 548 001a 04B0     		add	sp, sp, #16
 549              		.cfi_def_cfa_offset 8
 550              		@ sp needed
 551 001c 10BD     		pop	{r4, pc}
 552              		.cfi_endproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 27


 553              	.LFE263:
 555              		.section	.text.platform_delay,"ax",%progbits
 556              		.align	1
 557              		.global	platform_delay
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	platform_delay:
 563              	.LVL33:
 564              	.LFB264:
 926:Core/Src/main.c **** 
 927:Core/Src/main.c **** void platform_delay(uint32_t ms)
 928:Core/Src/main.c **** {
 565              		.loc 1 928 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		.loc 1 928 1 is_stmt 0 view .LVU138
 570 0000 08B5     		push	{r3, lr}
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 3, -8
 573              		.cfi_offset 14, -4
 929:Core/Src/main.c ****     HAL_Delay(ms);
 574              		.loc 1 929 5 is_stmt 1 view .LVU139
 575 0002 FFF7FEFF 		bl	HAL_Delay
 576              	.LVL34:
 930:Core/Src/main.c **** }
 577              		.loc 1 930 1 is_stmt 0 view .LVU140
 578 0006 08BD     		pop	{r3, pc}
 579              		.cfi_endproc
 580              	.LFE264:
 582              		.section	.text.Error_Handler,"ax",%progbits
 583              		.align	1
 584              		.global	Error_Handler
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 589              	Error_Handler:
 590              	.LFB265:
 931:Core/Src/main.c **** /* USER CODE END 4 */
 932:Core/Src/main.c **** 
 933:Core/Src/main.c **** /**
 934:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 935:Core/Src/main.c ****   * @retval None
 936:Core/Src/main.c ****   */
 937:Core/Src/main.c **** void Error_Handler(void)
 938:Core/Src/main.c **** {
 591              		.loc 1 938 1 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ Volatile: function does not return.
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 939:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 940:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 941:Core/Src/main.c ****   __disable_irq();
 597              		.loc 1 941 3 view .LVU142
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 28


 598              	.LBB10:
 599              	.LBI10:
 600              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 29


  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 30


 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 31


 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 32


 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 33


 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 34


 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 35


 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 36


 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 37


 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 38


 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 39


 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 40


 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 41


 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 42


 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 43


 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 44


 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 601              		.loc 2 960 27 view .LVU143
 602              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 603              		.loc 2 962 3 view .LVU144
 604              		.syntax unified
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 45


 605              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 606 0000 72B6     		cpsid i
 607              	@ 0 "" 2
 608              		.thumb
 609              		.syntax unified
 610              	.L26:
 611              	.LBE11:
 612              	.LBE10:
 942:Core/Src/main.c ****   while (1)
 613              		.loc 1 942 3 view .LVU145
 943:Core/Src/main.c ****   {
 944:Core/Src/main.c ****   }
 614              		.loc 1 944 3 view .LVU146
 942:Core/Src/main.c ****   while (1)
 615              		.loc 1 942 9 view .LVU147
 616 0002 FEE7     		b	.L26
 617              		.cfi_endproc
 618              	.LFE265:
 620              		.section	.text.MX_ADC1_Init,"ax",%progbits
 621              		.align	1
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	MX_ADC1_Init:
 627              	.LFB245:
 238:Core/Src/main.c **** 
 628              		.loc 1 238 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 16
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632 0000 00B5     		push	{lr}
 633              		.cfi_def_cfa_offset 4
 634              		.cfi_offset 14, -4
 635 0002 85B0     		sub	sp, sp, #20
 636              		.cfi_def_cfa_offset 24
 244:Core/Src/main.c **** 
 637              		.loc 1 244 3 view .LVU149
 244:Core/Src/main.c **** 
 638              		.loc 1 244 26 is_stmt 0 view .LVU150
 639 0004 0023     		movs	r3, #0
 640 0006 0093     		str	r3, [sp]
 641 0008 0193     		str	r3, [sp, #4]
 642 000a 0293     		str	r3, [sp, #8]
 643 000c 0393     		str	r3, [sp, #12]
 252:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 644              		.loc 1 252 3 is_stmt 1 view .LVU151
 252:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 645              		.loc 1 252 18 is_stmt 0 view .LVU152
 646 000e 1348     		ldr	r0, .L33
 647 0010 134A     		ldr	r2, .L33+4
 648 0012 0260     		str	r2, [r0]
 253:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 649              		.loc 1 253 3 is_stmt 1 view .LVU153
 253:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 650              		.loc 1 253 29 is_stmt 0 view .LVU154
 651 0014 4360     		str	r3, [r0, #4]
 254:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 46


 652              		.loc 1 254 3 is_stmt 1 view .LVU155
 254:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 653              		.loc 1 254 25 is_stmt 0 view .LVU156
 654 0016 8360     		str	r3, [r0, #8]
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 655              		.loc 1 255 3 is_stmt 1 view .LVU157
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 656              		.loc 1 255 27 is_stmt 0 view .LVU158
 657 0018 0361     		str	r3, [r0, #16]
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 658              		.loc 1 256 3 is_stmt 1 view .LVU159
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 659              		.loc 1 256 33 is_stmt 0 view .LVU160
 660 001a 0376     		strb	r3, [r0, #24]
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 661              		.loc 1 257 3 is_stmt 1 view .LVU161
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 662              		.loc 1 257 36 is_stmt 0 view .LVU162
 663 001c 80F82030 		strb	r3, [r0, #32]
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 664              		.loc 1 258 3 is_stmt 1 view .LVU163
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 665              		.loc 1 258 35 is_stmt 0 view .LVU164
 666 0020 C362     		str	r3, [r0, #44]
 259:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 667              		.loc 1 259 3 is_stmt 1 view .LVU165
 259:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 668              		.loc 1 259 31 is_stmt 0 view .LVU166
 669 0022 104A     		ldr	r2, .L33+8
 670 0024 8262     		str	r2, [r0, #40]
 260:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 671              		.loc 1 260 3 is_stmt 1 view .LVU167
 260:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 672              		.loc 1 260 24 is_stmt 0 view .LVU168
 673 0026 C360     		str	r3, [r0, #12]
 261:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 674              		.loc 1 261 3 is_stmt 1 view .LVU169
 261:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 675              		.loc 1 261 30 is_stmt 0 view .LVU170
 676 0028 0122     		movs	r2, #1
 677 002a C261     		str	r2, [r0, #28]
 262:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 678              		.loc 1 262 3 is_stmt 1 view .LVU171
 262:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 679              		.loc 1 262 36 is_stmt 0 view .LVU172
 680 002c 80F83030 		strb	r3, [r0, #48]
 263:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 681              		.loc 1 263 3 is_stmt 1 view .LVU173
 263:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 682              		.loc 1 263 27 is_stmt 0 view .LVU174
 683 0030 4261     		str	r2, [r0, #20]
 264:Core/Src/main.c ****   {
 684              		.loc 1 264 3 is_stmt 1 view .LVU175
 264:Core/Src/main.c ****   {
 685              		.loc 1 264 7 is_stmt 0 view .LVU176
 686 0032 FFF7FEFF 		bl	HAL_ADC_Init
 687              	.LVL35:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 47


 264:Core/Src/main.c ****   {
 688              		.loc 1 264 6 discriminator 1 view .LVU177
 689 0036 68B9     		cbnz	r0, .L31
 271:Core/Src/main.c ****   sConfig.Rank = 1;
 690              		.loc 1 271 3 is_stmt 1 view .LVU178
 271:Core/Src/main.c ****   sConfig.Rank = 1;
 691              		.loc 1 271 19 is_stmt 0 view .LVU179
 692 0038 0423     		movs	r3, #4
 693 003a 0093     		str	r3, [sp]
 272:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 694              		.loc 1 272 3 is_stmt 1 view .LVU180
 272:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 695              		.loc 1 272 16 is_stmt 0 view .LVU181
 696 003c 0123     		movs	r3, #1
 697 003e 0193     		str	r3, [sp, #4]
 273:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 698              		.loc 1 273 3 is_stmt 1 view .LVU182
 273:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 699              		.loc 1 273 24 is_stmt 0 view .LVU183
 700 0040 0023     		movs	r3, #0
 701 0042 0293     		str	r3, [sp, #8]
 274:Core/Src/main.c ****   {
 702              		.loc 1 274 3 is_stmt 1 view .LVU184
 274:Core/Src/main.c ****   {
 703              		.loc 1 274 7 is_stmt 0 view .LVU185
 704 0044 6946     		mov	r1, sp
 705 0046 0548     		ldr	r0, .L33
 706 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 707              	.LVL36:
 274:Core/Src/main.c ****   {
 708              		.loc 1 274 6 discriminator 1 view .LVU186
 709 004c 20B9     		cbnz	r0, .L32
 282:Core/Src/main.c **** 
 710              		.loc 1 282 1 view .LVU187
 711 004e 05B0     		add	sp, sp, #20
 712              		.cfi_remember_state
 713              		.cfi_def_cfa_offset 4
 714              		@ sp needed
 715 0050 5DF804FB 		ldr	pc, [sp], #4
 716              	.L31:
 717              		.cfi_restore_state
 266:Core/Src/main.c ****   }
 718              		.loc 1 266 5 is_stmt 1 view .LVU188
 719 0054 FFF7FEFF 		bl	Error_Handler
 720              	.LVL37:
 721              	.L32:
 276:Core/Src/main.c ****   }
 722              		.loc 1 276 5 view .LVU189
 723 0058 FFF7FEFF 		bl	Error_Handler
 724              	.LVL38:
 725              	.L34:
 726              		.align	2
 727              	.L33:
 728 005c 00000000 		.word	hadc1
 729 0060 00200140 		.word	1073815552
 730 0064 0100000F 		.word	251658241
 731              		.cfi_endproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 48


 732              	.LFE245:
 734              		.section	.text.MX_I2C1_Init,"ax",%progbits
 735              		.align	1
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	MX_I2C1_Init:
 741              	.LFB247:
 316:Core/Src/main.c **** 
 742              		.loc 1 316 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746 0000 08B5     		push	{r3, lr}
 747              		.cfi_def_cfa_offset 8
 748              		.cfi_offset 3, -8
 749              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 750              		.loc 1 325 3 view .LVU191
 325:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 751              		.loc 1 325 18 is_stmt 0 view .LVU192
 752 0002 0A48     		ldr	r0, .L39
 753 0004 0A4B     		ldr	r3, .L39+4
 754 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 755              		.loc 1 326 3 is_stmt 1 view .LVU193
 326:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 756              		.loc 1 326 25 is_stmt 0 view .LVU194
 757 0008 0A4B     		ldr	r3, .L39+8
 758 000a 4360     		str	r3, [r0, #4]
 327:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 759              		.loc 1 327 3 is_stmt 1 view .LVU195
 327:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 760              		.loc 1 327 24 is_stmt 0 view .LVU196
 761 000c 0023     		movs	r3, #0
 762 000e 8360     		str	r3, [r0, #8]
 328:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 763              		.loc 1 328 3 is_stmt 1 view .LVU197
 328:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 764              		.loc 1 328 26 is_stmt 0 view .LVU198
 765 0010 C360     		str	r3, [r0, #12]
 329:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 766              		.loc 1 329 3 is_stmt 1 view .LVU199
 329:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 767              		.loc 1 329 29 is_stmt 0 view .LVU200
 768 0012 4FF48042 		mov	r2, #16384
 769 0016 0261     		str	r2, [r0, #16]
 330:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 770              		.loc 1 330 3 is_stmt 1 view .LVU201
 330:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 771              		.loc 1 330 30 is_stmt 0 view .LVU202
 772 0018 4361     		str	r3, [r0, #20]
 331:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 773              		.loc 1 331 3 is_stmt 1 view .LVU203
 331:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 774              		.loc 1 331 26 is_stmt 0 view .LVU204
 775 001a 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 49


 332:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 776              		.loc 1 332 3 is_stmt 1 view .LVU205
 332:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 777              		.loc 1 332 30 is_stmt 0 view .LVU206
 778 001c C361     		str	r3, [r0, #28]
 333:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 779              		.loc 1 333 3 is_stmt 1 view .LVU207
 333:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 780              		.loc 1 333 28 is_stmt 0 view .LVU208
 781 001e 0362     		str	r3, [r0, #32]
 334:Core/Src/main.c ****   {
 782              		.loc 1 334 3 is_stmt 1 view .LVU209
 334:Core/Src/main.c ****   {
 783              		.loc 1 334 7 is_stmt 0 view .LVU210
 784 0020 FFF7FEFF 		bl	HAL_I2C_Init
 785              	.LVL39:
 334:Core/Src/main.c ****   {
 786              		.loc 1 334 6 discriminator 1 view .LVU211
 787 0024 00B9     		cbnz	r0, .L38
 342:Core/Src/main.c **** 
 788              		.loc 1 342 1 view .LVU212
 789 0026 08BD     		pop	{r3, pc}
 790              	.L38:
 336:Core/Src/main.c ****   }
 791              		.loc 1 336 5 is_stmt 1 view .LVU213
 792 0028 FFF7FEFF 		bl	Error_Handler
 793              	.LVL40:
 794              	.L40:
 795              		.align	2
 796              	.L39:
 797 002c 00000000 		.word	hi2c1
 798 0030 00540040 		.word	1073763328
 799 0034 801A0600 		.word	400000
 800              		.cfi_endproc
 801              	.LFE247:
 803              		.section	.text.MX_I2C2_Init,"ax",%progbits
 804              		.align	1
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 809              	MX_I2C2_Init:
 810              	.LFB248:
 350:Core/Src/main.c **** 
 811              		.loc 1 350 1 view -0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815 0000 08B5     		push	{r3, lr}
 816              		.cfi_def_cfa_offset 8
 817              		.cfi_offset 3, -8
 818              		.cfi_offset 14, -4
 359:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 819              		.loc 1 359 3 view .LVU215
 359:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 820              		.loc 1 359 18 is_stmt 0 view .LVU216
 821 0002 0A48     		ldr	r0, .L45
 822 0004 0A4B     		ldr	r3, .L45+4
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 50


 823 0006 0360     		str	r3, [r0]
 360:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 824              		.loc 1 360 3 is_stmt 1 view .LVU217
 360:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 825              		.loc 1 360 25 is_stmt 0 view .LVU218
 826 0008 0A4B     		ldr	r3, .L45+8
 827 000a 4360     		str	r3, [r0, #4]
 361:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 828              		.loc 1 361 3 is_stmt 1 view .LVU219
 361:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 829              		.loc 1 361 24 is_stmt 0 view .LVU220
 830 000c 0023     		movs	r3, #0
 831 000e 8360     		str	r3, [r0, #8]
 362:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 832              		.loc 1 362 3 is_stmt 1 view .LVU221
 362:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 833              		.loc 1 362 26 is_stmt 0 view .LVU222
 834 0010 C360     		str	r3, [r0, #12]
 363:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 835              		.loc 1 363 3 is_stmt 1 view .LVU223
 363:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 836              		.loc 1 363 29 is_stmt 0 view .LVU224
 837 0012 4FF48042 		mov	r2, #16384
 838 0016 0261     		str	r2, [r0, #16]
 364:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 839              		.loc 1 364 3 is_stmt 1 view .LVU225
 364:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 840              		.loc 1 364 30 is_stmt 0 view .LVU226
 841 0018 4361     		str	r3, [r0, #20]
 365:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 842              		.loc 1 365 3 is_stmt 1 view .LVU227
 365:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 843              		.loc 1 365 26 is_stmt 0 view .LVU228
 844 001a 8361     		str	r3, [r0, #24]
 366:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 845              		.loc 1 366 3 is_stmt 1 view .LVU229
 366:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 846              		.loc 1 366 30 is_stmt 0 view .LVU230
 847 001c C361     		str	r3, [r0, #28]
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 848              		.loc 1 367 3 is_stmt 1 view .LVU231
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 849              		.loc 1 367 28 is_stmt 0 view .LVU232
 850 001e 0362     		str	r3, [r0, #32]
 368:Core/Src/main.c ****   {
 851              		.loc 1 368 3 is_stmt 1 view .LVU233
 368:Core/Src/main.c ****   {
 852              		.loc 1 368 7 is_stmt 0 view .LVU234
 853 0020 FFF7FEFF 		bl	HAL_I2C_Init
 854              	.LVL41:
 368:Core/Src/main.c ****   {
 855              		.loc 1 368 6 discriminator 1 view .LVU235
 856 0024 00B9     		cbnz	r0, .L44
 376:Core/Src/main.c **** 
 857              		.loc 1 376 1 view .LVU236
 858 0026 08BD     		pop	{r3, pc}
 859              	.L44:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 51


 370:Core/Src/main.c ****   }
 860              		.loc 1 370 5 is_stmt 1 view .LVU237
 861 0028 FFF7FEFF 		bl	Error_Handler
 862              	.LVL42:
 863              	.L46:
 864              		.align	2
 865              	.L45:
 866 002c 00000000 		.word	hi2c2
 867 0030 00580040 		.word	1073764352
 868 0034 801A0600 		.word	400000
 869              		.cfi_endproc
 870              	.LFE248:
 872              		.section	.text.MX_I2C3_Init,"ax",%progbits
 873              		.align	1
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 878              	MX_I2C3_Init:
 879              	.LFB249:
 384:Core/Src/main.c **** 
 880              		.loc 1 384 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884 0000 08B5     		push	{r3, lr}
 885              		.cfi_def_cfa_offset 8
 886              		.cfi_offset 3, -8
 887              		.cfi_offset 14, -4
 393:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 888              		.loc 1 393 3 view .LVU239
 393:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 889              		.loc 1 393 18 is_stmt 0 view .LVU240
 890 0002 0A48     		ldr	r0, .L51
 891 0004 0A4B     		ldr	r3, .L51+4
 892 0006 0360     		str	r3, [r0]
 394:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 893              		.loc 1 394 3 is_stmt 1 view .LVU241
 394:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 894              		.loc 1 394 25 is_stmt 0 view .LVU242
 895 0008 0A4B     		ldr	r3, .L51+8
 896 000a 4360     		str	r3, [r0, #4]
 395:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 897              		.loc 1 395 3 is_stmt 1 view .LVU243
 395:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 898              		.loc 1 395 24 is_stmt 0 view .LVU244
 899 000c 0023     		movs	r3, #0
 900 000e 8360     		str	r3, [r0, #8]
 396:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 901              		.loc 1 396 3 is_stmt 1 view .LVU245
 396:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 902              		.loc 1 396 26 is_stmt 0 view .LVU246
 903 0010 C360     		str	r3, [r0, #12]
 397:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 904              		.loc 1 397 3 is_stmt 1 view .LVU247
 397:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 905              		.loc 1 397 29 is_stmt 0 view .LVU248
 906 0012 4FF48042 		mov	r2, #16384
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 52


 907 0016 0261     		str	r2, [r0, #16]
 398:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 908              		.loc 1 398 3 is_stmt 1 view .LVU249
 398:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 909              		.loc 1 398 30 is_stmt 0 view .LVU250
 910 0018 4361     		str	r3, [r0, #20]
 399:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 911              		.loc 1 399 3 is_stmt 1 view .LVU251
 399:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 912              		.loc 1 399 26 is_stmt 0 view .LVU252
 913 001a 8361     		str	r3, [r0, #24]
 400:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 914              		.loc 1 400 3 is_stmt 1 view .LVU253
 400:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 915              		.loc 1 400 30 is_stmt 0 view .LVU254
 916 001c C361     		str	r3, [r0, #28]
 401:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 917              		.loc 1 401 3 is_stmt 1 view .LVU255
 401:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 918              		.loc 1 401 28 is_stmt 0 view .LVU256
 919 001e 0362     		str	r3, [r0, #32]
 402:Core/Src/main.c ****   {
 920              		.loc 1 402 3 is_stmt 1 view .LVU257
 402:Core/Src/main.c ****   {
 921              		.loc 1 402 7 is_stmt 0 view .LVU258
 922 0020 FFF7FEFF 		bl	HAL_I2C_Init
 923              	.LVL43:
 402:Core/Src/main.c ****   {
 924              		.loc 1 402 6 discriminator 1 view .LVU259
 925 0024 00B9     		cbnz	r0, .L50
 410:Core/Src/main.c **** 
 926              		.loc 1 410 1 view .LVU260
 927 0026 08BD     		pop	{r3, pc}
 928              	.L50:
 404:Core/Src/main.c ****   }
 929              		.loc 1 404 5 is_stmt 1 view .LVU261
 930 0028 FFF7FEFF 		bl	Error_Handler
 931              	.LVL44:
 932              	.L52:
 933              		.align	2
 934              	.L51:
 935 002c 00000000 		.word	hi2c3
 936 0030 005C0040 		.word	1073765376
 937 0034 A0860100 		.word	100000
 938              		.cfi_endproc
 939              	.LFE249:
 941              		.section	.text.MX_RTC_Init,"ax",%progbits
 942              		.align	1
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	MX_RTC_Init:
 948              	.LFB250:
 418:Core/Src/main.c **** 
 949              		.loc 1 418 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 53


 952              		@ frame_needed = 0, uses_anonymous_args = 0
 953 0000 08B5     		push	{r3, lr}
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 3, -8
 956              		.cfi_offset 14, -4
 430:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 957              		.loc 1 430 3 view .LVU263
 430:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 958              		.loc 1 430 17 is_stmt 0 view .LVU264
 959 0002 0948     		ldr	r0, .L57
 960 0004 094B     		ldr	r3, .L57+4
 961 0006 0360     		str	r3, [r0]
 431:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 962              		.loc 1 431 3 is_stmt 1 view .LVU265
 431:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 963              		.loc 1 431 24 is_stmt 0 view .LVU266
 964 0008 0023     		movs	r3, #0
 965 000a 4360     		str	r3, [r0, #4]
 432:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 966              		.loc 1 432 3 is_stmt 1 view .LVU267
 432:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 967              		.loc 1 432 26 is_stmt 0 view .LVU268
 968 000c 7F22     		movs	r2, #127
 969 000e 8260     		str	r2, [r0, #8]
 433:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 970              		.loc 1 433 3 is_stmt 1 view .LVU269
 433:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 971              		.loc 1 433 25 is_stmt 0 view .LVU270
 972 0010 FF22     		movs	r2, #255
 973 0012 C260     		str	r2, [r0, #12]
 434:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 974              		.loc 1 434 3 is_stmt 1 view .LVU271
 434:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 975              		.loc 1 434 20 is_stmt 0 view .LVU272
 976 0014 0361     		str	r3, [r0, #16]
 435:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 977              		.loc 1 435 3 is_stmt 1 view .LVU273
 435:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 978              		.loc 1 435 28 is_stmt 0 view .LVU274
 979 0016 4361     		str	r3, [r0, #20]
 436:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 980              		.loc 1 436 3 is_stmt 1 view .LVU275
 436:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 981              		.loc 1 436 24 is_stmt 0 view .LVU276
 982 0018 8361     		str	r3, [r0, #24]
 437:Core/Src/main.c ****   {
 983              		.loc 1 437 3 is_stmt 1 view .LVU277
 437:Core/Src/main.c ****   {
 984              		.loc 1 437 7 is_stmt 0 view .LVU278
 985 001a FFF7FEFF 		bl	HAL_RTC_Init
 986              	.LVL45:
 437:Core/Src/main.c ****   {
 987              		.loc 1 437 6 discriminator 1 view .LVU279
 988 001e 00B9     		cbnz	r0, .L56
 445:Core/Src/main.c **** 
 989              		.loc 1 445 1 view .LVU280
 990 0020 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 54


 991              	.L56:
 439:Core/Src/main.c ****   }
 992              		.loc 1 439 5 is_stmt 1 view .LVU281
 993 0022 FFF7FEFF 		bl	Error_Handler
 994              	.LVL46:
 995              	.L58:
 996 0026 00BF     		.align	2
 997              	.L57:
 998 0028 00000000 		.word	hrtc
 999 002c 00280040 		.word	1073752064
 1000              		.cfi_endproc
 1001              	.LFE250:
 1003              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1004              		.align	1
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	MX_SPI1_Init:
 1010              	.LFB251:
 453:Core/Src/main.c **** 
 1011              		.loc 1 453 1 view -0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 0
 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 08B5     		push	{r3, lr}
 1016              		.cfi_def_cfa_offset 8
 1017              		.cfi_offset 3, -8
 1018              		.cfi_offset 14, -4
 463:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1019              		.loc 1 463 3 view .LVU283
 463:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1020              		.loc 1 463 18 is_stmt 0 view .LVU284
 1021 0002 0D48     		ldr	r0, .L63
 1022 0004 0D4B     		ldr	r3, .L63+4
 1023 0006 0360     		str	r3, [r0]
 464:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1024              		.loc 1 464 3 is_stmt 1 view .LVU285
 464:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1025              		.loc 1 464 19 is_stmt 0 view .LVU286
 1026 0008 4FF48273 		mov	r3, #260
 1027 000c 4360     		str	r3, [r0, #4]
 465:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1028              		.loc 1 465 3 is_stmt 1 view .LVU287
 465:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1029              		.loc 1 465 24 is_stmt 0 view .LVU288
 1030 000e 0023     		movs	r3, #0
 1031 0010 8360     		str	r3, [r0, #8]
 466:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1032              		.loc 1 466 3 is_stmt 1 view .LVU289
 466:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1033              		.loc 1 466 23 is_stmt 0 view .LVU290
 1034 0012 C360     		str	r3, [r0, #12]
 467:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1035              		.loc 1 467 3 is_stmt 1 view .LVU291
 467:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1036              		.loc 1 467 26 is_stmt 0 view .LVU292
 1037 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 55


 468:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1038              		.loc 1 468 3 is_stmt 1 view .LVU293
 468:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1039              		.loc 1 468 23 is_stmt 0 view .LVU294
 1040 0016 4361     		str	r3, [r0, #20]
 469:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1041              		.loc 1 469 3 is_stmt 1 view .LVU295
 469:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1042              		.loc 1 469 18 is_stmt 0 view .LVU296
 1043 0018 4FF40072 		mov	r2, #512
 1044 001c 8261     		str	r2, [r0, #24]
 470:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1045              		.loc 1 470 3 is_stmt 1 view .LVU297
 470:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1046              		.loc 1 470 32 is_stmt 0 view .LVU298
 1047 001e C361     		str	r3, [r0, #28]
 471:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1048              		.loc 1 471 3 is_stmt 1 view .LVU299
 471:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1049              		.loc 1 471 23 is_stmt 0 view .LVU300
 1050 0020 0362     		str	r3, [r0, #32]
 472:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1051              		.loc 1 472 3 is_stmt 1 view .LVU301
 472:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1052              		.loc 1 472 21 is_stmt 0 view .LVU302
 1053 0022 4362     		str	r3, [r0, #36]
 473:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1054              		.loc 1 473 3 is_stmt 1 view .LVU303
 473:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1055              		.loc 1 473 29 is_stmt 0 view .LVU304
 1056 0024 8362     		str	r3, [r0, #40]
 474:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1057              		.loc 1 474 3 is_stmt 1 view .LVU305
 474:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1058              		.loc 1 474 28 is_stmt 0 view .LVU306
 1059 0026 0A23     		movs	r3, #10
 1060 0028 C362     		str	r3, [r0, #44]
 475:Core/Src/main.c ****   {
 1061              		.loc 1 475 3 is_stmt 1 view .LVU307
 475:Core/Src/main.c ****   {
 1062              		.loc 1 475 7 is_stmt 0 view .LVU308
 1063 002a FFF7FEFF 		bl	HAL_SPI_Init
 1064              	.LVL47:
 475:Core/Src/main.c ****   {
 1065              		.loc 1 475 6 discriminator 1 view .LVU309
 1066 002e 00B9     		cbnz	r0, .L62
 483:Core/Src/main.c **** 
 1067              		.loc 1 483 1 view .LVU310
 1068 0030 08BD     		pop	{r3, pc}
 1069              	.L62:
 477:Core/Src/main.c ****   }
 1070              		.loc 1 477 5 is_stmt 1 view .LVU311
 1071 0032 FFF7FEFF 		bl	Error_Handler
 1072              	.LVL48:
 1073              	.L64:
 1074 0036 00BF     		.align	2
 1075              	.L63:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 56


 1076 0038 00000000 		.word	hspi1
 1077 003c 00300140 		.word	1073819648
 1078              		.cfi_endproc
 1079              	.LFE251:
 1081              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1082              		.align	1
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	MX_SPI2_Init:
 1088              	.LFB252:
 491:Core/Src/main.c **** 
 1089              		.loc 1 491 1 view -0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 0, uses_anonymous_args = 0
 1093 0000 08B5     		push	{r3, lr}
 1094              		.cfi_def_cfa_offset 8
 1095              		.cfi_offset 3, -8
 1096              		.cfi_offset 14, -4
 501:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1097              		.loc 1 501 3 view .LVU313
 501:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1098              		.loc 1 501 18 is_stmt 0 view .LVU314
 1099 0002 0D48     		ldr	r0, .L69
 1100 0004 0D4B     		ldr	r3, .L69+4
 1101 0006 0360     		str	r3, [r0]
 502:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1102              		.loc 1 502 3 is_stmt 1 view .LVU315
 502:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1103              		.loc 1 502 19 is_stmt 0 view .LVU316
 1104 0008 4FF48273 		mov	r3, #260
 1105 000c 4360     		str	r3, [r0, #4]
 503:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1106              		.loc 1 503 3 is_stmt 1 view .LVU317
 503:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1107              		.loc 1 503 24 is_stmt 0 view .LVU318
 1108 000e 0023     		movs	r3, #0
 1109 0010 8360     		str	r3, [r0, #8]
 504:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1110              		.loc 1 504 3 is_stmt 1 view .LVU319
 504:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1111              		.loc 1 504 23 is_stmt 0 view .LVU320
 1112 0012 C360     		str	r3, [r0, #12]
 505:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1113              		.loc 1 505 3 is_stmt 1 view .LVU321
 505:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1114              		.loc 1 505 26 is_stmt 0 view .LVU322
 1115 0014 0361     		str	r3, [r0, #16]
 506:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1116              		.loc 1 506 3 is_stmt 1 view .LVU323
 506:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1117              		.loc 1 506 23 is_stmt 0 view .LVU324
 1118 0016 4361     		str	r3, [r0, #20]
 507:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1119              		.loc 1 507 3 is_stmt 1 view .LVU325
 507:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 57


 1120              		.loc 1 507 18 is_stmt 0 view .LVU326
 1121 0018 4FF48022 		mov	r2, #262144
 1122 001c 8261     		str	r2, [r0, #24]
 508:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1123              		.loc 1 508 3 is_stmt 1 view .LVU327
 508:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1124              		.loc 1 508 32 is_stmt 0 view .LVU328
 1125 001e 0822     		movs	r2, #8
 1126 0020 C261     		str	r2, [r0, #28]
 509:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1127              		.loc 1 509 3 is_stmt 1 view .LVU329
 509:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1128              		.loc 1 509 23 is_stmt 0 view .LVU330
 1129 0022 0362     		str	r3, [r0, #32]
 510:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1130              		.loc 1 510 3 is_stmt 1 view .LVU331
 510:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1131              		.loc 1 510 21 is_stmt 0 view .LVU332
 1132 0024 4362     		str	r3, [r0, #36]
 511:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1133              		.loc 1 511 3 is_stmt 1 view .LVU333
 511:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1134              		.loc 1 511 29 is_stmt 0 view .LVU334
 1135 0026 8362     		str	r3, [r0, #40]
 512:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1136              		.loc 1 512 3 is_stmt 1 view .LVU335
 512:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1137              		.loc 1 512 28 is_stmt 0 view .LVU336
 1138 0028 0A23     		movs	r3, #10
 1139 002a C362     		str	r3, [r0, #44]
 513:Core/Src/main.c ****   {
 1140              		.loc 1 513 3 is_stmt 1 view .LVU337
 513:Core/Src/main.c ****   {
 1141              		.loc 1 513 7 is_stmt 0 view .LVU338
 1142 002c FFF7FEFF 		bl	HAL_SPI_Init
 1143              	.LVL49:
 513:Core/Src/main.c ****   {
 1144              		.loc 1 513 6 discriminator 1 view .LVU339
 1145 0030 00B9     		cbnz	r0, .L68
 521:Core/Src/main.c **** 
 1146              		.loc 1 521 1 view .LVU340
 1147 0032 08BD     		pop	{r3, pc}
 1148              	.L68:
 515:Core/Src/main.c ****   }
 1149              		.loc 1 515 5 is_stmt 1 view .LVU341
 1150 0034 FFF7FEFF 		bl	Error_Handler
 1151              	.LVL50:
 1152              	.L70:
 1153              		.align	2
 1154              	.L69:
 1155 0038 00000000 		.word	hspi2
 1156 003c 00380040 		.word	1073756160
 1157              		.cfi_endproc
 1158              	.LFE252:
 1160              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1161              		.align	1
 1162              		.syntax unified
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 58


 1163              		.thumb
 1164              		.thumb_func
 1166              	MX_SPI3_Init:
 1167              	.LFB253:
 529:Core/Src/main.c **** 
 1168              		.loc 1 529 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 08B5     		push	{r3, lr}
 1173              		.cfi_def_cfa_offset 8
 1174              		.cfi_offset 3, -8
 1175              		.cfi_offset 14, -4
 539:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1176              		.loc 1 539 3 view .LVU343
 539:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1177              		.loc 1 539 18 is_stmt 0 view .LVU344
 1178 0002 0D48     		ldr	r0, .L75
 1179 0004 0D4B     		ldr	r3, .L75+4
 1180 0006 0360     		str	r3, [r0]
 540:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1181              		.loc 1 540 3 is_stmt 1 view .LVU345
 540:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1182              		.loc 1 540 19 is_stmt 0 view .LVU346
 1183 0008 4FF48273 		mov	r3, #260
 1184 000c 4360     		str	r3, [r0, #4]
 541:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1185              		.loc 1 541 3 is_stmt 1 view .LVU347
 541:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1186              		.loc 1 541 24 is_stmt 0 view .LVU348
 1187 000e 0023     		movs	r3, #0
 1188 0010 8360     		str	r3, [r0, #8]
 542:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1189              		.loc 1 542 3 is_stmt 1 view .LVU349
 542:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1190              		.loc 1 542 23 is_stmt 0 view .LVU350
 1191 0012 C360     		str	r3, [r0, #12]
 543:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1192              		.loc 1 543 3 is_stmt 1 view .LVU351
 543:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1193              		.loc 1 543 26 is_stmt 0 view .LVU352
 1194 0014 0361     		str	r3, [r0, #16]
 544:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1195              		.loc 1 544 3 is_stmt 1 view .LVU353
 544:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1196              		.loc 1 544 23 is_stmt 0 view .LVU354
 1197 0016 4361     		str	r3, [r0, #20]
 545:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1198              		.loc 1 545 3 is_stmt 1 view .LVU355
 545:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1199              		.loc 1 545 18 is_stmt 0 view .LVU356
 1200 0018 4FF48022 		mov	r2, #262144
 1201 001c 8261     		str	r2, [r0, #24]
 546:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1202              		.loc 1 546 3 is_stmt 1 view .LVU357
 546:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1203              		.loc 1 546 32 is_stmt 0 view .LVU358
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 59


 1204 001e C361     		str	r3, [r0, #28]
 547:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1205              		.loc 1 547 3 is_stmt 1 view .LVU359
 547:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1206              		.loc 1 547 23 is_stmt 0 view .LVU360
 1207 0020 0362     		str	r3, [r0, #32]
 548:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1208              		.loc 1 548 3 is_stmt 1 view .LVU361
 548:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1209              		.loc 1 548 21 is_stmt 0 view .LVU362
 1210 0022 4362     		str	r3, [r0, #36]
 549:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1211              		.loc 1 549 3 is_stmt 1 view .LVU363
 549:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1212              		.loc 1 549 29 is_stmt 0 view .LVU364
 1213 0024 8362     		str	r3, [r0, #40]
 550:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1214              		.loc 1 550 3 is_stmt 1 view .LVU365
 550:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1215              		.loc 1 550 28 is_stmt 0 view .LVU366
 1216 0026 0A23     		movs	r3, #10
 1217 0028 C362     		str	r3, [r0, #44]
 551:Core/Src/main.c ****   {
 1218              		.loc 1 551 3 is_stmt 1 view .LVU367
 551:Core/Src/main.c ****   {
 1219              		.loc 1 551 7 is_stmt 0 view .LVU368
 1220 002a FFF7FEFF 		bl	HAL_SPI_Init
 1221              	.LVL51:
 551:Core/Src/main.c ****   {
 1222              		.loc 1 551 6 discriminator 1 view .LVU369
 1223 002e 00B9     		cbnz	r0, .L74
 559:Core/Src/main.c **** 
 1224              		.loc 1 559 1 view .LVU370
 1225 0030 08BD     		pop	{r3, pc}
 1226              	.L74:
 553:Core/Src/main.c ****   }
 1227              		.loc 1 553 5 is_stmt 1 view .LVU371
 1228 0032 FFF7FEFF 		bl	Error_Handler
 1229              	.LVL52:
 1230              	.L76:
 1231 0036 00BF     		.align	2
 1232              	.L75:
 1233 0038 00000000 		.word	hspi3
 1234 003c 003C0040 		.word	1073757184
 1235              		.cfi_endproc
 1236              	.LFE253:
 1238              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1239              		.align	1
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1244              	MX_TIM3_Init:
 1245              	.LFB254:
 567:Core/Src/main.c **** 
 1246              		.loc 1 567 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 56
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 60


 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250 0000 00B5     		push	{lr}
 1251              		.cfi_def_cfa_offset 4
 1252              		.cfi_offset 14, -4
 1253 0002 8FB0     		sub	sp, sp, #60
 1254              		.cfi_def_cfa_offset 64
 573:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1255              		.loc 1 573 3 view .LVU373
 573:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1256              		.loc 1 573 26 is_stmt 0 view .LVU374
 1257 0004 0023     		movs	r3, #0
 1258 0006 0A93     		str	r3, [sp, #40]
 1259 0008 0B93     		str	r3, [sp, #44]
 1260 000a 0C93     		str	r3, [sp, #48]
 1261 000c 0D93     		str	r3, [sp, #52]
 574:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1262              		.loc 1 574 3 is_stmt 1 view .LVU375
 574:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1263              		.loc 1 574 27 is_stmt 0 view .LVU376
 1264 000e 0893     		str	r3, [sp, #32]
 1265 0010 0993     		str	r3, [sp, #36]
 575:Core/Src/main.c **** 
 1266              		.loc 1 575 3 is_stmt 1 view .LVU377
 575:Core/Src/main.c **** 
 1267              		.loc 1 575 22 is_stmt 0 view .LVU378
 1268 0012 0193     		str	r3, [sp, #4]
 1269 0014 0293     		str	r3, [sp, #8]
 1270 0016 0393     		str	r3, [sp, #12]
 1271 0018 0493     		str	r3, [sp, #16]
 1272 001a 0593     		str	r3, [sp, #20]
 1273 001c 0693     		str	r3, [sp, #24]
 1274 001e 0793     		str	r3, [sp, #28]
 580:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1275              		.loc 1 580 3 is_stmt 1 view .LVU379
 580:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1276              		.loc 1 580 18 is_stmt 0 view .LVU380
 1277 0020 1D48     		ldr	r0, .L89
 1278 0022 1E4A     		ldr	r2, .L89+4
 1279 0024 0260     		str	r2, [r0]
 581:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1280              		.loc 1 581 3 is_stmt 1 view .LVU381
 581:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1281              		.loc 1 581 24 is_stmt 0 view .LVU382
 1282 0026 4360     		str	r3, [r0, #4]
 582:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1283              		.loc 1 582 3 is_stmt 1 view .LVU383
 582:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1284              		.loc 1 582 26 is_stmt 0 view .LVU384
 1285 0028 8360     		str	r3, [r0, #8]
 583:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1286              		.loc 1 583 3 is_stmt 1 view .LVU385
 583:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1287              		.loc 1 583 21 is_stmt 0 view .LVU386
 1288 002a 5922     		movs	r2, #89
 1289 002c C260     		str	r2, [r0, #12]
 584:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1290              		.loc 1 584 3 is_stmt 1 view .LVU387
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 61


 584:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1291              		.loc 1 584 28 is_stmt 0 view .LVU388
 1292 002e 0361     		str	r3, [r0, #16]
 585:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1293              		.loc 1 585 3 is_stmt 1 view .LVU389
 585:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1294              		.loc 1 585 32 is_stmt 0 view .LVU390
 1295 0030 8361     		str	r3, [r0, #24]
 586:Core/Src/main.c ****   {
 1296              		.loc 1 586 3 is_stmt 1 view .LVU391
 586:Core/Src/main.c ****   {
 1297              		.loc 1 586 7 is_stmt 0 view .LVU392
 1298 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1299              	.LVL53:
 586:Core/Src/main.c ****   {
 1300              		.loc 1 586 6 discriminator 1 view .LVU393
 1301 0036 20BB     		cbnz	r0, .L84
 590:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1302              		.loc 1 590 3 is_stmt 1 view .LVU394
 590:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1303              		.loc 1 590 34 is_stmt 0 view .LVU395
 1304 0038 4FF48053 		mov	r3, #4096
 1305 003c 0A93     		str	r3, [sp, #40]
 591:Core/Src/main.c ****   {
 1306              		.loc 1 591 3 is_stmt 1 view .LVU396
 591:Core/Src/main.c ****   {
 1307              		.loc 1 591 7 is_stmt 0 view .LVU397
 1308 003e 0AA9     		add	r1, sp, #40
 1309 0040 1548     		ldr	r0, .L89
 1310 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1311              	.LVL54:
 591:Core/Src/main.c ****   {
 1312              		.loc 1 591 6 discriminator 1 view .LVU398
 1313 0046 F0B9     		cbnz	r0, .L85
 595:Core/Src/main.c ****   {
 1314              		.loc 1 595 3 is_stmt 1 view .LVU399
 595:Core/Src/main.c ****   {
 1315              		.loc 1 595 7 is_stmt 0 view .LVU400
 1316 0048 1348     		ldr	r0, .L89
 1317 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1318              	.LVL55:
 595:Core/Src/main.c ****   {
 1319              		.loc 1 595 6 discriminator 1 view .LVU401
 1320 004e E0B9     		cbnz	r0, .L86
 599:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1321              		.loc 1 599 3 is_stmt 1 view .LVU402
 599:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1322              		.loc 1 599 37 is_stmt 0 view .LVU403
 1323 0050 0023     		movs	r3, #0
 1324 0052 0893     		str	r3, [sp, #32]
 600:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1325              		.loc 1 600 3 is_stmt 1 view .LVU404
 600:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1326              		.loc 1 600 33 is_stmt 0 view .LVU405
 1327 0054 0993     		str	r3, [sp, #36]
 601:Core/Src/main.c ****   {
 1328              		.loc 1 601 3 is_stmt 1 view .LVU406
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 62


 601:Core/Src/main.c ****   {
 1329              		.loc 1 601 7 is_stmt 0 view .LVU407
 1330 0056 08A9     		add	r1, sp, #32
 1331 0058 0F48     		ldr	r0, .L89
 1332 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1333              	.LVL56:
 601:Core/Src/main.c ****   {
 1334              		.loc 1 601 6 discriminator 1 view .LVU408
 1335 005e B0B9     		cbnz	r0, .L87
 605:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1336              		.loc 1 605 3 is_stmt 1 view .LVU409
 605:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1337              		.loc 1 605 20 is_stmt 0 view .LVU410
 1338 0060 6023     		movs	r3, #96
 1339 0062 0193     		str	r3, [sp, #4]
 606:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1340              		.loc 1 606 3 is_stmt 1 view .LVU411
 606:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1341              		.loc 1 606 19 is_stmt 0 view .LVU412
 1342 0064 0022     		movs	r2, #0
 1343 0066 0292     		str	r2, [sp, #8]
 607:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1344              		.loc 1 607 3 is_stmt 1 view .LVU413
 607:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1345              		.loc 1 607 24 is_stmt 0 view .LVU414
 1346 0068 0392     		str	r2, [sp, #12]
 608:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1347              		.loc 1 608 3 is_stmt 1 view .LVU415
 608:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1348              		.loc 1 608 24 is_stmt 0 view .LVU416
 1349 006a 0592     		str	r2, [sp, #20]
 609:Core/Src/main.c ****   {
 1350              		.loc 1 609 3 is_stmt 1 view .LVU417
 609:Core/Src/main.c ****   {
 1351              		.loc 1 609 7 is_stmt 0 view .LVU418
 1352 006c 01A9     		add	r1, sp, #4
 1353 006e 0A48     		ldr	r0, .L89
 1354 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1355              	.LVL57:
 609:Core/Src/main.c ****   {
 1356              		.loc 1 609 6 discriminator 1 view .LVU419
 1357 0074 68B9     		cbnz	r0, .L88
 616:Core/Src/main.c **** 
 1358              		.loc 1 616 3 is_stmt 1 view .LVU420
 1359 0076 0848     		ldr	r0, .L89
 1360 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1361              	.LVL58:
 618:Core/Src/main.c **** 
 1362              		.loc 1 618 1 is_stmt 0 view .LVU421
 1363 007c 0FB0     		add	sp, sp, #60
 1364              		.cfi_remember_state
 1365              		.cfi_def_cfa_offset 4
 1366              		@ sp needed
 1367 007e 5DF804FB 		ldr	pc, [sp], #4
 1368              	.L84:
 1369              		.cfi_restore_state
 588:Core/Src/main.c ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 63


 1370              		.loc 1 588 5 is_stmt 1 view .LVU422
 1371 0082 FFF7FEFF 		bl	Error_Handler
 1372              	.LVL59:
 1373              	.L85:
 593:Core/Src/main.c ****   }
 1374              		.loc 1 593 5 view .LVU423
 1375 0086 FFF7FEFF 		bl	Error_Handler
 1376              	.LVL60:
 1377              	.L86:
 597:Core/Src/main.c ****   }
 1378              		.loc 1 597 5 view .LVU424
 1379 008a FFF7FEFF 		bl	Error_Handler
 1380              	.LVL61:
 1381              	.L87:
 603:Core/Src/main.c ****   }
 1382              		.loc 1 603 5 view .LVU425
 1383 008e FFF7FEFF 		bl	Error_Handler
 1384              	.LVL62:
 1385              	.L88:
 611:Core/Src/main.c ****   }
 1386              		.loc 1 611 5 view .LVU426
 1387 0092 FFF7FEFF 		bl	Error_Handler
 1388              	.LVL63:
 1389              	.L90:
 1390 0096 00BF     		.align	2
 1391              	.L89:
 1392 0098 00000000 		.word	htim3
 1393 009c 00040040 		.word	1073742848
 1394              		.cfi_endproc
 1395              	.LFE254:
 1397              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1398              		.align	1
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1403              	MX_TIM4_Init:
 1404              	.LFB255:
 626:Core/Src/main.c **** 
 1405              		.loc 1 626 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 56
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409 0000 00B5     		push	{lr}
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 14, -4
 1412 0002 8FB0     		sub	sp, sp, #60
 1413              		.cfi_def_cfa_offset 64
 632:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1414              		.loc 1 632 3 view .LVU428
 632:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1415              		.loc 1 632 26 is_stmt 0 view .LVU429
 1416 0004 0023     		movs	r3, #0
 1417 0006 0A93     		str	r3, [sp, #40]
 1418 0008 0B93     		str	r3, [sp, #44]
 1419 000a 0C93     		str	r3, [sp, #48]
 1420 000c 0D93     		str	r3, [sp, #52]
 633:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 64


 1421              		.loc 1 633 3 is_stmt 1 view .LVU430
 633:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1422              		.loc 1 633 27 is_stmt 0 view .LVU431
 1423 000e 0893     		str	r3, [sp, #32]
 1424 0010 0993     		str	r3, [sp, #36]
 634:Core/Src/main.c **** 
 1425              		.loc 1 634 3 is_stmt 1 view .LVU432
 634:Core/Src/main.c **** 
 1426              		.loc 1 634 22 is_stmt 0 view .LVU433
 1427 0012 0193     		str	r3, [sp, #4]
 1428 0014 0293     		str	r3, [sp, #8]
 1429 0016 0393     		str	r3, [sp, #12]
 1430 0018 0493     		str	r3, [sp, #16]
 1431 001a 0593     		str	r3, [sp, #20]
 1432 001c 0693     		str	r3, [sp, #24]
 1433 001e 0793     		str	r3, [sp, #28]
 639:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1434              		.loc 1 639 3 is_stmt 1 view .LVU434
 639:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1435              		.loc 1 639 18 is_stmt 0 view .LVU435
 1436 0020 2248     		ldr	r0, .L105
 1437 0022 234A     		ldr	r2, .L105+4
 1438 0024 0260     		str	r2, [r0]
 640:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1439              		.loc 1 640 3 is_stmt 1 view .LVU436
 640:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1440              		.loc 1 640 24 is_stmt 0 view .LVU437
 1441 0026 4360     		str	r3, [r0, #4]
 641:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1442              		.loc 1 641 3 is_stmt 1 view .LVU438
 641:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1443              		.loc 1 641 26 is_stmt 0 view .LVU439
 1444 0028 8360     		str	r3, [r0, #8]
 642:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1445              		.loc 1 642 3 is_stmt 1 view .LVU440
 642:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1446              		.loc 1 642 21 is_stmt 0 view .LVU441
 1447 002a 4FF6FF72 		movw	r2, #65535
 1448 002e C260     		str	r2, [r0, #12]
 643:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1449              		.loc 1 643 3 is_stmt 1 view .LVU442
 643:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1450              		.loc 1 643 28 is_stmt 0 view .LVU443
 1451 0030 0361     		str	r3, [r0, #16]
 644:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1452              		.loc 1 644 3 is_stmt 1 view .LVU444
 644:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1453              		.loc 1 644 32 is_stmt 0 view .LVU445
 1454 0032 8361     		str	r3, [r0, #24]
 645:Core/Src/main.c ****   {
 1455              		.loc 1 645 3 is_stmt 1 view .LVU446
 645:Core/Src/main.c ****   {
 1456              		.loc 1 645 7 is_stmt 0 view .LVU447
 1457 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1458              	.LVL64:
 645:Core/Src/main.c ****   {
 1459              		.loc 1 645 6 discriminator 1 view .LVU448
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 65


 1460 0038 58BB     		cbnz	r0, .L99
 649:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1461              		.loc 1 649 3 is_stmt 1 view .LVU449
 649:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1462              		.loc 1 649 34 is_stmt 0 view .LVU450
 1463 003a 4FF48053 		mov	r3, #4096
 1464 003e 0A93     		str	r3, [sp, #40]
 650:Core/Src/main.c ****   {
 1465              		.loc 1 650 3 is_stmt 1 view .LVU451
 650:Core/Src/main.c ****   {
 1466              		.loc 1 650 7 is_stmt 0 view .LVU452
 1467 0040 0AA9     		add	r1, sp, #40
 1468 0042 1A48     		ldr	r0, .L105
 1469 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1470              	.LVL65:
 650:Core/Src/main.c ****   {
 1471              		.loc 1 650 6 discriminator 1 view .LVU453
 1472 0048 28BB     		cbnz	r0, .L100
 654:Core/Src/main.c ****   {
 1473              		.loc 1 654 3 is_stmt 1 view .LVU454
 654:Core/Src/main.c ****   {
 1474              		.loc 1 654 7 is_stmt 0 view .LVU455
 1475 004a 1848     		ldr	r0, .L105
 1476 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1477              	.LVL66:
 654:Core/Src/main.c ****   {
 1478              		.loc 1 654 6 discriminator 1 view .LVU456
 1479 0050 18BB     		cbnz	r0, .L101
 658:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1480              		.loc 1 658 3 is_stmt 1 view .LVU457
 658:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1481              		.loc 1 658 37 is_stmt 0 view .LVU458
 1482 0052 0023     		movs	r3, #0
 1483 0054 0893     		str	r3, [sp, #32]
 659:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1484              		.loc 1 659 3 is_stmt 1 view .LVU459
 659:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1485              		.loc 1 659 33 is_stmt 0 view .LVU460
 1486 0056 0993     		str	r3, [sp, #36]
 660:Core/Src/main.c ****   {
 1487              		.loc 1 660 3 is_stmt 1 view .LVU461
 660:Core/Src/main.c ****   {
 1488              		.loc 1 660 7 is_stmt 0 view .LVU462
 1489 0058 08A9     		add	r1, sp, #32
 1490 005a 1448     		ldr	r0, .L105
 1491 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1492              	.LVL67:
 660:Core/Src/main.c ****   {
 1493              		.loc 1 660 6 discriminator 1 view .LVU463
 1494 0060 E8B9     		cbnz	r0, .L102
 664:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1495              		.loc 1 664 3 is_stmt 1 view .LVU464
 664:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1496              		.loc 1 664 20 is_stmt 0 view .LVU465
 1497 0062 6023     		movs	r3, #96
 1498 0064 0193     		str	r3, [sp, #4]
 665:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 66


 1499              		.loc 1 665 3 is_stmt 1 view .LVU466
 665:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1500              		.loc 1 665 19 is_stmt 0 view .LVU467
 1501 0066 0023     		movs	r3, #0
 1502 0068 0293     		str	r3, [sp, #8]
 666:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1503              		.loc 1 666 3 is_stmt 1 view .LVU468
 666:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1504              		.loc 1 666 24 is_stmt 0 view .LVU469
 1505 006a 0393     		str	r3, [sp, #12]
 667:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1506              		.loc 1 667 3 is_stmt 1 view .LVU470
 667:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1507              		.loc 1 667 24 is_stmt 0 view .LVU471
 1508 006c 0593     		str	r3, [sp, #20]
 668:Core/Src/main.c ****   {
 1509              		.loc 1 668 3 is_stmt 1 view .LVU472
 668:Core/Src/main.c ****   {
 1510              		.loc 1 668 7 is_stmt 0 view .LVU473
 1511 006e 0822     		movs	r2, #8
 1512 0070 01A9     		add	r1, sp, #4
 1513 0072 0E48     		ldr	r0, .L105
 1514 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1515              	.LVL68:
 668:Core/Src/main.c ****   {
 1516              		.loc 1 668 6 discriminator 1 view .LVU474
 1517 0078 98B9     		cbnz	r0, .L103
 672:Core/Src/main.c ****   {
 1518              		.loc 1 672 3 is_stmt 1 view .LVU475
 672:Core/Src/main.c ****   {
 1519              		.loc 1 672 7 is_stmt 0 view .LVU476
 1520 007a 0C22     		movs	r2, #12
 1521 007c 01A9     		add	r1, sp, #4
 1522 007e 0B48     		ldr	r0, .L105
 1523 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1524              	.LVL69:
 672:Core/Src/main.c ****   {
 1525              		.loc 1 672 6 discriminator 1 view .LVU477
 1526 0084 78B9     		cbnz	r0, .L104
 679:Core/Src/main.c **** 
 1527              		.loc 1 679 3 is_stmt 1 view .LVU478
 1528 0086 0948     		ldr	r0, .L105
 1529 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1530              	.LVL70:
 681:Core/Src/main.c **** 
 1531              		.loc 1 681 1 is_stmt 0 view .LVU479
 1532 008c 0FB0     		add	sp, sp, #60
 1533              		.cfi_remember_state
 1534              		.cfi_def_cfa_offset 4
 1535              		@ sp needed
 1536 008e 5DF804FB 		ldr	pc, [sp], #4
 1537              	.L99:
 1538              		.cfi_restore_state
 647:Core/Src/main.c ****   }
 1539              		.loc 1 647 5 is_stmt 1 view .LVU480
 1540 0092 FFF7FEFF 		bl	Error_Handler
 1541              	.LVL71:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 67


 1542              	.L100:
 652:Core/Src/main.c ****   }
 1543              		.loc 1 652 5 view .LVU481
 1544 0096 FFF7FEFF 		bl	Error_Handler
 1545              	.LVL72:
 1546              	.L101:
 656:Core/Src/main.c ****   }
 1547              		.loc 1 656 5 view .LVU482
 1548 009a FFF7FEFF 		bl	Error_Handler
 1549              	.LVL73:
 1550              	.L102:
 662:Core/Src/main.c ****   }
 1551              		.loc 1 662 5 view .LVU483
 1552 009e FFF7FEFF 		bl	Error_Handler
 1553              	.LVL74:
 1554              	.L103:
 670:Core/Src/main.c ****   }
 1555              		.loc 1 670 5 view .LVU484
 1556 00a2 FFF7FEFF 		bl	Error_Handler
 1557              	.LVL75:
 1558              	.L104:
 674:Core/Src/main.c ****   }
 1559              		.loc 1 674 5 view .LVU485
 1560 00a6 FFF7FEFF 		bl	Error_Handler
 1561              	.LVL76:
 1562              	.L106:
 1563 00aa 00BF     		.align	2
 1564              	.L105:
 1565 00ac 00000000 		.word	htim4
 1566 00b0 00080040 		.word	1073743872
 1567              		.cfi_endproc
 1568              	.LFE255:
 1570              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1571              		.align	1
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
 1576              	MX_TIM5_Init:
 1577              	.LFB256:
 689:Core/Src/main.c **** 
 1578              		.loc 1 689 1 view -0
 1579              		.cfi_startproc
 1580              		@ args = 0, pretend = 0, frame = 56
 1581              		@ frame_needed = 0, uses_anonymous_args = 0
 1582 0000 00B5     		push	{lr}
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 14, -4
 1585 0002 8FB0     		sub	sp, sp, #60
 1586              		.cfi_def_cfa_offset 64
 695:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1587              		.loc 1 695 3 view .LVU487
 695:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1588              		.loc 1 695 26 is_stmt 0 view .LVU488
 1589 0004 0023     		movs	r3, #0
 1590 0006 0A93     		str	r3, [sp, #40]
 1591 0008 0B93     		str	r3, [sp, #44]
 1592 000a 0C93     		str	r3, [sp, #48]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 68


 1593 000c 0D93     		str	r3, [sp, #52]
 696:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1594              		.loc 1 696 3 is_stmt 1 view .LVU489
 696:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1595              		.loc 1 696 27 is_stmt 0 view .LVU490
 1596 000e 0893     		str	r3, [sp, #32]
 1597 0010 0993     		str	r3, [sp, #36]
 697:Core/Src/main.c **** 
 1598              		.loc 1 697 3 is_stmt 1 view .LVU491
 697:Core/Src/main.c **** 
 1599              		.loc 1 697 22 is_stmt 0 view .LVU492
 1600 0012 0193     		str	r3, [sp, #4]
 1601 0014 0293     		str	r3, [sp, #8]
 1602 0016 0393     		str	r3, [sp, #12]
 1603 0018 0493     		str	r3, [sp, #16]
 1604 001a 0593     		str	r3, [sp, #20]
 1605 001c 0693     		str	r3, [sp, #24]
 1606 001e 0793     		str	r3, [sp, #28]
 702:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1607              		.loc 1 702 3 is_stmt 1 view .LVU493
 702:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1608              		.loc 1 702 18 is_stmt 0 view .LVU494
 1609 0020 3048     		ldr	r0, .L127
 1610 0022 314A     		ldr	r2, .L127+4
 1611 0024 0260     		str	r2, [r0]
 703:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1612              		.loc 1 703 3 is_stmt 1 view .LVU495
 703:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1613              		.loc 1 703 24 is_stmt 0 view .LVU496
 1614 0026 4360     		str	r3, [r0, #4]
 704:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1615              		.loc 1 704 3 is_stmt 1 view .LVU497
 704:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1616              		.loc 1 704 26 is_stmt 0 view .LVU498
 1617 0028 8360     		str	r3, [r0, #8]
 705:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1618              		.loc 1 705 3 is_stmt 1 view .LVU499
 705:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1619              		.loc 1 705 21 is_stmt 0 view .LVU500
 1620 002a 4FF0FF32 		mov	r2, #-1
 1621 002e C260     		str	r2, [r0, #12]
 706:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1622              		.loc 1 706 3 is_stmt 1 view .LVU501
 706:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1623              		.loc 1 706 28 is_stmt 0 view .LVU502
 1624 0030 0361     		str	r3, [r0, #16]
 707:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1625              		.loc 1 707 3 is_stmt 1 view .LVU503
 707:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1626              		.loc 1 707 32 is_stmt 0 view .LVU504
 1627 0032 8361     		str	r3, [r0, #24]
 708:Core/Src/main.c ****   {
 1628              		.loc 1 708 3 is_stmt 1 view .LVU505
 708:Core/Src/main.c ****   {
 1629              		.loc 1 708 7 is_stmt 0 view .LVU506
 1630 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1631              	.LVL77:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 69


 708:Core/Src/main.c ****   {
 1632              		.loc 1 708 6 discriminator 1 view .LVU507
 1633 0038 0028     		cmp	r0, #0
 1634 003a 40D1     		bne	.L118
 712:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1635              		.loc 1 712 3 is_stmt 1 view .LVU508
 712:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1636              		.loc 1 712 34 is_stmt 0 view .LVU509
 1637 003c 4FF48053 		mov	r3, #4096
 1638 0040 0A93     		str	r3, [sp, #40]
 713:Core/Src/main.c ****   {
 1639              		.loc 1 713 3 is_stmt 1 view .LVU510
 713:Core/Src/main.c ****   {
 1640              		.loc 1 713 7 is_stmt 0 view .LVU511
 1641 0042 0AA9     		add	r1, sp, #40
 1642 0044 2748     		ldr	r0, .L127
 1643 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1644              	.LVL78:
 713:Core/Src/main.c ****   {
 1645              		.loc 1 713 6 discriminator 1 view .LVU512
 1646 004a 0028     		cmp	r0, #0
 1647 004c 39D1     		bne	.L119
 717:Core/Src/main.c ****   {
 1648              		.loc 1 717 3 is_stmt 1 view .LVU513
 717:Core/Src/main.c ****   {
 1649              		.loc 1 717 7 is_stmt 0 view .LVU514
 1650 004e 2548     		ldr	r0, .L127
 1651 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1652              	.LVL79:
 717:Core/Src/main.c ****   {
 1653              		.loc 1 717 6 discriminator 1 view .LVU515
 1654 0054 0028     		cmp	r0, #0
 1655 0056 36D1     		bne	.L120
 721:Core/Src/main.c ****   {
 1656              		.loc 1 721 3 is_stmt 1 view .LVU516
 721:Core/Src/main.c ****   {
 1657              		.loc 1 721 7 is_stmt 0 view .LVU517
 1658 0058 2248     		ldr	r0, .L127
 1659 005a FFF7FEFF 		bl	HAL_TIM_OC_Init
 1660              	.LVL80:
 721:Core/Src/main.c ****   {
 1661              		.loc 1 721 6 discriminator 1 view .LVU518
 1662 005e 0028     		cmp	r0, #0
 1663 0060 33D1     		bne	.L121
 725:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1664              		.loc 1 725 3 is_stmt 1 view .LVU519
 725:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1665              		.loc 1 725 37 is_stmt 0 view .LVU520
 1666 0062 0023     		movs	r3, #0
 1667 0064 0893     		str	r3, [sp, #32]
 726:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1668              		.loc 1 726 3 is_stmt 1 view .LVU521
 726:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1669              		.loc 1 726 33 is_stmt 0 view .LVU522
 1670 0066 0993     		str	r3, [sp, #36]
 727:Core/Src/main.c ****   {
 1671              		.loc 1 727 3 is_stmt 1 view .LVU523
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 70


 727:Core/Src/main.c ****   {
 1672              		.loc 1 727 7 is_stmt 0 view .LVU524
 1673 0068 08A9     		add	r1, sp, #32
 1674 006a 1E48     		ldr	r0, .L127
 1675 006c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1676              	.LVL81:
 727:Core/Src/main.c ****   {
 1677              		.loc 1 727 6 discriminator 1 view .LVU525
 1678 0070 68BB     		cbnz	r0, .L122
 731:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1679              		.loc 1 731 3 is_stmt 1 view .LVU526
 731:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1680              		.loc 1 731 20 is_stmt 0 view .LVU527
 1681 0072 6023     		movs	r3, #96
 1682 0074 0193     		str	r3, [sp, #4]
 732:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1683              		.loc 1 732 3 is_stmt 1 view .LVU528
 732:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1684              		.loc 1 732 19 is_stmt 0 view .LVU529
 1685 0076 0022     		movs	r2, #0
 1686 0078 0292     		str	r2, [sp, #8]
 733:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1687              		.loc 1 733 3 is_stmt 1 view .LVU530
 733:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1688              		.loc 1 733 24 is_stmt 0 view .LVU531
 1689 007a 0392     		str	r2, [sp, #12]
 734:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1690              		.loc 1 734 3 is_stmt 1 view .LVU532
 734:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1691              		.loc 1 734 24 is_stmt 0 view .LVU533
 1692 007c 0592     		str	r2, [sp, #20]
 735:Core/Src/main.c ****   {
 1693              		.loc 1 735 3 is_stmt 1 view .LVU534
 735:Core/Src/main.c ****   {
 1694              		.loc 1 735 7 is_stmt 0 view .LVU535
 1695 007e 01A9     		add	r1, sp, #4
 1696 0080 1848     		ldr	r0, .L127
 1697 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1698              	.LVL82:
 735:Core/Src/main.c ****   {
 1699              		.loc 1 735 6 discriminator 1 view .LVU536
 1700 0086 20BB     		cbnz	r0, .L123
 739:Core/Src/main.c ****   {
 1701              		.loc 1 739 3 is_stmt 1 view .LVU537
 739:Core/Src/main.c ****   {
 1702              		.loc 1 739 7 is_stmt 0 view .LVU538
 1703 0088 0422     		movs	r2, #4
 1704 008a 0DEB0201 		add	r1, sp, r2
 1705 008e 1548     		ldr	r0, .L127
 1706 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1707              	.LVL83:
 739:Core/Src/main.c ****   {
 1708              		.loc 1 739 6 discriminator 1 view .LVU539
 1709 0094 F8B9     		cbnz	r0, .L124
 743:Core/Src/main.c ****   {
 1710              		.loc 1 743 3 is_stmt 1 view .LVU540
 743:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 71


 1711              		.loc 1 743 7 is_stmt 0 view .LVU541
 1712 0096 0822     		movs	r2, #8
 1713 0098 01A9     		add	r1, sp, #4
 1714 009a 1248     		ldr	r0, .L127
 1715 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1716              	.LVL84:
 743:Core/Src/main.c ****   {
 1717              		.loc 1 743 6 discriminator 1 view .LVU542
 1718 00a0 D8B9     		cbnz	r0, .L125
 747:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1719              		.loc 1 747 3 is_stmt 1 view .LVU543
 747:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1720              		.loc 1 747 20 is_stmt 0 view .LVU544
 1721 00a2 0023     		movs	r3, #0
 1722 00a4 0193     		str	r3, [sp, #4]
 748:Core/Src/main.c ****   {
 1723              		.loc 1 748 3 is_stmt 1 view .LVU545
 748:Core/Src/main.c ****   {
 1724              		.loc 1 748 7 is_stmt 0 view .LVU546
 1725 00a6 0C22     		movs	r2, #12
 1726 00a8 01A9     		add	r1, sp, #4
 1727 00aa 0E48     		ldr	r0, .L127
 1728 00ac FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1729              	.LVL85:
 748:Core/Src/main.c ****   {
 1730              		.loc 1 748 6 discriminator 1 view .LVU547
 1731 00b0 A8B9     		cbnz	r0, .L126
 755:Core/Src/main.c **** 
 1732              		.loc 1 755 3 is_stmt 1 view .LVU548
 1733 00b2 0C48     		ldr	r0, .L127
 1734 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1735              	.LVL86:
 757:Core/Src/main.c **** 
 1736              		.loc 1 757 1 is_stmt 0 view .LVU549
 1737 00b8 0FB0     		add	sp, sp, #60
 1738              		.cfi_remember_state
 1739              		.cfi_def_cfa_offset 4
 1740              		@ sp needed
 1741 00ba 5DF804FB 		ldr	pc, [sp], #4
 1742              	.L118:
 1743              		.cfi_restore_state
 710:Core/Src/main.c ****   }
 1744              		.loc 1 710 5 is_stmt 1 view .LVU550
 1745 00be FFF7FEFF 		bl	Error_Handler
 1746              	.LVL87:
 1747              	.L119:
 715:Core/Src/main.c ****   }
 1748              		.loc 1 715 5 view .LVU551
 1749 00c2 FFF7FEFF 		bl	Error_Handler
 1750              	.LVL88:
 1751              	.L120:
 719:Core/Src/main.c ****   }
 1752              		.loc 1 719 5 view .LVU552
 1753 00c6 FFF7FEFF 		bl	Error_Handler
 1754              	.LVL89:
 1755              	.L121:
 723:Core/Src/main.c ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 72


 1756              		.loc 1 723 5 view .LVU553
 1757 00ca FFF7FEFF 		bl	Error_Handler
 1758              	.LVL90:
 1759              	.L122:
 729:Core/Src/main.c ****   }
 1760              		.loc 1 729 5 view .LVU554
 1761 00ce FFF7FEFF 		bl	Error_Handler
 1762              	.LVL91:
 1763              	.L123:
 737:Core/Src/main.c ****   }
 1764              		.loc 1 737 5 view .LVU555
 1765 00d2 FFF7FEFF 		bl	Error_Handler
 1766              	.LVL92:
 1767              	.L124:
 741:Core/Src/main.c ****   }
 1768              		.loc 1 741 5 view .LVU556
 1769 00d6 FFF7FEFF 		bl	Error_Handler
 1770              	.LVL93:
 1771              	.L125:
 745:Core/Src/main.c ****   }
 1772              		.loc 1 745 5 view .LVU557
 1773 00da FFF7FEFF 		bl	Error_Handler
 1774              	.LVL94:
 1775              	.L126:
 750:Core/Src/main.c ****   }
 1776              		.loc 1 750 5 view .LVU558
 1777 00de FFF7FEFF 		bl	Error_Handler
 1778              	.LVL95:
 1779              	.L128:
 1780 00e2 00BF     		.align	2
 1781              	.L127:
 1782 00e4 00000000 		.word	htim5
 1783 00e8 000C0040 		.word	1073744896
 1784              		.cfi_endproc
 1785              	.LFE256:
 1787              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1788              		.align	1
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1793              	MX_USART1_UART_Init:
 1794              	.LFB257:
 765:Core/Src/main.c **** 
 1795              		.loc 1 765 1 view -0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 1799 0000 08B5     		push	{r3, lr}
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 3, -8
 1802              		.cfi_offset 14, -4
 774:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1803              		.loc 1 774 3 view .LVU560
 774:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1804              		.loc 1 774 19 is_stmt 0 view .LVU561
 1805 0002 0A48     		ldr	r0, .L133
 1806 0004 0A4B     		ldr	r3, .L133+4
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 73


 1807 0006 0360     		str	r3, [r0]
 775:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1808              		.loc 1 775 3 is_stmt 1 view .LVU562
 775:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1809              		.loc 1 775 24 is_stmt 0 view .LVU563
 1810 0008 4FF4E133 		mov	r3, #115200
 1811 000c 4360     		str	r3, [r0, #4]
 776:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1812              		.loc 1 776 3 is_stmt 1 view .LVU564
 776:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1813              		.loc 1 776 26 is_stmt 0 view .LVU565
 1814 000e 0023     		movs	r3, #0
 1815 0010 8360     		str	r3, [r0, #8]
 777:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1816              		.loc 1 777 3 is_stmt 1 view .LVU566
 777:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1817              		.loc 1 777 24 is_stmt 0 view .LVU567
 1818 0012 C360     		str	r3, [r0, #12]
 778:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1819              		.loc 1 778 3 is_stmt 1 view .LVU568
 778:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1820              		.loc 1 778 22 is_stmt 0 view .LVU569
 1821 0014 0361     		str	r3, [r0, #16]
 779:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1822              		.loc 1 779 3 is_stmt 1 view .LVU570
 779:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1823              		.loc 1 779 20 is_stmt 0 view .LVU571
 1824 0016 0C22     		movs	r2, #12
 1825 0018 4261     		str	r2, [r0, #20]
 780:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1826              		.loc 1 780 3 is_stmt 1 view .LVU572
 780:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1827              		.loc 1 780 25 is_stmt 0 view .LVU573
 1828 001a 8361     		str	r3, [r0, #24]
 781:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1829              		.loc 1 781 3 is_stmt 1 view .LVU574
 781:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1830              		.loc 1 781 28 is_stmt 0 view .LVU575
 1831 001c C361     		str	r3, [r0, #28]
 782:Core/Src/main.c ****   {
 1832              		.loc 1 782 3 is_stmt 1 view .LVU576
 782:Core/Src/main.c ****   {
 1833              		.loc 1 782 7 is_stmt 0 view .LVU577
 1834 001e FFF7FEFF 		bl	HAL_UART_Init
 1835              	.LVL96:
 782:Core/Src/main.c ****   {
 1836              		.loc 1 782 6 discriminator 1 view .LVU578
 1837 0022 00B9     		cbnz	r0, .L132
 790:Core/Src/main.c **** 
 1838              		.loc 1 790 1 view .LVU579
 1839 0024 08BD     		pop	{r3, pc}
 1840              	.L132:
 784:Core/Src/main.c ****   }
 1841              		.loc 1 784 5 is_stmt 1 view .LVU580
 1842 0026 FFF7FEFF 		bl	Error_Handler
 1843              	.LVL97:
 1844              	.L134:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 74


 1845 002a 00BF     		.align	2
 1846              	.L133:
 1847 002c 00000000 		.word	huart1
 1848 0030 00100140 		.word	1073811456
 1849              		.cfi_endproc
 1850              	.LFE257:
 1852              		.section	.text.MX_CRC_Init,"ax",%progbits
 1853              		.align	1
 1854              		.syntax unified
 1855              		.thumb
 1856              		.thumb_func
 1858              	MX_CRC_Init:
 1859              	.LFB246:
 290:Core/Src/main.c **** 
 1860              		.loc 1 290 1 view -0
 1861              		.cfi_startproc
 1862              		@ args = 0, pretend = 0, frame = 0
 1863              		@ frame_needed = 0, uses_anonymous_args = 0
 1864 0000 08B5     		push	{r3, lr}
 1865              		.cfi_def_cfa_offset 8
 1866              		.cfi_offset 3, -8
 1867              		.cfi_offset 14, -4
 299:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1868              		.loc 1 299 3 view .LVU582
 299:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1869              		.loc 1 299 17 is_stmt 0 view .LVU583
 1870 0002 0448     		ldr	r0, .L139
 1871 0004 044B     		ldr	r3, .L139+4
 1872 0006 0360     		str	r3, [r0]
 300:Core/Src/main.c ****   {
 1873              		.loc 1 300 3 is_stmt 1 view .LVU584
 300:Core/Src/main.c ****   {
 1874              		.loc 1 300 7 is_stmt 0 view .LVU585
 1875 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1876              	.LVL98:
 300:Core/Src/main.c ****   {
 1877              		.loc 1 300 6 discriminator 1 view .LVU586
 1878 000c 00B9     		cbnz	r0, .L138
 308:Core/Src/main.c **** 
 1879              		.loc 1 308 1 view .LVU587
 1880 000e 08BD     		pop	{r3, pc}
 1881              	.L138:
 302:Core/Src/main.c ****   }
 1882              		.loc 1 302 5 is_stmt 1 view .LVU588
 1883 0010 FFF7FEFF 		bl	Error_Handler
 1884              	.LVL99:
 1885              	.L140:
 1886              		.align	2
 1887              	.L139:
 1888 0014 00000000 		.word	hcrc
 1889 0018 00300240 		.word	1073885184
 1890              		.cfi_endproc
 1891              	.LFE246:
 1893              		.section	.text.SystemClock_Config,"ax",%progbits
 1894              		.align	1
 1895              		.global	SystemClock_Config
 1896              		.syntax unified
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 75


 1897              		.thumb
 1898              		.thumb_func
 1900              	SystemClock_Config:
 1901              	.LFB244:
 191:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1902              		.loc 1 191 1 view -0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 80
 1905              		@ frame_needed = 0, uses_anonymous_args = 0
 1906 0000 10B5     		push	{r4, lr}
 1907              		.cfi_def_cfa_offset 8
 1908              		.cfi_offset 4, -8
 1909              		.cfi_offset 14, -4
 1910 0002 94B0     		sub	sp, sp, #80
 1911              		.cfi_def_cfa_offset 88
 192:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1912              		.loc 1 192 3 view .LVU590
 192:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1913              		.loc 1 192 22 is_stmt 0 view .LVU591
 1914 0004 08AC     		add	r4, sp, #32
 1915 0006 3022     		movs	r2, #48
 1916 0008 0021     		movs	r1, #0
 1917 000a 2046     		mov	r0, r4
 1918 000c FFF7FEFF 		bl	memset
 1919              	.LVL100:
 193:Core/Src/main.c **** 
 1920              		.loc 1 193 3 is_stmt 1 view .LVU592
 193:Core/Src/main.c **** 
 1921              		.loc 1 193 22 is_stmt 0 view .LVU593
 1922 0010 0023     		movs	r3, #0
 1923 0012 0393     		str	r3, [sp, #12]
 1924 0014 0493     		str	r3, [sp, #16]
 1925 0016 0593     		str	r3, [sp, #20]
 1926 0018 0693     		str	r3, [sp, #24]
 1927 001a 0793     		str	r3, [sp, #28]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1928              		.loc 1 197 3 is_stmt 1 view .LVU594
 1929              	.LBB12:
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1930              		.loc 1 197 3 view .LVU595
 1931 001c 0193     		str	r3, [sp, #4]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1932              		.loc 1 197 3 view .LVU596
 1933 001e 214A     		ldr	r2, .L147
 1934 0020 116C     		ldr	r1, [r2, #64]
 1935 0022 41F08051 		orr	r1, r1, #268435456
 1936 0026 1164     		str	r1, [r2, #64]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1937              		.loc 1 197 3 view .LVU597
 1938 0028 126C     		ldr	r2, [r2, #64]
 1939 002a 02F08052 		and	r2, r2, #268435456
 1940 002e 0192     		str	r2, [sp, #4]
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1941              		.loc 1 197 3 view .LVU598
 1942 0030 019A     		ldr	r2, [sp, #4]
 1943              	.LBE12:
 197:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 76


 1944              		.loc 1 197 3 view .LVU599
 198:Core/Src/main.c **** 
 1945              		.loc 1 198 3 view .LVU600
 1946              	.LBB13:
 198:Core/Src/main.c **** 
 1947              		.loc 1 198 3 view .LVU601
 1948 0032 0293     		str	r3, [sp, #8]
 198:Core/Src/main.c **** 
 1949              		.loc 1 198 3 view .LVU602
 1950 0034 1C4B     		ldr	r3, .L147+4
 1951 0036 1A68     		ldr	r2, [r3]
 1952 0038 42F48042 		orr	r2, r2, #16384
 1953 003c 1A60     		str	r2, [r3]
 198:Core/Src/main.c **** 
 1954              		.loc 1 198 3 view .LVU603
 1955 003e 1B68     		ldr	r3, [r3]
 1956 0040 03F48043 		and	r3, r3, #16384
 1957 0044 0293     		str	r3, [sp, #8]
 198:Core/Src/main.c **** 
 1958              		.loc 1 198 3 view .LVU604
 1959 0046 029B     		ldr	r3, [sp, #8]
 1960              	.LBE13:
 198:Core/Src/main.c **** 
 1961              		.loc 1 198 3 view .LVU605
 203:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1962              		.loc 1 203 3 view .LVU606
 203:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1963              		.loc 1 203 36 is_stmt 0 view .LVU607
 1964 0048 0923     		movs	r3, #9
 1965 004a 0893     		str	r3, [sp, #32]
 204:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1966              		.loc 1 204 3 is_stmt 1 view .LVU608
 204:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1967              		.loc 1 204 30 is_stmt 0 view .LVU609
 1968 004c 4FF48033 		mov	r3, #65536
 1969 0050 0993     		str	r3, [sp, #36]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1970              		.loc 1 205 3 is_stmt 1 view .LVU610
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1971              		.loc 1 205 30 is_stmt 0 view .LVU611
 1972 0052 0123     		movs	r3, #1
 1973 0054 0D93     		str	r3, [sp, #52]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1974              		.loc 1 206 3 is_stmt 1 view .LVU612
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1975              		.loc 1 206 34 is_stmt 0 view .LVU613
 1976 0056 0223     		movs	r3, #2
 1977 0058 0E93     		str	r3, [sp, #56]
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1978              		.loc 1 207 3 is_stmt 1 view .LVU614
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1979              		.loc 1 207 35 is_stmt 0 view .LVU615
 1980 005a 4FF48002 		mov	r2, #4194304
 1981 005e 0F92     		str	r2, [sp, #60]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1982              		.loc 1 208 3 is_stmt 1 view .LVU616
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 77


 1983              		.loc 1 208 30 is_stmt 0 view .LVU617
 1984 0060 0422     		movs	r2, #4
 1985 0062 1092     		str	r2, [sp, #64]
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1986              		.loc 1 209 3 is_stmt 1 view .LVU618
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1987              		.loc 1 209 30 is_stmt 0 view .LVU619
 1988 0064 9022     		movs	r2, #144
 1989 0066 1192     		str	r2, [sp, #68]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1990              		.loc 1 210 3 is_stmt 1 view .LVU620
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1991              		.loc 1 210 30 is_stmt 0 view .LVU621
 1992 0068 1293     		str	r3, [sp, #72]
 211:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1993              		.loc 1 211 3 is_stmt 1 view .LVU622
 211:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1994              		.loc 1 211 30 is_stmt 0 view .LVU623
 1995 006a 0623     		movs	r3, #6
 1996 006c 1393     		str	r3, [sp, #76]
 212:Core/Src/main.c ****   {
 1997              		.loc 1 212 3 is_stmt 1 view .LVU624
 212:Core/Src/main.c ****   {
 1998              		.loc 1 212 7 is_stmt 0 view .LVU625
 1999 006e 2046     		mov	r0, r4
 2000 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2001              	.LVL101:
 212:Core/Src/main.c ****   {
 2002              		.loc 1 212 6 discriminator 1 view .LVU626
 2003 0074 90B9     		cbnz	r0, .L145
 219:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2004              		.loc 1 219 3 is_stmt 1 view .LVU627
 219:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2005              		.loc 1 219 31 is_stmt 0 view .LVU628
 2006 0076 0F23     		movs	r3, #15
 2007 0078 0393     		str	r3, [sp, #12]
 221:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2008              		.loc 1 221 3 is_stmt 1 view .LVU629
 221:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2009              		.loc 1 221 34 is_stmt 0 view .LVU630
 2010 007a 0223     		movs	r3, #2
 2011 007c 0493     		str	r3, [sp, #16]
 222:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2012              		.loc 1 222 3 is_stmt 1 view .LVU631
 222:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2013              		.loc 1 222 35 is_stmt 0 view .LVU632
 2014 007e 0023     		movs	r3, #0
 2015 0080 0593     		str	r3, [sp, #20]
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2016              		.loc 1 223 3 is_stmt 1 view .LVU633
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2017              		.loc 1 223 36 is_stmt 0 view .LVU634
 2018 0082 4FF4A053 		mov	r3, #5120
 2019 0086 0693     		str	r3, [sp, #24]
 224:Core/Src/main.c **** 
 2020              		.loc 1 224 3 is_stmt 1 view .LVU635
 224:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 78


 2021              		.loc 1 224 36 is_stmt 0 view .LVU636
 2022 0088 4FF48053 		mov	r3, #4096
 2023 008c 0793     		str	r3, [sp, #28]
 226:Core/Src/main.c ****   {
 2024              		.loc 1 226 3 is_stmt 1 view .LVU637
 226:Core/Src/main.c ****   {
 2025              		.loc 1 226 7 is_stmt 0 view .LVU638
 2026 008e 0421     		movs	r1, #4
 2027 0090 03A8     		add	r0, sp, #12
 2028 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2029              	.LVL102:
 226:Core/Src/main.c ****   {
 2030              		.loc 1 226 6 discriminator 1 view .LVU639
 2031 0096 18B9     		cbnz	r0, .L146
 230:Core/Src/main.c **** 
 2032              		.loc 1 230 1 view .LVU640
 2033 0098 14B0     		add	sp, sp, #80
 2034              		.cfi_remember_state
 2035              		.cfi_def_cfa_offset 8
 2036              		@ sp needed
 2037 009a 10BD     		pop	{r4, pc}
 2038              	.L145:
 2039              		.cfi_restore_state
 214:Core/Src/main.c ****   }
 2040              		.loc 1 214 5 is_stmt 1 view .LVU641
 2041 009c FFF7FEFF 		bl	Error_Handler
 2042              	.LVL103:
 2043              	.L146:
 228:Core/Src/main.c ****   }
 2044              		.loc 1 228 5 view .LVU642
 2045 00a0 FFF7FEFF 		bl	Error_Handler
 2046              	.LVL104:
 2047              	.L148:
 2048              		.align	2
 2049              	.L147:
 2050 00a4 00380240 		.word	1073887232
 2051 00a8 00700040 		.word	1073770496
 2052              		.cfi_endproc
 2053              	.LFE244:
 2055              		.section	.text.main,"ax",%progbits
 2056              		.align	1
 2057              		.global	main
 2058              		.syntax unified
 2059              		.thumb
 2060              		.thumb_func
 2062              	main:
 2063              	.LFB243:
 115:Core/Src/main.c **** 
 2064              		.loc 1 115 1 view -0
 2065              		.cfi_startproc
 2066              		@ Volatile: function does not return.
 2067              		@ args = 0, pretend = 0, frame = 24
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069 0000 00B5     		push	{lr}
 2070              		.cfi_def_cfa_offset 4
 2071              		.cfi_offset 14, -4
 2072 0002 89B0     		sub	sp, sp, #36
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 79


 2073              		.cfi_def_cfa_offset 40
 124:Core/Src/main.c **** 
 2074              		.loc 1 124 3 view .LVU644
 2075 0004 FFF7FEFF 		bl	HAL_Init
 2076              	.LVL105:
 131:Core/Src/main.c **** 
 2077              		.loc 1 131 3 view .LVU645
 2078 0008 FFF7FEFF 		bl	SystemClock_Config
 2079              	.LVL106:
 138:Core/Src/main.c ****   MX_DMA_Init();
 2080              		.loc 1 138 3 view .LVU646
 2081 000c FFF7FEFF 		bl	MX_GPIO_Init
 2082              	.LVL107:
 139:Core/Src/main.c ****   MX_ADC1_Init();
 2083              		.loc 1 139 3 view .LVU647
 2084 0010 FFF7FEFF 		bl	MX_DMA_Init
 2085              	.LVL108:
 140:Core/Src/main.c ****   MX_I2C1_Init();
 2086              		.loc 1 140 3 view .LVU648
 2087 0014 FFF7FEFF 		bl	MX_ADC1_Init
 2088              	.LVL109:
 141:Core/Src/main.c ****   MX_I2C2_Init();
 2089              		.loc 1 141 3 view .LVU649
 2090 0018 FFF7FEFF 		bl	MX_I2C1_Init
 2091              	.LVL110:
 142:Core/Src/main.c ****   MX_I2C3_Init();
 2092              		.loc 1 142 3 view .LVU650
 2093 001c FFF7FEFF 		bl	MX_I2C2_Init
 2094              	.LVL111:
 143:Core/Src/main.c ****   MX_RTC_Init();
 2095              		.loc 1 143 3 view .LVU651
 2096 0020 FFF7FEFF 		bl	MX_I2C3_Init
 2097              	.LVL112:
 144:Core/Src/main.c ****   MX_SPI1_Init();
 2098              		.loc 1 144 3 view .LVU652
 2099 0024 FFF7FEFF 		bl	MX_RTC_Init
 2100              	.LVL113:
 145:Core/Src/main.c ****   MX_SPI2_Init();
 2101              		.loc 1 145 3 view .LVU653
 2102 0028 FFF7FEFF 		bl	MX_SPI1_Init
 2103              	.LVL114:
 146:Core/Src/main.c ****   MX_SPI3_Init();
 2104              		.loc 1 146 3 view .LVU654
 2105 002c FFF7FEFF 		bl	MX_SPI2_Init
 2106              	.LVL115:
 147:Core/Src/main.c ****   MX_TIM3_Init();
 2107              		.loc 1 147 3 view .LVU655
 2108 0030 FFF7FEFF 		bl	MX_SPI3_Init
 2109              	.LVL116:
 148:Core/Src/main.c ****   MX_TIM4_Init();
 2110              		.loc 1 148 3 view .LVU656
 2111 0034 FFF7FEFF 		bl	MX_TIM3_Init
 2112              	.LVL117:
 149:Core/Src/main.c ****   MX_TIM5_Init();
 2113              		.loc 1 149 3 view .LVU657
 2114 0038 FFF7FEFF 		bl	MX_TIM4_Init
 2115              	.LVL118:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 80


 150:Core/Src/main.c ****   MX_USART1_UART_Init();
 2116              		.loc 1 150 3 view .LVU658
 2117 003c FFF7FEFF 		bl	MX_TIM5_Init
 2118              	.LVL119:
 151:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 2119              		.loc 1 151 3 view .LVU659
 2120 0040 FFF7FEFF 		bl	MX_USART1_UART_Init
 2121              	.LVL120:
 152:Core/Src/main.c ****   MX_CRC_Init();
 2122              		.loc 1 152 3 view .LVU660
 2123 0044 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2124              	.LVL121:
 153:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2125              		.loc 1 153 3 view .LVU661
 2126 0048 FFF7FEFF 		bl	MX_CRC_Init
 2127              	.LVL122:
 157:Core/Src/main.c **** 
 2128              		.loc 1 157 3 view .LVU662
 2129 004c 0122     		movs	r2, #1
 2130 004e 0821     		movs	r1, #8
 2131 0050 1B48     		ldr	r0, .L154
 2132 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2133              	.LVL123:
 159:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 2134              		.loc 1 159 3 view .LVU663
 159:Core/Src/main.c ****   uint32_t rprs, rtemp, time;
 2135              		.loc 1 159 16 is_stmt 0 view .LVU664
 2136 0056 1B48     		ldr	r0, .L154+4
 2137 0058 1B4B     		ldr	r3, .L154+8
 2138 005a 0360     		str	r3, [r0]
 160:Core/Src/main.c ****   float prs, temp;
 2139              		.loc 1 160 3 is_stmt 1 view .LVU665
 161:Core/Src/main.c ****   if(BMP388_Init(&hbmp388) == HAL_OK){
 2140              		.loc 1 161 3 view .LVU666
 162:Core/Src/main.c ****     HAL_Delay(5);
 2141              		.loc 1 162 3 view .LVU667
 162:Core/Src/main.c ****     HAL_Delay(5);
 2142              		.loc 1 162 6 is_stmt 0 view .LVU668
 2143 005c FFF7FEFF 		bl	BMP388_Init
 2144              	.LVL124:
 162:Core/Src/main.c ****     HAL_Delay(5);
 2145              		.loc 1 162 5 discriminator 1 view .LVU669
 2146 0060 90B1     		cbz	r0, .L153
 2147              	.L151:
 174:Core/Src/main.c ****   {
 2148              		.loc 1 174 3 is_stmt 1 view .LVU670
 176:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);
 2149              		.loc 1 176 5 view .LVU671
 2150 0062 6420     		movs	r0, #100
 2151 0064 FFF7FEFF 		bl	HAL_Delay
 2152              	.LVL125:
 177:Core/Src/main.c ****     BMP388_CompensateRawPressTemp(&hbmp388, rprs, rtemp, &prs, &temp);
 2153              		.loc 1 177 5 view .LVU672
 2154 0068 164C     		ldr	r4, .L154+4
 2155 006a 05AB     		add	r3, sp, #20
 2156 006c 06AA     		add	r2, sp, #24
 2157 006e 07A9     		add	r1, sp, #28
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 81


 2158 0070 2046     		mov	r0, r4
 2159 0072 FFF7FEFF 		bl	BMP388_ReadRawPressTempTime
 2160              	.LVL126:
 178:Core/Src/main.c ****     /* USER CODE END WHILE */
 2161              		.loc 1 178 5 discriminator 1 view .LVU673
 2162 0076 03AB     		add	r3, sp, #12
 2163 0078 0093     		str	r3, [sp]
 2164 007a 04AB     		add	r3, sp, #16
 2165 007c 069A     		ldr	r2, [sp, #24]
 2166 007e 0799     		ldr	r1, [sp, #28]
 2167 0080 2046     		mov	r0, r4
 2168 0082 FFF7FEFF 		bl	BMP388_CompensateRawPressTemp
 2169              	.LVL127:
 174:Core/Src/main.c ****   {
 2170              		.loc 1 174 9 view .LVU674
 2171 0086 ECE7     		b	.L151
 2172              	.L153:
 163:Core/Src/main.c ****     BMP388_SetTempOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 2173              		.loc 1 163 5 view .LVU675
 2174 0088 0520     		movs	r0, #5
 2175 008a FFF7FEFF 		bl	HAL_Delay
 2176              	.LVL128:
 164:Core/Src/main.c ****     BMP388_SetPressOS(&hbmp388, BMP388_OVERSAMPLING_8X);
 2177              		.loc 1 164 5 view .LVU676
 2178 008e 0D4C     		ldr	r4, .L154+4
 2179 0090 0321     		movs	r1, #3
 2180 0092 2046     		mov	r0, r4
 2181 0094 FFF7FEFF 		bl	BMP388_SetTempOS
 2182              	.LVL129:
 165:Core/Src/main.c ****     BMP388_SetIIRFilterCoeff(&hbmp388, BMP3_IIR_FILTER_COEFF_3);
 2183              		.loc 1 165 5 view .LVU677
 2184 0098 0321     		movs	r1, #3
 2185 009a 2046     		mov	r0, r4
 2186 009c FFF7FEFF 		bl	BMP388_SetPressOS
 2187              	.LVL130:
 166:Core/Src/main.c ****     BMP388_SetOutputDataRate(&hbmp388, BMP3_ODR_50_HZ);
 2188              		.loc 1 166 5 view .LVU678
 2189 00a0 0221     		movs	r1, #2
 2190 00a2 2046     		mov	r0, r4
 2191 00a4 FFF7FEFF 		bl	BMP388_SetIIRFilterCoeff
 2192              	.LVL131:
 167:Core/Src/main.c ****     BMP388_ReadRawPressTempTime(&hbmp388, &rprs, &rtemp, &time);  // DUMMY
 2193              		.loc 1 167 5 view .LVU679
 2194 00a8 0221     		movs	r1, #2
 2195 00aa 2046     		mov	r0, r4
 2196 00ac FFF7FEFF 		bl	BMP388_SetOutputDataRate
 2197              	.LVL132:
 168:Core/Src/main.c ****   }
 2198              		.loc 1 168 5 view .LVU680
 2199 00b0 05AB     		add	r3, sp, #20
 2200 00b2 06AA     		add	r2, sp, #24
 2201 00b4 07A9     		add	r1, sp, #28
 2202 00b6 2046     		mov	r0, r4
 2203 00b8 FFF7FEFF 		bl	BMP388_ReadRawPressTempTime
 2204              	.LVL133:
 2205 00bc D1E7     		b	.L151
 2206              	.L155:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 82


 2207 00be 00BF     		.align	2
 2208              	.L154:
 2209 00c0 00080240 		.word	1073874944
 2210 00c4 00000000 		.word	hbmp388
 2211 00c8 00000000 		.word	hi2c2
 2212              		.cfi_endproc
 2213              	.LFE243:
 2215              		.global	adc_buff
 2216              		.section	.bss.adc_buff,"aw",%nobits
 2217              		.align	2
 2220              	adc_buff:
 2221 0000 00000000 		.space	4
 2222              		.global	battery_v
 2223              		.section	.bss.battery_v,"aw",%nobits
 2224              		.align	2
 2227              	battery_v:
 2228 0000 00000000 		.space	4
 2229              		.global	hbmp388
 2230              		.section	.bss.hbmp388,"aw",%nobits
 2231              		.align	2
 2234              	hbmp388:
 2235 0000 00000000 		.space	64
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2235      00000000 
 2236              		.global	lsm6dso1
 2237              		.section	.bss.lsm6dso1,"aw",%nobits
 2238              		.align	2
 2241              	lsm6dso1:
 2242 0000 00000000 		.space	56
 2242      00000000 
 2242      00000000 
 2242      00000000 
 2242      00000000 
 2243              		.global	huart1
 2244              		.section	.bss.huart1,"aw",%nobits
 2245              		.align	2
 2248              	huart1:
 2249 0000 00000000 		.space	72
 2249      00000000 
 2249      00000000 
 2249      00000000 
 2249      00000000 
 2250              		.global	hdma_tim3_ch1_trig
 2251              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 2252              		.align	2
 2255              	hdma_tim3_ch1_trig:
 2256 0000 00000000 		.space	96
 2256      00000000 
 2256      00000000 
 2256      00000000 
 2256      00000000 
 2257              		.global	htim5
 2258              		.section	.bss.htim5,"aw",%nobits
 2259              		.align	2
 2262              	htim5:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 83


 2263 0000 00000000 		.space	72
 2263      00000000 
 2263      00000000 
 2263      00000000 
 2263      00000000 
 2264              		.global	htim4
 2265              		.section	.bss.htim4,"aw",%nobits
 2266              		.align	2
 2269              	htim4:
 2270 0000 00000000 		.space	72
 2270      00000000 
 2270      00000000 
 2270      00000000 
 2270      00000000 
 2271              		.global	htim3
 2272              		.section	.bss.htim3,"aw",%nobits
 2273              		.align	2
 2276              	htim3:
 2277 0000 00000000 		.space	72
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2278              		.global	hspi3
 2279              		.section	.bss.hspi3,"aw",%nobits
 2280              		.align	2
 2283              	hspi3:
 2284 0000 00000000 		.space	88
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2285              		.global	hspi2
 2286              		.section	.bss.hspi2,"aw",%nobits
 2287              		.align	2
 2290              	hspi2:
 2291 0000 00000000 		.space	88
 2291      00000000 
 2291      00000000 
 2291      00000000 
 2291      00000000 
 2292              		.global	hspi1
 2293              		.section	.bss.hspi1,"aw",%nobits
 2294              		.align	2
 2297              	hspi1:
 2298 0000 00000000 		.space	88
 2298      00000000 
 2298      00000000 
 2298      00000000 
 2298      00000000 
 2299              		.global	hrtc
 2300              		.section	.bss.hrtc,"aw",%nobits
 2301              		.align	2
 2304              	hrtc:
 2305 0000 00000000 		.space	32
 2305      00000000 
 2305      00000000 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 84


 2305      00000000 
 2305      00000000 
 2306              		.global	hi2c3
 2307              		.section	.bss.hi2c3,"aw",%nobits
 2308              		.align	2
 2311              	hi2c3:
 2312 0000 00000000 		.space	84
 2312      00000000 
 2312      00000000 
 2312      00000000 
 2312      00000000 
 2313              		.global	hi2c2
 2314              		.section	.bss.hi2c2,"aw",%nobits
 2315              		.align	2
 2318              	hi2c2:
 2319 0000 00000000 		.space	84
 2319      00000000 
 2319      00000000 
 2319      00000000 
 2319      00000000 
 2320              		.global	hi2c1
 2321              		.section	.bss.hi2c1,"aw",%nobits
 2322              		.align	2
 2325              	hi2c1:
 2326 0000 00000000 		.space	84
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2327              		.global	hcrc
 2328              		.section	.bss.hcrc,"aw",%nobits
 2329              		.align	2
 2332              	hcrc:
 2333 0000 00000000 		.space	8
 2333      00000000 
 2334              		.global	hadc1
 2335              		.section	.bss.hadc1,"aw",%nobits
 2336              		.align	2
 2339              	hadc1:
 2340 0000 00000000 		.space	72
 2340      00000000 
 2340      00000000 
 2340      00000000 
 2340      00000000 
 2341              		.text
 2342              	.Letext0:
 2343              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2344              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 2345              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 2346              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2347              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2348              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2349              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2350              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2351              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2352              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2353              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 85


 2354              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2355              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2356              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2357              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2358              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2359              		.file 19 "Core/Inc/25flash.h"
 2360              		.file 20 "Core/Inc/neopixel.h"
 2361              		.file 21 "Core/Inc/lsm6dso_reg.h"
 2362              		.file 22 "Core/Inc/lsm6dso.h"
 2363              		.file 23 "Core/Inc/BMP388.h"
 2364              		.file 24 "Core/Inc/GNSS.h"
 2365              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2366              		.file 26 "Core/Inc/main.h"
 2367              		.file 27 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2368              		.file 28 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2369              		.file 29 "USB_DEVICE/App/usb_device.h"
 2370              		.file 30 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 86


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:289    .text.MX_GPIO_Init:00000140 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:297    .text.MX_DMA_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:302    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:348    .text.MX_DMA_Init:00000030 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:353    .text.Get_Vbat:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:359    .text.Get_Vbat:00000000 Get_Vbat
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:380    .text.Get_Vbat:00000010 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2220   .bss.adc_buff:00000000 adc_buff
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2339   .bss.hadc1:00000000 hadc1
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:386    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:392    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:449    .text.HAL_ADC_ConvCpltCallback:00000040 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2227   .bss.battery_v:00000000 battery_v
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:462    .text.platform_write:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:468    .text.platform_write:00000000 platform_write
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:509    .text.platform_read:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:515    .text.platform_read:00000000 platform_read
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:556    .text.platform_delay:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:562    .text.platform_delay:00000000 platform_delay
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:583    .text.Error_Handler:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:589    .text.Error_Handler:00000000 Error_Handler
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:621    .text.MX_ADC1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:626    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:728    .text.MX_ADC1_Init:0000005c $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:735    .text.MX_I2C1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:740    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:797    .text.MX_I2C1_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2325   .bss.hi2c1:00000000 hi2c1
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:804    .text.MX_I2C2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:809    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:866    .text.MX_I2C2_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2318   .bss.hi2c2:00000000 hi2c2
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:873    .text.MX_I2C3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:878    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:935    .text.MX_I2C3_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2311   .bss.hi2c3:00000000 hi2c3
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:942    .text.MX_RTC_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:947    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:998    .text.MX_RTC_Init:00000028 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2304   .bss.hrtc:00000000 hrtc
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1004   .text.MX_SPI1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1009   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1076   .text.MX_SPI1_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2297   .bss.hspi1:00000000 hspi1
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1082   .text.MX_SPI2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1087   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1155   .text.MX_SPI2_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2290   .bss.hspi2:00000000 hspi2
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1161   .text.MX_SPI3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1166   .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1233   .text.MX_SPI3_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2283   .bss.hspi3:00000000 hspi3
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1239   .text.MX_TIM3_Init:00000000 $t
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 87


C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1244   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1392   .text.MX_TIM3_Init:00000098 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2276   .bss.htim3:00000000 htim3
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1398   .text.MX_TIM4_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1403   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1565   .text.MX_TIM4_Init:000000ac $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2269   .bss.htim4:00000000 htim4
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1571   .text.MX_TIM5_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1576   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1782   .text.MX_TIM5_Init:000000e4 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2262   .bss.htim5:00000000 htim5
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1788   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1793   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1847   .text.MX_USART1_UART_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2248   .bss.huart1:00000000 huart1
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1853   .text.MX_CRC_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1858   .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1888   .text.MX_CRC_Init:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2332   .bss.hcrc:00000000 hcrc
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1894   .text.SystemClock_Config:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:1900   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2050   .text.SystemClock_Config:000000a4 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2056   .text.main:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2062   .text.main:00000000 main
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2209   .text.main:000000c0 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2234   .bss.hbmp388:00000000 hbmp388
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2217   .bss.adc_buff:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2224   .bss.battery_v:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2231   .bss.hbmp388:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2241   .bss.lsm6dso1:00000000 lsm6dso1
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2238   .bss.lsm6dso1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2245   .bss.huart1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2255   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2252   .bss.hdma_tim3_ch1_trig:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2259   .bss.htim5:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2266   .bss.htim4:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2273   .bss.htim3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2280   .bss.hspi3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2287   .bss.hspi2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2294   .bss.hspi1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2301   .bss.hrtc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2308   .bss.hi2c3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2315   .bss.hi2c2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2322   .bss.hi2c1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2329   .bss.hcrc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s:2336   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
__aeabi_ui2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccRU6yZQ.s 			page 88


HAL_I2C_Mem_Write
HAL_I2C_Mem_Read
HAL_Delay
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_RTC_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_UART_Init
HAL_CRC_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
BMP388_Init
BMP388_ReadRawPressTempTime
BMP388_CompensateRawPressTemp
BMP388_SetTempOS
BMP388_SetPressOS
BMP388_SetIIRFilterCoeff
BMP388_SetOutputDataRate
