#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Mar 28 10:30:53 2014
# Process ID: 5057
# Log file: /home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-491] No black box instances found for design checkpoint '/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/DMC.dcp' for cell 'io0/inst_top/inst_DMC'
INFO: [Project 1-454] Reading design checkpoint '/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, io0/inst_top/inst_DMC/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'io0/inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC.edf:300]
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_4/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_4/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp/leon3mp.xdc]
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_3/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_4/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5057-xploited-W740SU/dcp_4/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.020 ; gain = 690.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1436.047 ; gain = 11.027

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14dce9576

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1534.930 ; gain = 98.883

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 160 cells.
Phase 2 Constant Propagation | Checksum: 2049bd509

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1534.930 ; gain = 98.883

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1648 unconnected nets.
INFO: [Opt 31-11] Eliminated 459 unconnected cells.
Phase 3 Sweep | Checksum: 22c75859e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1534.930 ; gain = 98.883
Ending Logic Optimization Task | Checksum: 22c75859e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1534.930 ; gain = 98.883
Implement Debug Cores | Checksum: 18bbf506b
Logic Optimization | Checksum: 18bbf506b

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 22c75859e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.930 ; gain = 6.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 19efbb496

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.953 ; gain = 157.023
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1691.953 ; gain = 266.934
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1691.957 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1691.957 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: ad78c01b

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: ad78c01b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: ad78c01b

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: fcd2a85d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'adderahb_if/n_2_11232_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[0] {LDCE}
	adderahb_if/hrdata_reg[10] {LDCE}
	adderahb_if/hrdata_reg[11] {LDCE}
	adderahb_if/hrdata_reg[12] {LDCE}
	adderahb_if/hrdata_reg[13] {LDCE}
WARNING: [Place 30-568] A LUT 'apb0/n_0_15971_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[2] {LDCE}
	io0/sLED_reg[29] {LDCE}
	io0/sLED_reg[28] {LDCE}
	io0/sLED_reg[27] {LDCE}
	io0/sLED_reg[26] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: fcd2a85d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 141ac14f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1691.957 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cf4d8cf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1ef684f06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1715.965 ; gain = 24.008
Phase 1.1.8.1 Place Init Design | Checksum: 1f33c5257

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1f33c5257

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 18d350ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 18d350ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008
Phase 1.1 Placer Initialization Core | Checksum: 18d350ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008
Phase 1 Placer Initialization | Checksum: 18d350ad0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16be55a73

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16be55a73

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ea7fec9b

Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14a970589

Time (s): cpu = 00:01:52 ; elapsed = 00:00:44 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1bde1a41b

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1715.965 ; gain = 24.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1a7fa3802

Time (s): cpu = 00:02:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1739.977 ; gain = 48.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a7fa3802

Time (s): cpu = 00:02:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1739.977 ; gain = 48.020
Phase 3 Detail Placement | Checksum: 1a7fa3802

Time (s): cpu = 00:02:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1739.977 ; gain = 48.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1a0b69a91

Time (s): cpu = 00:02:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1739.977 ; gain = 48.020

Phase 4.2 Post Placement Optimization
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 18b8a7a48

Time (s): cpu = 00:02:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1746.227 ; gain = 54.270
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 18b8a7a48

Time (s): cpu = 00:02:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1746.227 ; gain = 54.270
Phase 4.2 Post Placement Optimization | Checksum: 18b8a7a48

Time (s): cpu = 00:02:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1746.227 ; gain = 54.270

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18b8a7a48

Time (s): cpu = 00:02:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1746.227 ; gain = 54.270

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 18b8a7a48

Time (s): cpu = 00:02:52 ; elapsed = 00:01:30 . Memory (MB): peak = 1746.227 ; gain = 54.270

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 18b8a7a48

Time (s): cpu = 00:02:52 ; elapsed = 00:01:30 . Memory (MB): peak = 1746.227 ; gain = 54.270

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 18b8a7a48

Time (s): cpu = 00:02:52 ; elapsed = 00:01:30 . Memory (MB): peak = 1746.227 ; gain = 54.270

Phase 4.4.4 Print Final WNS
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-8.321 | TNS=-315.696|

Phase 4.4.4 Print Final WNS | Checksum: 18b8a7a48

Time (s): cpu = 00:03:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1752.477 ; gain = 60.520
Phase 4.4 Placer Reporting | Checksum: 1a7d080a8

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1753.477 ; gain = 61.520

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1848c56f5

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1753.477 ; gain = 61.520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1848c56f5

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1753.477 ; gain = 61.520
Ending Placer Task | Checksum: e061ff2f

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1753.477 ; gain = 61.520
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 4 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1753.477 ; gain = 61.520
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.47 secs 

report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1755.492 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.13 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1755.496 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1466946b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.078 ; gain = 109.586
Phase 1 Build RT Design | Checksum: 9d1e19ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.078 ; gain = 109.586

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d1e19ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1877.082 ; gain = 109.590

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 9d1e19ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1891.344 ; gain = 123.852

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 11201846b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1914.719 ; gain = 147.227

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 11201846b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1914.719 ; gain = 147.227

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 11201846b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.969 ; gain = 153.477
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 11201846b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.969 ; gain = 153.477
Phase 2.5 Update Timing | Checksum: 11201846b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1920.969 ; gain = 153.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.55  | TNS=-364   | WHS=-2.46  | THS=-199   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 11201846b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 1920.969 ; gain = 153.477
Phase 2 Router Initialization | Checksum: 11201846b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 1920.969 ; gain = 153.477

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1675be10f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 3127
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 6d11875a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 6d11875a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1941.969 ; gain = 174.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.3   | TNS=-418   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: ad41dc09

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: b41062d9

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: b41062d9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.969 ; gain = 174.477
Phase 4.1.4 GlobIterForTiming | Checksum: 1218a9da8

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.969 ; gain = 174.477
Phase 4.1 Global Iteration 0 | Checksum: 1218a9da8

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 901dad1a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 901dad1a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1941.969 ; gain = 174.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.56  | TNS=-420   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6d11875a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1941.969 ; gain = 174.477
Phase 4 Rip-up And Reroute | Checksum: 6d11875a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 6d11875a

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1941.969 ; gain = 174.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.3   | TNS=-418   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 685adfe5

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 685adfe5

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1941.969 ; gain = 174.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.3   | TNS=-432   | WHS=-1.72  | THS=-62.8  |

Phase 6.1 Full Hold Analysis | Checksum: 685adfe5

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1941.969 ; gain = 174.477
Phase 6 Post Hold Fix | Checksum: b3076e5f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1941.969 ; gain = 174.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.37598 %
  Global Horizontal Routing Utilization  = 6.56373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y95 -> INT_L_X22Y95

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: b3076e5f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: a938dfb9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1941.969 ; gain = 174.477

Phase 9 Post Router Timing
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-9.296 | TNS=-638.098| WHS=0.054  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: a938dfb9

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1941.969 ; gain = 174.477
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: a938dfb9

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1941.969 ; gain = 174.477

Routing Is Done.

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1942.105 ; gain = 174.613
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:00:53 . Memory (MB): peak = 1942.105 ; gain = 186.609
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xploited/Desktop/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.105 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKFBOUT_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-249] Generated clock CLKOUT0_1 has no logical paths from master clock clk.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 10:34:26 2014...
