/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Wed Feb 21 10:42:19 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: P[33].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (1,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[33].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.537     2.585
| (intra 'io' routing)                                           0.733     3.318
out:P[33].outpad[0] (.output at (1,17))                          0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 2
Startpoint: P[32].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (1,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[32].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.537     2.585
| (intra 'io' routing)                                           0.733     3.318
out:P[32].outpad[0] (.output at (1,17))                          0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 3
Startpoint: P[34].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[34].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.479     2.527
| (intra 'io' routing)                                           0.733     3.260
out:P[34].outpad[0] (.output at (1,18))                         -0.000     3.260
data arrival time                                                          3.260

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 4
Startpoint: P[35].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[35].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.479     2.527
| (intra 'io' routing)                                           0.733     3.260
out:P[35].outpad[0] (.output at (1,18))                         -0.000     3.260
data arrival time                                                          3.260

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 5
Startpoint: P[37].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[37].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.415     2.463
| (intra 'io' routing)                                           0.733     3.196
out:P[37].outpad[0] (.output at (1,19))                         -0.000     3.196
data arrival time                                                          3.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 6
Startpoint: P[36].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[36].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.415     2.463
| (intra 'io' routing)                                           0.733     3.196
out:P[36].outpad[0] (.output at (1,19))                         -0.000     3.196
data arrival time                                                          3.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 7
Startpoint: P[12].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[12].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[12].outpad[0] (.output at (49,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 8
Startpoint: P[18].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[18].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[18].outpad[0] (.output at (51,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 9
Startpoint: P[11].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[11].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[11].outpad[0] (.output at (49,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 10
Startpoint: P[17].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[17].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[17].outpad[0] (.output at (51,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 11
Startpoint: P[13].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[13].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[13].outpad[0] (.output at (49,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 12
Startpoint: P[14].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[14].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[14].outpad[0] (.output at (49,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 13
Startpoint: P[0].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (32,25))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[0].Q[0] (dffre at (32,25)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[0].outpad[0] (.output at (49,44))                         -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 14
Startpoint: P[15].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[15].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[15].outpad[0] (.output at (49,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 15
Startpoint: P[16].Q[0] (dffre at (32,25) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (32,25))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[16].Q[0] (dffre at (32,25)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.290     2.338
| (intra 'io' routing)                                           0.733     3.071
out:P[16].outpad[0] (.output at (51,44))                        -0.000     3.071
data arrival time                                                          3.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.071


#Path 16
Startpoint: P[10].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[10].C[0] (dffre at (42,41))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[10].Q[0] (dffre at (42,41)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[10].outpad[0] (.output at (49,44))                         0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 17
Startpoint: P[1].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[1].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[1].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[1].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 18
Startpoint: P[2].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[2].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[2].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[2].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 19
Startpoint: P[3].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[3].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[3].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[3].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 20
Startpoint: P[4].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[4].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[4].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[4].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 21
Startpoint: P[5].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[5].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[5].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[5].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 22
Startpoint: P[6].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[6].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[6].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[6].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 23
Startpoint: P[7].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[7].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[7].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[7].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 24
Startpoint: P[8].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[8].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[8].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[8].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 25
Startpoint: P[9].Q[0] (dffre at (42,41) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[9].C[0] (dffre at (42,41))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[9].Q[0] (dffre at (42,41)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.399     1.448
| (intra 'io' routing)                                           0.733     2.181
out:P[9].outpad[0] (.output at (49,44))                          0.000     2.181
data arrival time                                                          2.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 26
Startpoint: A[14].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[14].inpad[0] (.input at (1,2))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             2.003     2.897
| (intra 'dsp' routing)                                             0.000     2.897
mul2[1].a[4] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.897
data arrival time                                                             2.897

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.897
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.077


#Path 27
Startpoint: A[17].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[17].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].a[7] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.019


#Path 28
Startpoint: A[18].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[18].inpad[0] (.input at (1,4))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].a[8] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.019


#Path 29
Startpoint: A[16].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[16].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].a[6] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.019


#Path 30
Startpoint: A[15].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[15].inpad[0] (.input at (1,3))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].a[5] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.019


#Path 31
Startpoint: A[19].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[19].inpad[0] (.input at (1,5))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].a[9] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.019


#Path 32
Startpoint: B[1].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[1].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].b[10] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.015


#Path 33
Startpoint: B[2].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[2].inpad[0] (.input at (1,6))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].b[11] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.015


#Path 34
Startpoint: B[0].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[0].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.945     2.840
| (intra 'dsp' routing)                                             0.000     2.840
mul2[1].b[9] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.840
data arrival time                                                             2.840

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.840
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.015


#Path 35
Startpoint: B[4].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[4].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[13] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 36
Startpoint: B[6].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[6].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[15] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 37
Startpoint: B[8].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[8].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[17] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 38
Startpoint: B[10].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[10].inpad[0] (.input at (1,10))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[1] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 39
Startpoint: B[3].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[3].inpad[0] (.input at (1,7))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[12] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 40
Startpoint: B[7].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[7].inpad[0] (.input at (1,9))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[16] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 41
Startpoint: B[5].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[5].inpad[0] (.input at (1,8))                                     0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[14] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 42
Startpoint: B[9].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[9].inpad[0] (.input at (1,10))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.884     2.779
| (intra 'dsp' routing)                                             0.000     2.779
mul2[1].b[0] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.779
data arrival time                                                             2.779

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.779
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.954


#Path 43
Startpoint: B[13].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[13].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.765     2.660
| (intra 'dsp' routing)                                             0.000     2.660
mul2[1].b[4] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.660
data arrival time                                                             2.660

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.660
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.835


#Path 44
Startpoint: B[15].inpad[0] (.input at (1,13) clocked by clk)
Endpoint  : mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[15].inpad[0] (.input at (1,13))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.765     2.660
| (intra 'dsp' routing)                                             0.000     2.660
mul2[1].b[6] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.660
data arrival time                                                             2.660

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.660
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.835


#Path 45
Startpoint: B[11].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[11].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.765     2.660
| (intra 'dsp' routing)                                             0.000     2.660
mul2[1].b[2] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.660
data arrival time                                                             2.660

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.660
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.835


#Path 46
Startpoint: B[14].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[14].inpad[0] (.input at (1,12))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.765     2.660
| (intra 'dsp' routing)                                             0.000     2.660
mul2[1].b[5] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.660
data arrival time                                                             2.660

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.660
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.835


#Path 47
Startpoint: B[12].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[12].inpad[0] (.input at (1,11))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.765     2.660
| (intra 'dsp' routing)                                             0.000     2.660
mul2[1].b[3] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.660
data arrival time                                                             2.660

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.660
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.835


#Path 48
Startpoint: B[17].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[17].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.716     2.611
| (intra 'dsp' routing)                                             0.000     2.611
mul2[1].b[8] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.611
data arrival time                                                             2.611

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.611
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.786


#Path 49
Startpoint: B[16].inpad[0] (.input at (1,14) clocked by clk)
Endpoint  : mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
B[16].inpad[0] (.input at (1,14))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.716     2.611
| (intra 'dsp' routing)                                             0.000     2.611
mul2[1].b[7] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.611
data arrival time                                                             2.611

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.070     0.825
data required time                                                            0.825
-----------------------------------------------------------------------------------
data required time                                                            0.825
data arrival time                                                            -2.611
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.786


#Path 50
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[0].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[0].R[0] (dffre at (32,25))                                     0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (32,25))                                     0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 51
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[11].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[11].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 52
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[12].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[12].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 53
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[13].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[13].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 54
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[14].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[14].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 55
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[15].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[15].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 56
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[16].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[16].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 57
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[17].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[17].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 58
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[32].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[32].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 59
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[33].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[33].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 60
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[34].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[34].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 61
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[35].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[35].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 62
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[36].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[36].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 63
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[37].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[37].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 64
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[18].R[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          1.290     2.184
| (intra 'clb' routing)                                          0.085     2.269
P[18].R[0] (dffre at (32,25))                                    0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (32,25))                                    0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.406


#Path 65
Startpoint: mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[6].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[6] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.282     2.261
P[6].D[0] (dffre at (42,41))                                        0.000     2.261
data arrival time                                                             2.261

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[6].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.261
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.398


#Path 66
Startpoint: mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[4].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[4] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.282     2.261
P[4].D[0] (dffre at (42,41))                                        0.000     2.261
data arrival time                                                             2.261

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[4].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.261
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.398


#Path 67
Startpoint: mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[10].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[10] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.282     2.261
P[10].D[0] (dffre at (42,41))                                       0.000     2.261
data arrival time                                                             2.261

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[10].C[0] (dffre at (42,41))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.261
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.398


#Path 68
Startpoint: mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[7].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[7] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.282     2.261
P[7].D[0] (dffre at (42,41))                                        0.000     2.261
data arrival time                                                             2.261

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[7].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.261
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.398


#Path 69
Startpoint: A[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[0].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.290     2.184
| (intra 'dsp' routing)                                             0.000     2.184
mul2[1].a[10] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.184
data arrival time                                                             2.184

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.184
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.364


#Path 70
Startpoint: A[1].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[1].inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.290     2.184
| (intra 'dsp' routing)                                             0.000     2.184
mul2[1].a[11] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.184
data arrival time                                                             2.184

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.184
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.364


#Path 71
Startpoint: mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[2].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[2] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.221     2.199
P[2].D[0] (dffre at (42,41))                                        0.000     2.199
data arrival time                                                             2.199

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[2].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.199
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.336


#Path 72
Startpoint: mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[1].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[1] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.221     2.199
P[1].D[0] (dffre at (42,41))                                        0.000     2.199
data arrival time                                                             2.199

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[1].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.199
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.336


#Path 73
Startpoint: mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[3].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[3] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.221     2.199
P[3].D[0] (dffre at (42,41))                                        0.000     2.199
data arrival time                                                             2.199

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[3].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.199
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.336


#Path 74
Startpoint: mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[5].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[5] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.184     2.163
P[5].D[0] (dffre at (42,41))                                        0.000     2.163
data arrival time                                                             2.163

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[5].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.163
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.300


#Path 75
Startpoint: mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[8].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[8] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.184     2.163
P[8].D[0] (dffre at (42,41))                                        0.000     2.163
data arrival time                                                             2.163

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[8].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.163
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.300


#Path 76
Startpoint: mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[9].D[0] (dffre at (42,41) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[9] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.933     1.978
| (intra 'clb' routing)                                             0.184     2.163
P[9].D[0] (dffre at (42,41))                                        0.000     2.163
data arrival time                                                             2.163

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[9].C[0] (dffre at (42,41))                                        0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -2.163
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.300


#Path 77
Startpoint: A[12].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[12].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[2] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 78
Startpoint: A[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[5].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[15] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 79
Startpoint: A[9].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[9].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[19] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 80
Startpoint: A[13].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[13].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[3] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 81
Startpoint: A[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[2].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[12] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 82
Startpoint: A[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[3].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[13] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 83
Startpoint: A[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[6].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[16] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 84
Startpoint: A[8].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[8].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[18] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 85
Startpoint: A[10].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[10].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[0] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 86
Startpoint: A[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[11].inpad[0] (.input at (48,44))                                  0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[1] (RS_DSP_MULT_REGIN at (35,26))                         0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 87
Startpoint: A[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[4].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[14] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 88
Startpoint: A[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
A[7].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             1.113     2.007
| (intra 'dsp' routing)                                             0.000     2.007
mul2[1].a[17] (RS_DSP_MULT_REGIN at (35,26))                        0.000     2.007
data arrival time                                                             2.007

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.074     0.820
data required time                                                            0.820
-----------------------------------------------------------------------------------
data required time                                                            0.820
data arrival time                                                            -2.007
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.187


#Path 89
Startpoint: mul2[1].z[22] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[35].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[22] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.303     1.690
P[35].D[0] (dffre at (32,25))                                       0.000     1.690
data arrival time                                                             1.690

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[35].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.690
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.827


#Path 90
Startpoint: mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[33].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[20] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.303     1.690
P[33].D[0] (dffre at (32,25))                                       0.000     1.690
data arrival time                                                             1.690

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[33].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.690
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.827


#Path 91
Startpoint: mul2[1].z[11] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[11].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[11] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.303     1.690
P[11].D[0] (dffre at (32,25))                                       0.000     1.690
data arrival time                                                             1.690

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[11].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.690
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.827


#Path 92
Startpoint: mul2[1].z[18] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[18].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[18] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.303     1.690
P[18].D[0] (dffre at (32,25))                                       0.000     1.690
data arrival time                                                             1.690

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[18].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.690
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.827


#Path 93
Startpoint: mul2[1].z[15] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[15].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[15] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.282     1.669
P[15].D[0] (dffre at (32,25))                                      -0.000     1.669
data arrival time                                                             1.669

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[15].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.669
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.806


#Path 94
Startpoint: mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[13].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[13] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.282     1.669
P[13].D[0] (dffre at (32,25))                                      -0.000     1.669
data arrival time                                                             1.669

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[13].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.669
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.806


#Path 95
Startpoint: mul2[1].z[24] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[37].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[24] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.233     1.620
P[37].D[0] (dffre at (32,25))                                       0.000     1.620
data arrival time                                                             1.620

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[37].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.620
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.757


#Path 96
Startpoint: mul2[1].z[12] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[12].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[12] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.233     1.620
P[12].D[0] (dffre at (32,25))                                       0.000     1.620
data arrival time                                                             1.620

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[12].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.620
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.757


#Path 97
Startpoint: mul2[1].z[19] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[32].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[19] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.233     1.620
P[32].D[0] (dffre at (32,25))                                       0.000     1.620
data arrival time                                                             1.620

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[32].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.620
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.757


#Path 98
Startpoint: mul2[1].z[14] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[14].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[14] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.221     1.608
P[14].D[0] (dffre at (32,25))                                       0.000     1.608
data arrival time                                                             1.608

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[14].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.608
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.745


#Path 99
Startpoint: mul2[1].z[16] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[16].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[16] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.221     1.608
P[16].D[0] (dffre at (32,25))                                       0.000     1.608
data arrival time                                                             1.608

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[16].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.608
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.745


#Path 100
Startpoint: mul2[1].z[17] (RS_DSP_MULT_REGIN at (35,26) clocked by clk)
Endpoint  : P[17].D[0] (dffre at (32,25) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'dsp' routing)                                             0.000     0.894
mul2[1].clk[0] (RS_DSP_MULT_REGIN at (35,26))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                           0.151     1.045
mul2[1].z[17] (RS_DSP_MULT_REGIN at (35,26)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                             0.000     1.045
| (inter-block routing)                                             0.342     1.387
| (intra 'clb' routing)                                             0.221     1.608
P[17].D[0] (dffre at (32,25))                                       0.000     1.608
data arrival time                                                             1.608

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing)                                             0.000     0.894
| (intra 'clb' routing)                                             0.000     0.894
P[17].C[0] (dffre at (32,25))                                       0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.032     0.863
data required time                                                            0.863
-----------------------------------------------------------------------------------
data required time                                                            0.863
data arrival time                                                            -1.608
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.745


#End of timing report
