Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 12:26:01 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1090)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2044)
5. checking no_input_delay (28)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1090)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC_RESAMPLER1/r_dds_mux_enable_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41] (HIGH)

 There are 372 register/latch pins with no clock driven by root clock pin: DAC_PRESCALER1/w_CLK_TO_DDS_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IMEM/o_REGISTER_7_reg[15]/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IMEM_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IVSA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PSC_1/o_SET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SPICLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SPICLK/done_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_set_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SPICLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2044)
---------------------------------------------------
 There are 2044 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                  471        0.044        0.000                      0                  471        2.000        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.040        0.000                      0                  469        0.044        0.000                      0                  469        2.000        0.000                       0                   327  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.202        0.000                      0                    2        0.928        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.678ns  (logic 0.583ns (34.746%)  route 1.095ns (65.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 3.458 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.547     3.233    pulse_gen_1_SPICLK/done0
    SLICE_X30Y30         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.434     3.458    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y30         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[12]/C
                         clock pessimism              0.563     4.021    
                         clock uncertainty           -0.224     3.797    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524     3.273    pulse_gen_1_SPICLK/pulses_generated_reg[12]
  -------------------------------------------------------------------
                         required time                          3.273    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.678ns  (logic 0.583ns (34.746%)  route 1.095ns (65.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 3.458 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.547     3.233    pulse_gen_1_SPICLK/done0
    SLICE_X30Y30         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.434     3.458    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y30         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[13]/C
                         clock pessimism              0.563     4.021    
                         clock uncertainty           -0.224     3.797    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524     3.273    pulse_gen_1_SPICLK/pulses_generated_reg[13]
  -------------------------------------------------------------------
                         required time                          3.273    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[0]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[0]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[10]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[10]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[11]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[11]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[1]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[1]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[2]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[3]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[8]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[8]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/pulses_generated_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.583ns (35.482%)  route 1.060ns (64.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.548     2.562    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.686 r  pulse_gen_1_SPICLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.512     3.198    pulse_gen_1_SPICLK/done0
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[9]/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524     3.270    pulse_gen_1_SPICLK/pulses_generated_reg[9]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.522%)  route 0.177ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  MEM_DIST1/o_ADDR_reg[9]/Q
                         net (fo=1, routed)           0.177    -0.289    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[9]
    SLICE_X31Y23         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.817    -0.854    ext_memRW/clk_out1
    SLICE_X31Y23         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[9]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.019    -0.333    ext_memRW/o_ADDR_TO_ERAM_reg[9]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.201%)  route 0.216ns (56.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  MEM_DIST1/o_ADDR_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.234    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[13]
    SLICE_X32Y24         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.816    -0.855    ext_memRW/clk_out1
    SLICE_X32Y24         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[13]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.066    -0.287    ext_memRW/o_ADDR_TO_ERAM_reg[13]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.982%)  route 0.251ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.553    -0.611    ext_memRW/clk_out1
    SLICE_X28Y21         FDRE                                         r  ext_memRW/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  ext_memRW/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.251    -0.219    MEM_DIST1/w_iLoBYTE_reg[7]_0[1]
    SLICE_X36Y23         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.817    -0.854    MEM_DIST1/clk_out1
    SLICE_X36Y23         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[1]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.070    -0.282    MEM_DIST1/w_iLoBYTE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.919%)  route 0.197ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.551    -0.613    MEM_DIST1/clk_out1
    SLICE_X38Y26         FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.465 r  MEM_DIST1/w_LoADDR_reg[15]/Q
                         net (fo=1, routed)           0.197    -0.268    MEM_DIST1/w_LoADDR[15]
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.815    -0.856    MEM_DIST1/clk_out1
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.022    -0.332    MEM_DIST1/o_ADDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.254%)  route 0.243ns (59.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  MEM_DIST1/o_ADDR_reg[0]/Q
                         net (fo=1, routed)           0.243    -0.206    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[0]
    SLICE_X31Y23         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.817    -0.854    ext_memRW/clk_out1
    SLICE_X31Y23         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.070    -0.282    ext_memRW/o_ADDR_TO_ERAM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.298%)  route 0.202ns (57.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y25         FDRE                                         r  MEM_DIST1/w_LoADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  MEM_DIST1/w_LoADDR_reg[3]/Q
                         net (fo=1, routed)           0.202    -0.264    MEM_DIST1/w_LoADDR[3]
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.815    -0.856    MEM_DIST1/clk_out1
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[3]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)        -0.001    -0.355    MEM_DIST1/o_ADDR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.092%)  route 0.245ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  MEM_DIST1/o_ADDR_reg[12]/Q
                         net (fo=1, routed)           0.245    -0.205    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[12]
    SLICE_X32Y22         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.819    -0.852    ext_memRW/clk_out1
    SLICE_X32Y22         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[12]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.046    -0.304    ext_memRW/o_ADDR_TO_ERAM_reg[12]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.061%)  route 0.248ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X36Y24         FDRE                                         r  MEM_DIST1/w_LoADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  MEM_DIST1/w_LoADDR_reg[7]/Q
                         net (fo=1, routed)           0.248    -0.238    MEM_DIST1/w_LoADDR[7]
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.815    -0.856    MEM_DIST1/clk_out1
    SLICE_X34Y25         FDRE                                         r  MEM_DIST1/o_ADDR_reg[7]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.011    -0.343    MEM_DIST1/o_ADDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.168%)  route 0.277ns (62.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  MEM_DIST1/o_ADDR_reg[2]/Q
                         net (fo=1, routed)           0.277    -0.173    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[2]
    SLICE_X32Y24         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.816    -0.855    ext_memRW/clk_out1
    SLICE_X32Y24         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.072    -0.281    ext_memRW/o_ADDR_TO_ERAM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.439%)  route 0.247ns (62.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.550    -0.614    MEM_DIST1/clk_out1
    SLICE_X38Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  MEM_DIST1/o_ADDR_reg[5]/Q
                         net (fo=1, routed)           0.247    -0.219    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[5]
    SLICE_X32Y22         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.819    -0.852    ext_memRW/clk_out1
    SLICE_X32Y22         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[5]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.018    -0.332    ext_memRW/o_ADDR_TO_ERAM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y22     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y23     ADC_RESAMPLER1/r_delay_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y23     ADC_RESAMPLER1/r_delay_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X46Y23     ADC_RESAMPLER1/r_delay_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y24     ADC_RESAMPLER1/FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22     ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y21     ADC_RESAMPLER1/r_delay_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.648ns  (logic 0.583ns (35.368%)  route 1.065ns (64.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 3.457 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 r  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.485     2.499    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.623 f  pulse_gen_1_SPICLK/done_i_2/O
                         net (fo=1, routed)           0.581     3.204    pulse_gen_1_SPICLK/done_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  pulse_gen_1_SPICLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433     3.457    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y27         FDCE                                         r  pulse_gen_1_SPICLK/done_reg/C
                         clock pessimism              0.577     4.034    
                         clock uncertainty           -0.224     3.810    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405     3.405    pulse_gen_1_SPICLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.405    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.351ns  (logic 0.459ns (33.971%)  route 0.892ns (66.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 3.455 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 1.555 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.007 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548     1.555    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.459     2.014 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.892     2.906    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X31Y27         FDCE                                         f  pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.431     3.455    pulse_gen_1_SPICLK/clk_out1
    SLICE_X31Y27         FDCE                                         r  pulse_gen_1_SPICLK/gen_1_pulse_reg/C
                         clock pessimism              0.563     4.018    
                         clock uncertainty           -0.224     3.794    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405     3.389    pulse_gen_1_SPICLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.389    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 pulse_gen_1_SPICLK/pulses_generated_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.299ns (34.422%)  route 0.570ns (65.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.553    -0.611    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y27         FDRE                                         r  pulse_gen_1_SPICLK/pulses_generated_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  pulse_gen_1_SPICLK/pulses_generated_reg[3]/Q
                         net (fo=2, routed)           0.093    -0.354    pulse_gen_1_SPICLK/pulses_generated_reg[3]
    SLICE_X31Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.309 r  pulse_gen_1_SPICLK/done_i_6/O
                         net (fo=2, routed)           0.150    -0.159    pulse_gen_1_SPICLK/done_i_6_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 f  pulse_gen_1_SPICLK/done_i_4/O
                         net (fo=3, routed)           0.143     0.029    pulse_gen_1_SPICLK/done_i_4_n_0
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.074 f  pulse_gen_1_SPICLK/done_i_2/O
                         net (fo=1, routed)           0.184     0.258    pulse_gen_1_SPICLK/done_i_2_n_0
    SLICE_X28Y27         FDCE                                         f  pulse_gen_1_SPICLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.820    -0.851    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y27         FDCE                                         r  pulse_gen_1_SPICLK/done_reg/C
                         clock pessimism              0.273    -0.578    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    pulse_gen_1_SPICLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             2.845ns  (arrival time - required time)
  Source:                 pulse_gen_1_SPICLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.511ns  (logic 0.146ns (28.563%)  route 0.365ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns = ( 1.887 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  i_XCO (IN)
                         net (fo=0)                   0.000     2.500    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 f  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.551     1.887    pulse_gen_1_SPICLK/clk_out1
    SLICE_X28Y26         FDRE                                         r  pulse_gen_1_SPICLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.146     2.033 f  pulse_gen_1_SPICLK/pulse_complete_reg/Q
                         net (fo=11, routed)          0.365     2.398    pulse_gen_1_SPICLK/pulse_complete_reg_n_0
    SLICE_X31Y27         FDCE                                         f  pulse_gen_1_SPICLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.819    -0.852    pulse_gen_1_SPICLK/clk_out1
    SLICE_X31Y27         FDCE                                         r  pulse_gen_1_SPICLK/gen_1_pulse_reg/C
                         clock pessimism              0.273    -0.579    
                         clock uncertainty            0.224    -0.355    
    SLICE_X31Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    pulse_gen_1_SPICLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  2.845    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1958 Endpoints
Min Delay          1958 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.464ns  (logic 5.808ns (40.157%)  route 8.656ns (59.843%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.622     7.079    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.203 r  ADC_RESAMPLER1/gen_comm_port[12].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.033    10.237    gen_comm_port[12].IOBUF_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       4.227    14.464 r  gen_comm_port[12].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.464    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.447ns  (logic 5.807ns (40.198%)  route 8.639ns (59.802%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.798     7.255    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.379 r  ADC_RESAMPLER1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.841    10.220    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.226    14.447 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.447    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.327ns  (logic 5.812ns (40.563%)  route 8.516ns (59.437%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.243     6.699    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X35Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.823 r  ADC_RESAMPLER1/gen_comm_port[15].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.273    10.097    gen_comm_port[15].IOBUF_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       4.231    14.327 r  gen_comm_port[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.327    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.237ns  (logic 5.803ns (40.759%)  route 8.434ns (59.241%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.647     7.104    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.228 r  ADC_RESAMPLER1/gen_comm_port[1].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.787    10.015    gen_comm_port[1].IOBUF_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       4.222    14.237 r  gen_comm_port[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.237    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.199ns  (logic 6.035ns (42.501%)  route 8.164ns (57.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          4.981     6.438    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X38Y23         LUT4 (Prop_lut4_I2_O)        0.148     6.586 r  ADC_RESAMPLER1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.183     9.769    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.430    14.199 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.199    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 5.819ns (41.227%)  route 8.295ns (58.773%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.898     7.355    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.479 r  ADC_RESAMPLER1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.398     9.876    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238    14.114 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.114    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.021ns  (logic 5.828ns (41.568%)  route 8.193ns (58.432%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.817     7.274    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.398 r  ADC_RESAMPLER1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.375     9.774    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247    14.021 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.021    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.986ns  (logic 5.803ns (41.493%)  route 8.183ns (58.507%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.668     7.125    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.249 r  ADC_RESAMPLER1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.514     9.764    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222    13.986 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.986    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.934ns  (logic 5.812ns (41.713%)  route 8.122ns (58.287%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.465     6.922    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X45Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.046 r  ADC_RESAMPLER1/gen_comm_port[9].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.656     9.702    gen_comm_port[9].IOBUF_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       4.231    13.934 r  gen_comm_port[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.934    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.871ns  (logic 5.798ns (41.800%)  route 8.073ns (58.200%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.468     6.925    ADC_RESAMPLER1/i_COMM_IX_IBUF
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.049 r  ADC_RESAMPLER1/gen_comm_port[7].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.605     9.654    gen_comm_port[7].IOBUF_inst/I
    U4                   OBUFT (Prop_obuft_I_O)       4.217    13.871 r  gen_comm_port[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.871    io_COMM_BUS[7]
    U4                                                                r  io_COMM_BUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.059     0.187    ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[6]
    SLICE_X49Y11         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/r_dds_frq_word_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/r_dds_frq_word_reg[24]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ADC_RESAMPLER1/r_dds_frq_word_reg[24]/Q
                         net (fo=2, routed)           0.075     0.223    ADC_RESAMPLER1/sample_clk/U0/i_synth/s_axis_config_tdata[24]
    SLICE_X53Y13         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/r_dds_frq_word_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/r_dds_frq_word_reg[26]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ADC_RESAMPLER1/r_dds_frq_word_reg[26]/Q
                         net (fo=2, routed)           0.075     0.223    ADC_RESAMPLER1/sample_clk/U0/i_synth/s_axis_config_tdata[26]
    SLICE_X53Y13         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/r_dds_frq_word_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/r_dds_frq_word_reg[25]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ADC_RESAMPLER1/r_dds_frq_word_reg[25]/Q
                         net (fo=2, routed)           0.076     0.224    ADC_RESAMPLER1/sample_clk/U0/i_synth/s_axis_config_tdata[25]
    SLICE_X53Y13         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/r_dds_frq_word_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/r_dds_frq_word_reg[21]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ADC_RESAMPLER1/r_dds_frq_word_reg[21]/Q
                         net (fo=2, routed)           0.063     0.227    ADC_RESAMPLER1/sample_clk/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X53Y13         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.924%)  route 0.119ns (48.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE                         0.000     0.000 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.119     0.247    ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[5]
    SLICE_X50Y8          FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[0]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[0]
    SLICE_X49Y30         FDRE                                         r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE                         0.000     0.000 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[1]
    SLICE_X52Y24         SRL16E                                       r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.167%)  route 0.127ns (49.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/C
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.127     0.255    ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[1]
    SLICE_X50Y11         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.167%)  route 0.127ns (49.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE                         0.000     0.000 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/C
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_rom_reg_a/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.127     0.255    ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[47]_0[4]
    SLICE_X51Y12         FDRE                                         r  ADC_RESAMPLER1/sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           326 Endpoints
Min Delay           326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 5.036ns (53.943%)  route 4.299ns (46.057%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.550    -0.943    MEM_DIST1/clk_out1
    SLICE_X35Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  MEM_DIST1/o_DATA_reg[14]/Q
                         net (fo=1, routed)           1.116     0.630    ADC_RESAMPLER1/gen_comm_port[15].IOBUF_inst[14]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.150     0.780 r  ADC_RESAMPLER1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.183     3.963    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.430     8.392 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.392    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 4.807ns (52.052%)  route 4.428ns (47.948%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.395     0.906    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.030 r  ADC_RESAMPLER1/gen_comm_port[12].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.033     4.063    gen_comm_port[12].IOBUF_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       4.227     8.291 r  gen_comm_port[12].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.291    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.829ns (53.149%)  route 4.257ns (46.851%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.697     1.209    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  ADC_RESAMPLER1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.560     3.892    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249     8.142 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.142    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.802ns (53.276%)  route 4.212ns (46.724%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.697     1.209    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  ADC_RESAMPLER1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.514     3.847    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222     8.069 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.069    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.821ns (53.975%)  route 4.111ns (46.025%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.366     0.877    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.001 r  ADC_RESAMPLER1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.745     3.746    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241     7.987 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.987    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.818ns (54.061%)  route 4.094ns (45.939%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.696     1.208    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.332 r  ADC_RESAMPLER1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.398     3.729    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238     7.967 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.967    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.811ns (54.116%)  route 4.079ns (45.884%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          0.806     0.317    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X35Y23         LUT4 (Prop_lut4_I0_O)        0.124     0.441 r  ADC_RESAMPLER1/gen_comm_port[15].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.273     3.714    gen_comm_port[15].IOBUF_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       4.231     7.945 r  gen_comm_port[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.945    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.823ns (54.317%)  route 4.057ns (45.683%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          1.241     0.752    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X45Y23         LUT4 (Prop_lut4_I0_O)        0.124     0.876 r  ADC_RESAMPLER1/gen_comm_port[11].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.816     3.692    gen_comm_port[11].IOBUF_inst/I
    W3                   OBUFT (Prop_obuft_I_O)       4.243     7.935 r  gen_comm_port[11].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.935    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SPICLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADC_SCK_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.778ns  (logic 3.535ns (40.272%)  route 5.243ns (59.728%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -0.946    pulse_gen_1_SPICLK/clk_out1
    SLICE_X30Y26         FDRE                                         r  pulse_gen_1_SPICLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  pulse_gen_1_SPICLK/output_set_reg/Q
                         net (fo=2, routed)           0.747     0.319    pulse_gen_1_SPICLK/output_set_reg_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  pulse_gen_1_SPICLK/o_ADC_SCK_A_OBUF_inst_i_1/O
                         net (fo=23, routed)          4.496     4.939    o_ADC_SCK_A_OBUF
    L3                   OBUF (Prop_obuf_I_O)         2.893     7.833 r  o_ADC_SCK_A_OBUF_inst/O
                         net (fo=0)                   0.000     7.833    o_ADC_SCK_A
    L3                                                                r  o_ADC_SCK_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.821ns (55.240%)  route 3.907ns (44.760%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.548    -0.945    ADC_RESAMPLER1/clk_out1
    SLICE_X37Y22         FDRE                                         r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  ADC_RESAMPLER1/o_resampler_DnBusy_reg/Q
                         net (fo=57, routed)          0.917     0.428    ADC_RESAMPLER1/o_resampler_DnBusy
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  ADC_RESAMPLER1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.989     3.542    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241     7.783 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.783    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/o_REGISTER_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ADC_RESAMPLER1/r_dds_frq_word_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.511ns  (logic 0.367ns (71.786%)  route 0.144ns (28.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.447    -1.529    IMEM/clk_out1
    SLICE_X53Y14         FDRE                                         r  IMEM/o_REGISTER_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.162 r  IMEM/o_REGISTER_2_reg[14]/Q
                         net (fo=2, routed)           0.144    -1.017    ADC_RESAMPLER1/D[14]
    SLICE_X52Y14         FDRE                                         r  ADC_RESAMPLER1/r_dds_frq_word_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.613ns  (logic 0.337ns (54.933%)  route 0.276ns (45.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.443    -1.533    IMEM/clk_out1
    SLICE_X49Y17         FDRE                                         r  IMEM/o_REGISTER_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.337    -1.196 r  IMEM/o_REGISTER_5_reg[0]/Q
                         net (fo=2, routed)           0.276    -0.919    DAC_DATA_CONVERTER/D[16]
    SLICE_X50Y17         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.626ns  (logic 0.337ns (53.796%)  route 0.289ns (46.204%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y20         FDRE                                         r  IMEM/o_REGISTER_5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  IMEM/o_REGISTER_5_reg[13]/Q
                         net (fo=2, routed)           0.289    -0.908    DAC_DATA_CONVERTER/D[29]
    SLICE_X52Y20         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.629ns  (logic 0.337ns (53.608%)  route 0.292ns (46.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y19         FDRE                                         r  IMEM/o_REGISTER_5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  IMEM/o_REGISTER_5_reg[10]/Q
                         net (fo=2, routed)           0.292    -0.906    DAC_DATA_CONVERTER/D[26]
    SLICE_X52Y20         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.367ns (57.973%)  route 0.266ns (42.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y19         FDRE                                         r  IMEM/o_REGISTER_4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.168 r  IMEM/o_REGISTER_4_reg[12]/Q
                         net (fo=2, routed)           0.266    -0.902    DAC_DATA_CONVERTER/D[12]
    SLICE_X50Y18         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.186%)  route 0.297ns (46.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y19         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  IMEM/o_REGISTER_4_reg[8]/Q
                         net (fo=2, routed)           0.297    -0.901    DAC_DATA_CONVERTER/D[8]
    SLICE_X50Y17         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.337ns (53.245%)  route 0.296ns (46.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.442    -1.534    IMEM/clk_out1
    SLICE_X51Y18         FDRE                                         r  IMEM/o_REGISTER_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.337    -1.197 r  IMEM/o_REGISTER_5_reg[5]/Q
                         net (fo=2, routed)           0.296    -0.901    DAC_DATA_CONVERTER/D[21]
    SLICE_X50Y18         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.337ns (53.094%)  route 0.298ns (46.906%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y20         FDRE                                         r  IMEM/o_REGISTER_5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  IMEM/o_REGISTER_5_reg[14]/Q
                         net (fo=2, routed)           0.298    -0.900    DAC_DATA_CONVERTER/D[30]
    SLICE_X50Y20         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.367ns (57.762%)  route 0.268ns (42.238%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.442    -1.534    IMEM/clk_out1
    SLICE_X51Y18         FDRE                                         r  IMEM/o_REGISTER_4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  IMEM/o_REGISTER_4_reg[10]/Q
                         net (fo=2, routed)           0.268    -0.898    DAC_DATA_CONVERTER/D[10]
    SLICE_X50Y17         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.637ns  (logic 0.367ns (57.655%)  route 0.270ns (42.345%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.441    -1.535    IMEM/clk_out1
    SLICE_X51Y20         FDRE                                         r  IMEM/o_REGISTER_4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.168 r  IMEM/o_REGISTER_4_reg[13]/Q
                         net (fo=2, routed)           0.270    -0.898    DAC_DATA_CONVERTER/D[13]
    SLICE_X50Y18         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           403 Endpoints
Min Delay           403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IVSA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.154ns  (logic 1.607ns (26.113%)  route 4.547ns (73.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          4.547     6.004    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.150     6.154 r  IX_MUX1/o_CLK_IVSA_i_1/O
                         net (fo=1, routed)           0.000     6.154    IX_MUX1/o_CLK_IVSA_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.434    -1.542    IX_MUX1/clk_out1
    SLICE_X36Y30         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/C

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IMEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.581ns (25.799%)  route 4.547ns (74.201%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          4.547     6.004    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.128 r  IX_MUX1/o_CLK_IMEM_i_1/O
                         net (fo=1, routed)           0.000     6.128    IX_MUX1/o_CLK_IMEM_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.434    -1.542    IX_MUX1/clk_out1
    SLICE_X36Y30         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[7]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.451ns (36.690%)  route 2.504ns (63.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  io_Mem_IO_ext[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[7].IOBUF_inst/IO
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  gen_io_port_extRam[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.504     3.956    ext_memRW/D[7]
    SLICE_X29Y21         FDRE                                         r  ext_memRW/o_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X29Y21         FDRE                                         r  ext_memRW/o_DATA_reg[7]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[6]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.446ns (37.814%)  route 2.378ns (62.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  io_Mem_IO_ext[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[6].IOBUF_inst/IO
    V14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  gen_io_port_extRam[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.378     3.824    ext_memRW/D[6]
    SLICE_X29Y21         FDRE                                         r  ext_memRW/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X29Y21         FDRE                                         r  ext_memRW/o_DATA_reg[6]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[1]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.813ns  (logic 1.459ns (38.258%)  route 2.354ns (61.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  io_Mem_IO_ext[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[1].IOBUF_inst/IO
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  gen_io_port_extRam[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.354     3.813    ext_memRW/D[1]
    SLICE_X28Y21         FDRE                                         r  ext_memRW/o_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.435    -1.541    ext_memRW/clk_out1
    SLICE_X28Y21         FDRE                                         r  ext_memRW/o_DATA_reg[1]/C

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/w_HiBYTE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.611ns (16.378%)  route 3.120ns (83.622%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  logic_resetter/reset_trig_reg__0/Q
                         net (fo=55, routed)          2.097     2.556    MEM_DIST1/RESET
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.708 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.022     3.731    MEM_DIST1/w_LoBYTE
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.428    -1.548    MEM_DIST1/clk_out1
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[2]/C

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/w_HiBYTE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.611ns (16.378%)  route 3.120ns (83.622%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  logic_resetter/reset_trig_reg__0/Q
                         net (fo=55, routed)          2.097     2.556    MEM_DIST1/RESET
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.708 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.022     3.731    MEM_DIST1/w_LoBYTE
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.428    -1.548    MEM_DIST1/clk_out1
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[6]/C

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/w_HiBYTE_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.611ns (16.378%)  route 3.120ns (83.622%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  logic_resetter/reset_trig_reg__0/Q
                         net (fo=55, routed)          2.097     2.556    MEM_DIST1/RESET
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.708 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.022     3.731    MEM_DIST1/w_LoBYTE
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.428    -1.548    MEM_DIST1/clk_out1
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[7]/C

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/w_LoBYTE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.611ns (16.378%)  route 3.120ns (83.622%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  logic_resetter/reset_trig_reg__0/Q
                         net (fo=55, routed)          2.097     2.556    MEM_DIST1/RESET
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.708 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.022     3.731    MEM_DIST1/w_LoBYTE
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.428    -1.548    MEM_DIST1/clk_out1
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[4]/C

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/w_LoBYTE_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.611ns (16.378%)  route 3.120ns (83.622%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg__0/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  logic_resetter/reset_trig_reg__0/Q
                         net (fo=55, routed)          2.097     2.556    MEM_DIST1/RESET
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.708 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.022     3.731    MEM_DIST1/w_LoBYTE
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         1.428    -1.548    MEM_DIST1/clk_out1
    SLICE_X30Y24         FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[10]/C
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[10]/Q
                         net (fo=1, routed)           0.105     0.246    adc_ctrl1/serial_data_adc_1_reg_n_0_[10]
    SLICE_X32Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.820    -0.851    adc_ctrl1/clk_out1
    SLICE_X32Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[6][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE                         0.000     0.000 r  IMEM/RAM_reg[6][7]/C
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[6][7]/Q
                         net (fo=2, routed)           0.120     0.248    IMEM/RAM_reg[6]_26[7]
    SLICE_X46Y13         FDRE                                         r  IMEM/o_REGISTER_6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.829    -0.842    IMEM/clk_out1
    SLICE_X46Y13         FDRE                                         r  IMEM/o_REGISTER_6_reg[7]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[1]/C
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    adc_ctrl1/serial_data_adc_1_reg_n_0_[1]
    SLICE_X34Y29         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.820    -0.851    adc_ctrl1/clk_out1
    SLICE_X34Y29         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[3][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.670%)  route 0.125ns (49.330%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  IMEM/RAM_reg[3][14]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[3][14]/Q
                         net (fo=2, routed)           0.125     0.253    IMEM/RAM_reg[3]_29[14]
    SLICE_X49Y17         FDRE                                         r  IMEM/o_REGISTER_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.828    -0.843    IMEM/clk_out1
    SLICE_X49Y17         FDRE                                         r  IMEM/o_REGISTER_3_reg[14]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  IMEM/RAM_reg[3][5]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[3][5]/Q
                         net (fo=2, routed)           0.114     0.255    IMEM/RAM_reg[3]_29[5]
    SLICE_X46Y15         FDRE                                         r  IMEM/o_REGISTER_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.828    -0.843    IMEM/clk_out1
    SLICE_X46Y15         FDRE                                         r  IMEM/o_REGISTER_3_reg[5]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.097%)  route 0.128ns (49.903%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][14]/C
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[4][14]/Q
                         net (fo=2, routed)           0.128     0.256    IMEM/RAM_reg[4]_28[14]
    SLICE_X51Y20         FDRE                                         r  IMEM/o_REGISTER_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.826    -0.845    IMEM/clk_out1
    SLICE_X51Y20         FDRE                                         r  IMEM/o_REGISTER_4_reg[14]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.145%)  route 0.132ns (50.855%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][8]/C
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[4][8]/Q
                         net (fo=2, routed)           0.132     0.260    IMEM/RAM_reg[4]_28[8]
    SLICE_X51Y19         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.827    -0.844    IMEM/clk_out1
    SLICE_X51Y19         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    adc_ctrl1/serial_data_adc_1_reg_n_0_[9]
    SLICE_X32Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.820    -0.851    adc_ctrl1/clk_out1
    SLICE_X32Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[3][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.979%)  route 0.133ns (51.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  IMEM/RAM_reg[3][15]/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[3][15]/Q
                         net (fo=2, routed)           0.133     0.261    IMEM/RAM_reg[3]_29[15]
    SLICE_X51Y18         FDRE                                         r  IMEM/o_REGISTER_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.828    -0.843    IMEM/clk_out1
    SLICE_X51Y18         FDRE                                         r  IMEM/o_REGISTER_3_reg[15]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.996%)  route 0.125ns (47.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  IMEM/RAM_reg[3][0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[3][0]/Q
                         net (fo=2, routed)           0.125     0.266    IMEM/RAM_reg[3]_29[0]
    SLICE_X45Y14         FDRE                                         r  IMEM/o_REGISTER_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=325, routed)         0.829    -0.842    IMEM/clk_out1
    SLICE_X45Y14         FDRE                                         r  IMEM/o_REGISTER_3_reg[0]/C





