
LAB3_CAN.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00006cec  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80008e00  80008e00  00009200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000744  80009000  80009000  00009400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  80009744  80009744  00009b44  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         0000050c  00000008  80009748  00009c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  00000514  80009c54  0000a114  2**0
                  ALLOC
  9 .bss          00000160  00000518  00000518  00000000  2**2
                  ALLOC
 10 .heap         0000e988  00000678  00000678  00000000  2**0
                  ALLOC
 11 .comment      00000030  00000000  00000000  0000a114  2**0
                  CONTENTS, READONLY
 12 .debug_aranges 00000d00  00000000  00000000  0000a148  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubnames 0000177b  00000000  00000000  0000ae48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   0001d7fc  00000000  00000000  0000c5c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 000050e1  00000000  00000000  00029dbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000d60b  00000000  00000000  0002eea0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00001e6c  00000000  00000000  0003c4ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00003d4b  00000000  00000000  0003e318  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    00009c5a  00000000  00000000  00042063  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macinfo 00844f41  00000000  00000000  0004bcbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 22 .debug_ranges 00000f20  00000000  00000000  00890c00  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf cc 28 	sub	pc,pc,-13272

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf ec 2c 	sub	pc,pc,-5076

Disassembly of section .text:

80002008 <ClearMessages>:
80002008:	30 08       	mov	r8,0
8000200a:	b8 88       	st.b	r12[0x0],r8
 * Example:			ClearMessages(msg);
 ********************************************************************/
void ClearMessages(UINT8* Msg)
{
	Msg[0] = 0;
	Msg[1] = 0;
8000200c:	b8 98       	st.b	r12[0x1],r8
	Msg[2] = 0;
8000200e:	b8 a8       	st.b	r12[0x2],r8
	Msg[3] = 0;
80002010:	b8 b8       	st.b	r12[0x3],r8
	Msg[4] = 0;
80002012:	b8 c8       	st.b	r12[0x4],r8
	Msg[5] = 0;
80002014:	b8 d8       	st.b	r12[0x5],r8
	Msg[6] = 0;
80002016:	b8 e8       	st.b	r12[0x6],r8
	Msg[7] = 0;
80002018:	b8 f8       	st.b	r12[0x7],r8
}
8000201a:	5e fc       	retal	r12

8000201c <config_dpi204>:
 *
 * Note:            None.
 *
 * Example:         config_dpi204();
 ********************************************************************/
void config_dpi204(void){
8000201c:	eb cd 40 80 	pushm	r7,lr
80002020:	20 4d       	sub	sp,16
	.spck_delay   = 0,
	.trans_delay  = 0,
	.stay_act     = 1,
	.spi_mode     = 0,
	.modfdis      = 1
	};
80002022:	49 68       	lddpc	r8,80002078 <config_dpi204+0x5c>
80002024:	1a 97       	mov	r7,sp
80002026:	f0 ea 00 00 	ld.d	r10,r8[0]
8000202a:	fa eb 00 00 	st.d	sp[0],r10
8000202e:	f0 e8 00 08 	ld.d	r8,r8[8]
80002032:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(DIP204_SPI_GPIO_MAP,
80002036:	30 4b       	mov	r11,4
80002038:	49 1c       	lddpc	r12,8000207c <config_dpi204+0x60>
8000203a:	f0 1f 00 12 	mcall	80002080 <config_dpi204+0x64>
	sizeof(DIP204_SPI_GPIO_MAP) / sizeof(DIP204_SPI_GPIO_MAP[0]));

	spi_initMaster(DIP204_SPI, &spiOptions2);
8000203e:	1a 9b       	mov	r11,sp
80002040:	fe 7c 28 00 	mov	r12,-55296
80002044:	f0 1f 00 10 	mcall	80002084 <config_dpi204+0x68>
	spi_selectionMode(DIP204_SPI, 0, 0, 0);
80002048:	30 09       	mov	r9,0
8000204a:	12 9a       	mov	r10,r9
8000204c:	12 9b       	mov	r11,r9
8000204e:	fe 7c 28 00 	mov	r12,-55296
80002052:	f0 1f 00 0e 	mcall	80002088 <config_dpi204+0x6c>
	spi_enable(DIP204_SPI);
80002056:	fe 7c 28 00 	mov	r12,-55296
8000205a:	f0 1f 00 0d 	mcall	8000208c <config_dpi204+0x70>
	spi_setupChipReg(DIP204_SPI, &spiOptions2, FOSC0);
8000205e:	e0 6a 1b 00 	mov	r10,6912
80002062:	ea 1a 00 b7 	orh	r10,0xb7
80002066:	1a 9b       	mov	r11,sp
80002068:	fe 7c 28 00 	mov	r12,-55296
8000206c:	f0 1f 00 09 	mcall	80002090 <config_dpi204+0x74>
}
80002070:	2f cd       	sub	sp,-16
80002072:	e3 cd 80 80 	ldm	sp++,r7,pc
80002076:	00 00       	add	r0,r0
80002078:	80 00       	ld.sh	r0,r0[0x0]
8000207a:	90 30       	ld.sh	r0,r8[0x6]
8000207c:	80 00       	ld.sh	r0,r0[0x0]
8000207e:	90 40       	ld.sh	r0,r8[0x8]
80002080:	80 00       	ld.sh	r0,r0[0x0]
80002082:	2f a0       	sub	r0,-6
80002084:	80 00       	ld.sh	r0,r0[0x0]
80002086:	31 fe       	mov	lr,31
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	32 36       	mov	r6,35
8000208c:	80 00       	ld.sh	r0,r0[0x0]
8000208e:	33 8c       	mov	r12,56
80002090:	80 00       	ld.sh	r0,r0[0x0]
80002092:	32 d4       	mov	r4,45

80002094 <mASSERT_CS>:
 *
 * Overview:		See the documentation for spi_selectchip in spi.h
 *
 * Note:            spi.h has to be included.
 ********************************************************************/
void mASSERT_CS(unsigned char channel){
80002094:	d4 01       	pushm	lr
	spi_selectChip(SPARE_SPI,channel);
80002096:	18 9b       	mov	r11,r12
80002098:	fe 7c 24 00 	mov	r12,-56320
8000209c:	f0 1f 00 02 	mcall	800020a4 <mASSERT_CS+0x10>
}
800020a0:	d8 02       	popm	pc
800020a2:	00 00       	add	r0,r0
800020a4:	80 00       	ld.sh	r0,r0[0x0]
800020a6:	32 62       	mov	r2,38

800020a8 <config_SPI_SPARE>:
 *
 * Note:            None.
 *
 * Example: 	    config_SPI_SPARE();
 ********************************************************************/
void config_SPI_SPARE(void){
800020a8:	eb cd 40 80 	pushm	r7,lr
800020ac:	20 4d       	sub	sp,16
.spck_delay   = 0,
.trans_delay  = 0,
.stay_act     = 0,
.spi_mode     = 0,
.modfdis      = 1
};
800020ae:	49 88       	lddpc	r8,8000210c <config_SPI_SPARE+0x64>
800020b0:	1a 97       	mov	r7,sp
800020b2:	f0 ea 00 00 	ld.d	r10,r8[0]
800020b6:	fa eb 00 00 	st.d	sp[0],r10
800020ba:	f0 e8 00 08 	ld.d	r8,r8[8]
800020be:	fa e9 00 08 	st.d	sp[8],r8

gpio_enable_module(SPARE_SPI_GPIO_MAP,
800020c2:	30 4b       	mov	r11,4
800020c4:	49 3c       	lddpc	r12,80002110 <config_SPI_SPARE+0x68>
800020c6:	f0 1f 00 14 	mcall	80002114 <config_SPI_SPARE+0x6c>
sizeof(SPARE_SPI_GPIO_MAP) / sizeof(SPARE_SPI_GPIO_MAP[0]));

spi_initMaster(SPARE_SPI,&spiOptions);
800020ca:	1a 9b       	mov	r11,sp
800020cc:	fe 7c 24 00 	mov	r12,-56320
800020d0:	f0 1f 00 12 	mcall	80002118 <config_SPI_SPARE+0x70>
spi_selectionMode(SPARE_SPI, 0, 0, 0);
800020d4:	30 09       	mov	r9,0
800020d6:	12 9a       	mov	r10,r9
800020d8:	12 9b       	mov	r11,r9
800020da:	fe 7c 24 00 	mov	r12,-56320
800020de:	f0 1f 00 10 	mcall	8000211c <config_SPI_SPARE+0x74>
spi_selectChip(SPARE_SPI,0);
800020e2:	30 0b       	mov	r11,0
800020e4:	fe 7c 24 00 	mov	r12,-56320
800020e8:	f0 1f 00 0e 	mcall	80002120 <config_SPI_SPARE+0x78>
spi_setupChipReg(SPARE_SPI, &spiOptions, FOSC0);
800020ec:	e0 6a 1b 00 	mov	r10,6912
800020f0:	ea 1a 00 b7 	orh	r10,0xb7
800020f4:	1a 9b       	mov	r11,sp
800020f6:	fe 7c 24 00 	mov	r12,-56320
800020fa:	f0 1f 00 0b 	mcall	80002124 <config_SPI_SPARE+0x7c>
spi_enable(SPARE_SPI);
800020fe:	fe 7c 24 00 	mov	r12,-56320
80002102:	f0 1f 00 0a 	mcall	80002128 <config_SPI_SPARE+0x80>
}
80002106:	2f cd       	sub	sp,-16
80002108:	e3 cd 80 80 	ldm	sp++,r7,pc
8000210c:	80 00       	ld.sh	r0,r0[0x0]
8000210e:	90 20       	ld.sh	r0,r8[0x4]
80002110:	80 00       	ld.sh	r0,r0[0x0]
80002112:	90 00       	ld.sh	r0,r8[0x0]
80002114:	80 00       	ld.sh	r0,r0[0x0]
80002116:	2f a0       	sub	r0,-6
80002118:	80 00       	ld.sh	r0,r0[0x0]
8000211a:	31 fe       	mov	lr,31
8000211c:	80 00       	ld.sh	r0,r0[0x0]
8000211e:	32 36       	mov	r6,35
80002120:	80 00       	ld.sh	r0,r0[0x0]
80002122:	32 62       	mov	r2,38
80002124:	80 00       	ld.sh	r0,r0[0x0]
80002126:	32 d4       	mov	r4,45
80002128:	80 00       	ld.sh	r0,r0[0x0]
8000212a:	33 8c       	mov	r12,56

8000212c <XferSPI_send>:
 *         			one data word to it. See the documentation for spi_write in spi.h
 *
 * Note:            spi.h has to be included.
 ********************************************************************/
PRIVATE UINT8 XferSPI_send( int Channel, UINT8 dat )
{
8000212c:	d4 01       	pushm	lr
	spi_write(SPARE_SPI, dat);
8000212e:	fe 7c 24 00 	mov	r12,-56320
80002132:	f0 1f 00 02 	mcall	80002138 <XferSPI_send+0xc>
	return 0;
}
80002136:	d8 0a       	popm	pc,r12=0
80002138:	80 00       	ld.sh	r0,r0[0x0]
8000213a:	33 92       	mov	r2,57

8000213c <ReadStatus2515>:
 * Overview:		Reads status from MCP2515
 *
 * Note:            None.
 ********************************************************************/
PRIVATE UINT8 ReadStatus2515(int Channel)
{
8000213c:	d4 01       	pushm	lr
8000213e:	20 1d       	sub	sp,4
	unsigned short *spidatareadpointer_temp;
	unsigned short spidataread_temp;
	spidatareadpointer_temp=&spidataread_temp;

	spi_selectChip(SPARE_SPI,0);
80002140:	30 0b       	mov	r11,0
80002142:	fe 7c 24 00 	mov	r12,-56320
80002146:	f0 1f 00 0e 	mcall	8000217c <ReadStatus2515+0x40>

	spi_write(SPARE_SPI,CAN_RD_STATUS);
8000214a:	e0 6b 00 a0 	mov	r11,160
8000214e:	fe 7c 24 00 	mov	r12,-56320
80002152:	f0 1f 00 0c 	mcall	80002180 <ReadStatus2515+0x44>

	spi_write(SPARE_SPI,DUMMY_BYTE);
80002156:	30 0b       	mov	r11,0
80002158:	fe 7c 24 00 	mov	r12,-56320
8000215c:	f0 1f 00 09 	mcall	80002180 <ReadStatus2515+0x44>
	spi_read(SPARE_SPI,spidatareadpointer_temp);
80002160:	fa cb ff fe 	sub	r11,sp,-2
80002164:	fe 7c 24 00 	mov	r12,-56320
80002168:	f0 1f 00 07 	mcall	80002184 <ReadStatus2515+0x48>

	spi_unselectChip(SPARE_SPI,0);
8000216c:	30 0b       	mov	r11,0
8000216e:	fe 7c 24 00 	mov	r12,-56320
80002172:	f0 1f 00 06 	mcall	80002188 <ReadStatus2515+0x4c>

	return spidataread_temp;
}
80002176:	1b bc       	ld.ub	r12,sp[0x3]
80002178:	2f fd       	sub	sp,-4
8000217a:	d8 02       	popm	pc
8000217c:	80 00       	ld.sh	r0,r0[0x0]
8000217e:	32 62       	mov	r2,38
80002180:	80 00       	ld.sh	r0,r0[0x0]
80002182:	33 92       	mov	r2,57
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	33 b6       	mov	r6,59
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	32 ae       	mov	lr,42

8000218c <CANRxReady>:
 * Note:            None.
 *
 * Example:			CANRxReady(0);
 ********************************************************************/
inline Bool CANRxReady( int Channel )
{
8000218c:	d4 01       	pushm	lr
	return (ReadStatus2515(Channel)&0x3) != 0;
8000218e:	f0 1f 00 04 	mcall	8000219c <CANRxReady+0x10>
80002192:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
}
80002196:	5f 1c       	srne	r12
80002198:	d8 02       	popm	pc
8000219a:	00 00       	add	r0,r0
8000219c:	80 00       	ld.sh	r0,r0[0x0]
8000219e:	21 3c       	sub	r12,19

800021a0 <CANTxReady>:
 * Note:            None.
 *
 * Example:			CANTxReady(0);
 ********************************************************************/
inline Bool CANTxReady( int Channel )
{
800021a0:	d4 01       	pushm	lr
	return (ReadStatus2515(Channel)&0x04) == 0;
800021a2:	f0 1f 00 04 	mcall	800021b0 <CANTxReady+0x10>
800021a6:	ec 1c 00 04 	eorl	r12,0x4
}
800021aa:	f9 dc c0 41 	bfextu	r12,r12,0x2,0x1
800021ae:	d8 02       	popm	pc
800021b0:	80 00       	ld.sh	r0,r0[0x0]
800021b2:	21 3c       	sub	r12,19

800021b4 <mDEASSERT_CS>:
 *
 * Overview:		See the documentation for spi_unselectchip in spi.h
 *
 * Note:            spi.h has to be included.
 ********************************************************************/
void mDEASSERT_CS(unsigned char channel){
800021b4:	d4 01       	pushm	lr
	spi_unselectChip(SPARE_SPI,channel);
800021b6:	18 9b       	mov	r11,r12
800021b8:	fe 7c 24 00 	mov	r12,-56320
800021bc:	f0 1f 00 02 	mcall	800021c4 <mDEASSERT_CS+0x10>
}
800021c0:	d8 02       	popm	pc
800021c2:	00 00       	add	r0,r0
800021c4:	80 00       	ld.sh	r0,r0[0x0]
800021c6:	32 ae       	mov	lr,42

800021c8 <CAN2515ByteWrite>:
 * Note:            None.
 *
 * Example:         CANReset(0)
 ********************************************************************/
void CAN2515ByteWrite(int Channel, unsigned char addr, unsigned char value )
{
800021c8:	d4 21       	pushm	r4-r7,lr
800021ca:	18 97       	mov	r7,r12
800021cc:	16 95       	mov	r5,r11
800021ce:	14 94       	mov	r4,r10
	mASSERT_CS(Channel);
800021d0:	18 96       	mov	r6,r12
800021d2:	5c 56       	castu.b	r6
800021d4:	0c 9c       	mov	r12,r6
800021d6:	f0 1f 00 0a 	mcall	800021fc <CAN2515ByteWrite+0x34>
	XferSPI_send(Channel, CAN_WRITE);
800021da:	30 2b       	mov	r11,2
800021dc:	0e 9c       	mov	r12,r7
800021de:	f0 1f 00 09 	mcall	80002200 <CAN2515ByteWrite+0x38>
	XferSPI_send(Channel, addr);
800021e2:	0a 9b       	mov	r11,r5
800021e4:	0e 9c       	mov	r12,r7
800021e6:	f0 1f 00 07 	mcall	80002200 <CAN2515ByteWrite+0x38>
	XferSPI_send(Channel, value);
800021ea:	08 9b       	mov	r11,r4
800021ec:	0e 9c       	mov	r12,r7
800021ee:	f0 1f 00 05 	mcall	80002200 <CAN2515ByteWrite+0x38>
	mDEASSERT_CS(Channel);
800021f2:	0c 9c       	mov	r12,r6
800021f4:	f0 1f 00 04 	mcall	80002204 <CAN2515ByteWrite+0x3c>
}
800021f8:	d8 22       	popm	r4-r7,pc
800021fa:	00 00       	add	r0,r0
800021fc:	80 00       	ld.sh	r0,r0[0x0]
800021fe:	20 94       	sub	r4,9
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	21 2c       	sub	r12,18
80002204:	80 00       	ld.sh	r0,r0[0x0]
80002206:	21 b4       	sub	r4,27

80002208 <CAN2515SetRXB1Filters>:
 * Note:            None.
 *
 * Example:			CAN2515SetRXB1Filters(Channel, 0, &Flt[2]);
 ********************************************************************/
void CAN2515SetRXB1Filters(int Channel, UINT16 Mask1, UINT16* pFlt2_5 )
{
80002208:	eb cd 40 e0 	pushm	r5-r7,lr
8000220c:	18 97       	mov	r7,r12
8000220e:	14 95       	mov	r5,r10
	CAN2515ByteWrite(Channel, RXM1SIDH, Mask1 >> 3);
80002210:	16 96       	mov	r6,r11
80002212:	f5 db c0 68 	bfextu	r10,r11,0x3,0x8
80002216:	32 4b       	mov	r11,36
80002218:	f0 1f 00 26 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
	CAN2515ByteWrite(Channel, RXM1SIDL, Mask1 << 5);
8000221c:	ec 0a 15 05 	lsl	r10,r6,0x5
80002220:	e2 1a 00 e0 	andl	r10,0xe0,COH
80002224:	32 5b       	mov	r11,37
80002226:	0e 9c       	mov	r12,r7
80002228:	f0 1f 00 22 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>

	// Set Four filters associated with RXB1

	CAN2515ByteWrite(Channel, RXF2SIDH, *pFlt2_5 >> 3);
8000222c:	8a 8a       	ld.uh	r10,r5[0x0]
8000222e:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
80002232:	30 8b       	mov	r11,8
80002234:	0e 9c       	mov	r12,r7
80002236:	f0 1f 00 1f 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
	CAN2515ByteWrite(Channel, RXF2SIDL, (*pFlt2_5 << 5) |0x08 );
8000223a:	0b 2a       	ld.uh	r10,r5++
8000223c:	a5 7a       	lsl	r10,0x5
8000223e:	a3 ba       	sbr	r10,0x3
80002240:	e2 1a 00 e8 	andl	r10,0xe8,COH
80002244:	30 9b       	mov	r11,9
80002246:	0e 9c       	mov	r12,r7
80002248:	f0 1f 00 1a 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>

	pFlt2_5++;
	CAN2515ByteWrite(Channel, RXF3SIDH, *pFlt2_5 >> 3);
8000224c:	8a 8a       	ld.uh	r10,r5[0x0]
8000224e:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
80002252:	31 0b       	mov	r11,16
80002254:	0e 9c       	mov	r12,r7
80002256:	f0 1f 00 17 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
	CAN2515ByteWrite(Channel, RXF2SIDL, (*pFlt2_5 << 5) |0x08 );
8000225a:	0b 2a       	ld.uh	r10,r5++
8000225c:	a5 7a       	lsl	r10,0x5
8000225e:	a3 ba       	sbr	r10,0x3
80002260:	e2 1a 00 e8 	andl	r10,0xe8,COH
80002264:	30 9b       	mov	r11,9
80002266:	0e 9c       	mov	r12,r7
80002268:	f0 1f 00 12 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>

	pFlt2_5++;
	CAN2515ByteWrite(Channel, RXF4SIDH, *pFlt2_5 >> 3);
8000226c:	8a 8a       	ld.uh	r10,r5[0x0]
8000226e:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
80002272:	31 4b       	mov	r11,20
80002274:	0e 9c       	mov	r12,r7
80002276:	f0 1f 00 0f 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
	CAN2515ByteWrite(Channel, RXF2SIDL, (*pFlt2_5 << 5) |0x08 );
8000227a:	0b 2a       	ld.uh	r10,r5++
8000227c:	a5 7a       	lsl	r10,0x5
8000227e:	a3 ba       	sbr	r10,0x3
80002280:	e2 1a 00 e8 	andl	r10,0xe8,COH
80002284:	30 9b       	mov	r11,9
80002286:	0e 9c       	mov	r12,r7
80002288:	f0 1f 00 0a 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>

	pFlt2_5++;
	CAN2515ByteWrite(Channel, RXF5SIDH, *pFlt2_5 >> 3);
8000228c:	8a 8a       	ld.uh	r10,r5[0x0]
8000228e:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
80002292:	31 8b       	mov	r11,24
80002294:	0e 9c       	mov	r12,r7
80002296:	f0 1f 00 07 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
	CAN2515ByteWrite(Channel, RXF2SIDL, (*pFlt2_5 << 5) |0x08 );
8000229a:	8a 8a       	ld.uh	r10,r5[0x0]
8000229c:	a5 7a       	lsl	r10,0x5
8000229e:	a3 ba       	sbr	r10,0x3
800022a0:	e2 1a 00 e8 	andl	r10,0xe8,COH
800022a4:	30 9b       	mov	r11,9
800022a6:	0e 9c       	mov	r12,r7
800022a8:	f0 1f 00 02 	mcall	800022b0 <CAN2515SetRXB1Filters+0xa8>
}
800022ac:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	21 c8       	sub	r8,28

800022b4 <CAN2515SetRXB0Filters>:
 * Note:            None.
 *
 * Example:			CAN2515SetRXB0Filters(Channel, 0, Flt);
 ********************************************************************/
void CAN2515SetRXB0Filters(int Channel, UINT16 Mask0, UINT16* pFlt0_1 )
{
800022b4:	eb cd 40 e0 	pushm	r5-r7,lr
800022b8:	18 97       	mov	r7,r12
800022ba:	14 95       	mov	r5,r10
	CAN2515ByteWrite(Channel, RXM0SIDH, Mask0 >> 3);
800022bc:	16 96       	mov	r6,r11
800022be:	f5 db c0 68 	bfextu	r10,r11,0x3,0x8
800022c2:	32 0b       	mov	r11,32
800022c4:	f0 1f 00 15 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>
	CAN2515ByteWrite(Channel, RXM0SIDL, Mask0 << 5);
800022c8:	ec 0a 15 05 	lsl	r10,r6,0x5
800022cc:	e2 1a 00 e0 	andl	r10,0xe0,COH
800022d0:	32 1b       	mov	r11,33
800022d2:	0e 9c       	mov	r12,r7
800022d4:	f0 1f 00 11 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>

	// Set two filters associated with RXB0

	CAN2515ByteWrite(Channel, RXF0SIDH, *pFlt0_1 >> 3);
800022d8:	8a 8a       	ld.uh	r10,r5[0x0]
800022da:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
800022de:	30 0b       	mov	r11,0
800022e0:	0e 9c       	mov	r12,r7
800022e2:	f0 1f 00 0e 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>
	CAN2515ByteWrite(Channel, RXF0SIDL, *pFlt0_1 << 5);
800022e6:	0b 1a       	ld.sh	r10,r5++
800022e8:	a5 7a       	lsl	r10,0x5
800022ea:	e2 1a 00 e0 	andl	r10,0xe0,COH
800022ee:	30 1b       	mov	r11,1
800022f0:	0e 9c       	mov	r12,r7
800022f2:	f0 1f 00 0a 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>


	pFlt0_1++;
	CAN2515ByteWrite(Channel, RXF1SIDH, *pFlt0_1 >> 3);
800022f6:	8a 8a       	ld.uh	r10,r5[0x0]
800022f8:	f5 da c0 68 	bfextu	r10,r10,0x3,0x8
800022fc:	30 4b       	mov	r11,4
800022fe:	0e 9c       	mov	r12,r7
80002300:	f0 1f 00 06 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>
	CAN2515ByteWrite(Channel, RXF1SIDL, *pFlt0_1 << 5);
80002304:	0b 9a       	ld.ub	r10,r5[0x1]
80002306:	a5 7a       	lsl	r10,0x5
80002308:	e2 1a 00 e0 	andl	r10,0xe0,COH
8000230c:	30 5b       	mov	r11,5
8000230e:	0e 9c       	mov	r12,r7
80002310:	f0 1f 00 02 	mcall	80002318 <CAN2515SetRXB0Filters+0x64>

}
80002314:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002318:	80 00       	ld.sh	r0,r0[0x0]
8000231a:	21 c8       	sub	r8,28

8000231c <CANReset>:
 * Overview:		Sends a software reset commmand over spi port to MCP2515 chip
 *
 * Note:            None.
 ********************************************************************/
void CANReset(int Channel)
{
8000231c:	eb cd 40 c0 	pushm	r6-r7,lr
80002320:	18 96       	mov	r6,r12
	mASSERT_CS(Channel);
80002322:	ef dc c0 08 	bfextu	r7,r12,0x0,0x8
80002326:	0e 9c       	mov	r12,r7
80002328:	f0 1f 00 06 	mcall	80002340 <CANReset+0x24>
	XferSPI_send(Channel, CAN_RESET);
8000232c:	e0 6b 00 c0 	mov	r11,192
80002330:	0c 9c       	mov	r12,r6
80002332:	f0 1f 00 05 	mcall	80002344 <CANReset+0x28>
	mDEASSERT_CS(Channel);
80002336:	0e 9c       	mov	r12,r7
80002338:	f0 1f 00 04 	mcall	80002348 <CANReset+0x2c>
}
8000233c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002340:	80 00       	ld.sh	r0,r0[0x0]
80002342:	20 94       	sub	r4,9
80002344:	80 00       	ld.sh	r0,r0[0x0]
80002346:	21 2c       	sub	r12,18
80002348:	80 00       	ld.sh	r0,r0[0x0]
8000234a:	21 b4       	sub	r4,27

8000234c <CAN2515ByteRead>:
 * Overview:		This function reads the value of a byte. It is used to read register values in e.g. the MCP2515 module
 *
 * Note:            None.
 ********************************************************************/
PRIVATE UINT8 CAN2515ByteRead(int Channel, unsigned char addr)
{
8000234c:	eb cd 40 e0 	pushm	r5-r7,lr
80002350:	20 1d       	sub	sp,4
80002352:	18 97       	mov	r7,r12
80002354:	16 95       	mov	r5,r11
unsigned char tempdata;

	mASSERT_CS(Channel);
80002356:	18 96       	mov	r6,r12
80002358:	5c 56       	castu.b	r6
8000235a:	0c 9c       	mov	r12,r6
8000235c:	f0 1f 00 13 	mcall	800023a8 <CAN2515ByteRead+0x5c>
	XferSPI_send(Channel, CAN_READ);
80002360:	30 3b       	mov	r11,3
80002362:	0e 9c       	mov	r12,r7
80002364:	f0 1f 00 12 	mcall	800023ac <CAN2515ByteRead+0x60>
	XferSPI_send(Channel, addr);
80002368:	0a 9b       	mov	r11,r5
8000236a:	0e 9c       	mov	r12,r7
8000236c:	f0 1f 00 10 	mcall	800023ac <CAN2515ByteRead+0x60>
{
	unsigned short *spidatareadpointer_temp;
	unsigned short spidataread_temp;
	spidatareadpointer_temp=&spidataread_temp;

	spi_write(SPARE_SPI, DUMMY_BYTE);
80002370:	30 0b       	mov	r11,0
80002372:	fe 7c 24 00 	mov	r12,-56320
80002376:	f0 1f 00 0f 	mcall	800023b0 <CAN2515ByteRead+0x64>
	while(spi_readRegisterFullCheck(SPARE_SPI)==0){
8000237a:	fe 77 24 00 	mov	r7,-56320
8000237e:	c0 28       	rjmp	80002382 <CAN2515ByteRead+0x36>
		asm("NOP;");
80002380:	d7 03       	nop
	unsigned short *spidatareadpointer_temp;
	unsigned short spidataread_temp;
	spidatareadpointer_temp=&spidataread_temp;

	spi_write(SPARE_SPI, DUMMY_BYTE);
	while(spi_readRegisterFullCheck(SPARE_SPI)==0){
80002382:	0e 9c       	mov	r12,r7
80002384:	f0 1f 00 0c 	mcall	800023b4 <CAN2515ByteRead+0x68>
80002388:	cf c0       	breq	80002380 <CAN2515ByteRead+0x34>
		asm("NOP;");
	}
	spi_read(SPARE_SPI,spidatareadpointer_temp);
8000238a:	fa cb ff fe 	sub	r11,sp,-2
8000238e:	fe 7c 24 00 	mov	r12,-56320
80002392:	f0 1f 00 0a 	mcall	800023b8 <CAN2515ByteRead+0x6c>
	return spidataread_temp;
80002396:	1b b7       	ld.ub	r7,sp[0x3]

	mASSERT_CS(Channel);
	XferSPI_send(Channel, CAN_READ);
	XferSPI_send(Channel, addr);
	tempdata = XferSPI_receive(Channel,0);
	mDEASSERT_CS(Channel);
80002398:	0c 9c       	mov	r12,r6
8000239a:	f0 1f 00 09 	mcall	800023bc <CAN2515ByteRead+0x70>

	return tempdata;
}
8000239e:	0e 9c       	mov	r12,r7
800023a0:	2f fd       	sub	sp,-4
800023a2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023a6:	00 00       	add	r0,r0
800023a8:	80 00       	ld.sh	r0,r0[0x0]
800023aa:	20 94       	sub	r4,9
800023ac:	80 00       	ld.sh	r0,r0[0x0]
800023ae:	21 2c       	sub	r12,18
800023b0:	80 00       	ld.sh	r0,r0[0x0]
800023b2:	33 92       	mov	r2,57
800023b4:	80 00       	ld.sh	r0,r0[0x0]
800023b6:	33 ae       	mov	lr,58
800023b8:	80 00       	ld.sh	r0,r0[0x0]
800023ba:	33 b6       	mov	r6,59
800023bc:	80 00       	ld.sh	r0,r0[0x0]
800023be:	21 b4       	sub	r4,27

800023c0 <CANEnable>:
 * Overview:		Sets the CAN bus speed and turns on the CAN controller.
 *
 * Note:            None.
 ********************************************************************/
void CANEnable( int Channel, int BusSpeed )
{
800023c0:	eb cd 40 80 	pushm	r7,lr
800023c4:	18 97       	mov	r7,r12
	// CNF1 -> 0x03 = 125kB. 0x01 = 250 kB, 0x00 = 500kB

	if (BusSpeed==10) // For 125 kB
800023c6:	58 ab       	cp.w	r11,10
800023c8:	c1 11       	brne	800023ea <CANEnable+0x2a>
	{
		CAN2515ByteWrite(Channel, CNF1,0x03); //used to be: BusSpeed
800023ca:	30 3a       	mov	r10,3
800023cc:	32 ab       	mov	r11,42
800023ce:	f0 1f 00 30 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF2,0xac); //used to be: BusSpeed
800023d2:	e0 6a 00 ac 	mov	r10,172
800023d6:	32 9b       	mov	r11,41
800023d8:	0e 9c       	mov	r12,r7
800023da:	f0 1f 00 2d 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF3,0x07); //used to be: BusSpeed
800023de:	30 7a       	mov	r10,7
800023e0:	32 8b       	mov	r11,40
800023e2:	0e 9c       	mov	r12,r7
800023e4:	f0 1f 00 2a 	mcall	8000248c <CANEnable+0xcc>
800023e8:	c3 68       	rjmp	80002454 <CANEnable+0x94>
	}
	else if (BusSpeed==7) // For 250 kB
800023ea:	58 7b       	cp.w	r11,7
800023ec:	c1 11       	brne	8000240e <CANEnable+0x4e>
	{
		CAN2515ByteWrite(Channel, CNF1,0x01); //used to be: BusSpeed
800023ee:	30 1a       	mov	r10,1
800023f0:	32 ab       	mov	r11,42
800023f2:	f0 1f 00 27 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF2,0xac); //used to be: BusSpeed
800023f6:	e0 6a 00 ac 	mov	r10,172
800023fa:	32 9b       	mov	r11,41
800023fc:	0e 9c       	mov	r12,r7
800023fe:	f0 1f 00 24 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF3,0x07); //used to be: BusSpeed
80002402:	30 7a       	mov	r10,7
80002404:	32 8b       	mov	r11,40
80002406:	0e 9c       	mov	r12,r7
80002408:	f0 1f 00 21 	mcall	8000248c <CANEnable+0xcc>
8000240c:	c2 48       	rjmp	80002454 <CANEnable+0x94>
	}
	else if(BusSpeed==5) // For 500 kB
8000240e:	58 5b       	cp.w	r11,5
80002410:	c1 11       	brne	80002432 <CANEnable+0x72>
	{
		CAN2515ByteWrite(Channel, CNF1,0x00); //used to be: BusSpeed
80002412:	30 0a       	mov	r10,0
80002414:	32 ab       	mov	r11,42
80002416:	f0 1f 00 1e 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF2,0xac); //used to be: BusSpeed
8000241a:	e0 6a 00 ac 	mov	r10,172
8000241e:	32 9b       	mov	r11,41
80002420:	0e 9c       	mov	r12,r7
80002422:	f0 1f 00 1b 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF3,0x07); //used to be: BusSpeed
80002426:	30 7a       	mov	r10,7
80002428:	32 8b       	mov	r11,40
8000242a:	0e 9c       	mov	r12,r7
8000242c:	f0 1f 00 18 	mcall	8000248c <CANEnable+0xcc>
80002430:	c1 28       	rjmp	80002454 <CANEnable+0x94>

	}
	else if (BusSpeed==1) // For 1000 kB
80002432:	58 1b       	cp.w	r11,1
80002434:	c1 01       	brne	80002454 <CANEnable+0x94>
	{
		CAN2515ByteWrite(Channel, CNF1,0x00); //used to be: BusSpeed
80002436:	30 0a       	mov	r10,0
80002438:	32 ab       	mov	r11,42
8000243a:	f0 1f 00 15 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF2,0x91); //used to be: BusSpeed
8000243e:	e0 6a 00 91 	mov	r10,145
80002442:	32 9b       	mov	r11,41
80002444:	0e 9c       	mov	r12,r7
80002446:	f0 1f 00 12 	mcall	8000248c <CANEnable+0xcc>
		CAN2515ByteWrite(Channel, CNF3,0x03); //used to be: BusSpeed
8000244a:	30 3a       	mov	r10,3
8000244c:	32 8b       	mov	r11,40
8000244e:	0e 9c       	mov	r12,r7
80002450:	f0 1f 00 0f 	mcall	8000248c <CANEnable+0xcc>
	}

	//Interrupt on RXB0 - CANINTE
	CAN2515ByteWrite(Channel, CANINTE,0x03); // Interrupts are on
80002454:	30 3a       	mov	r10,3
80002456:	32 bb       	mov	r11,43
80002458:	0e 9c       	mov	r12,r7
8000245a:	f0 1f 00 0d 	mcall	8000248c <CANEnable+0xcc>

	//Set NORMAL mode
	CAN2515ByteWrite(Channel, CANCTRL,REQOP_NORMAL  | CLKOUT_ENABLED);
8000245e:	30 4a       	mov	r10,4
80002460:	30 fb       	mov	r11,15
80002462:	0e 9c       	mov	r12,r7
80002464:	f0 1f 00 0a 	mcall	8000248c <CANEnable+0xcc>

	CAN2515ByteRead(Channel, CANSTAT); //dummy read to give 2515 time to switch to normal mode
80002468:	30 eb       	mov	r11,14
8000246a:	0e 9c       	mov	r12,r7
8000246c:	f0 1f 00 09 	mcall	80002490 <CANEnable+0xd0>

	if( (CAN2515ByteRead(Channel, CANSTAT) & 0xE0) != OPMODE_NORMAL )
80002470:	30 eb       	mov	r11,14
80002472:	0e 9c       	mov	r12,r7
80002474:	f0 1f 00 07 	mcall	80002490 <CANEnable+0xd0>
80002478:	e2 1c 00 e0 	andl	r12,0xe0,COH
8000247c:	c0 60       	breq	80002488 <CANEnable+0xc8>
		CAN2515ByteWrite(Channel, CANCTRL,REQOP_NORMAL | CLKOUT_ENABLED);
8000247e:	30 4a       	mov	r10,4
80002480:	30 fb       	mov	r11,15
80002482:	0e 9c       	mov	r12,r7
80002484:	f0 1f 00 02 	mcall	8000248c <CANEnable+0xcc>
80002488:	e3 cd 80 80 	ldm	sp++,r7,pc
8000248c:	80 00       	ld.sh	r0,r0[0x0]
8000248e:	21 c8       	sub	r8,28
80002490:	80 00       	ld.sh	r0,r0[0x0]
80002492:	23 4c       	sub	r12,52

80002494 <InitializeCAN>:
 * Note:            None.
 *
 * Example:         InitializeCAN(0,CAN_125kbps)
 ********************************************************************/
void InitializeCAN( int Channel , int BusSpeed, UINT16 Mask, UINT16 Flt[6])
{
80002494:	d4 21       	pushm	r4-r7,lr
80002496:	18 97       	mov	r7,r12
80002498:	16 94       	mov	r4,r11
8000249a:	14 96       	mov	r6,r10
8000249c:	12 95       	mov	r5,r9
	CANReset(Channel);
8000249e:	f0 1f 00 0a 	mcall	800024c4 <InitializeCAN+0x30>
	CAN2515SetRXB0Filters(Channel, Mask, Flt);
800024a2:	5c 76       	castu.h	r6
800024a4:	0a 9a       	mov	r10,r5
800024a6:	0c 9b       	mov	r11,r6
800024a8:	0e 9c       	mov	r12,r7
800024aa:	f0 1f 00 08 	mcall	800024c8 <InitializeCAN+0x34>
	CAN2515SetRXB1Filters(Channel, Mask, &Flt[2]);
800024ae:	ea ca ff fc 	sub	r10,r5,-4
800024b2:	0c 9b       	mov	r11,r6
800024b4:	0e 9c       	mov	r12,r7
800024b6:	f0 1f 00 06 	mcall	800024cc <InitializeCAN+0x38>
	CANEnable(Channel, BusSpeed);
800024ba:	08 9b       	mov	r11,r4
800024bc:	0e 9c       	mov	r12,r7
800024be:	f0 1f 00 05 	mcall	800024d0 <InitializeCAN+0x3c>
}
800024c2:	d8 22       	popm	r4-r7,pc
800024c4:	80 00       	ld.sh	r0,r0[0x0]
800024c6:	23 1c       	sub	r12,49
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	22 b4       	sub	r4,43
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	22 08       	sub	r8,32
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	23 c0       	sub	r0,60

800024d4 <Evk1100PrintDisp>:
 * Note:            None.
 *
 * Example:			Evk1100PrintDisp(&Ident, msg, &mSize );
 ********************************************************************/
void Evk1100PrintDisp(UINT32* pIdentifier, UINT8* Msg, UINT8* pMsgSize )
{
800024d4:	d4 21       	pushm	r4-r7,lr
800024d6:	18 95       	mov	r5,r12
800024d8:	16 96       	mov	r6,r11
800024da:	14 94       	mov	r4,r10
    dip204_set_cursor_position(1,1);
800024dc:	30 1b       	mov	r11,1
800024de:	16 9c       	mov	r12,r11
800024e0:	f0 1f 00 35 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[0]);
800024e4:	4b 57       	lddpc	r7,800025b8 <Evk1100PrintDisp+0xe4>
800024e6:	0d 88       	ld.ub	r8,r6[0x0]
800024e8:	1a d8       	st.w	--sp,r8
800024ea:	0e 9c       	mov	r12,r7
800024ec:	f0 1f 00 34 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(6,1);
800024f0:	30 1b       	mov	r11,1
800024f2:	30 6c       	mov	r12,6
800024f4:	f0 1f 00 30 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[1]);
800024f8:	0d 98       	ld.ub	r8,r6[0x1]
800024fa:	1a d8       	st.w	--sp,r8
800024fc:	0e 9c       	mov	r12,r7
800024fe:	f0 1f 00 30 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(11,1);
80002502:	30 1b       	mov	r11,1
80002504:	30 bc       	mov	r12,11
80002506:	f0 1f 00 2c 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[2]);
8000250a:	0d a8       	ld.ub	r8,r6[0x2]
8000250c:	1a d8       	st.w	--sp,r8
8000250e:	0e 9c       	mov	r12,r7
80002510:	f0 1f 00 2b 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(16,1);
80002514:	30 1b       	mov	r11,1
80002516:	31 0c       	mov	r12,16
80002518:	f0 1f 00 27 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[3]);
8000251c:	0d b8       	ld.ub	r8,r6[0x3]
8000251e:	1a d8       	st.w	--sp,r8
80002520:	0e 9c       	mov	r12,r7
80002522:	f0 1f 00 27 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(1,2);
80002526:	30 2b       	mov	r11,2
80002528:	30 1c       	mov	r12,1
8000252a:	f0 1f 00 23 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[4]);
8000252e:	0d c8       	ld.ub	r8,r6[0x4]
80002530:	1a d8       	st.w	--sp,r8
80002532:	0e 9c       	mov	r12,r7
80002534:	f0 1f 00 22 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(6,2);
80002538:	30 2b       	mov	r11,2
8000253a:	30 6c       	mov	r12,6
8000253c:	f0 1f 00 1e 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[5]);
80002540:	0d d8       	ld.ub	r8,r6[0x5]
80002542:	1a d8       	st.w	--sp,r8
80002544:	0e 9c       	mov	r12,r7
80002546:	f0 1f 00 1e 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(11,2);
8000254a:	30 2b       	mov	r11,2
8000254c:	30 bc       	mov	r12,11
8000254e:	f0 1f 00 1a 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[6]);
80002552:	0d e8       	ld.ub	r8,r6[0x6]
80002554:	1a d8       	st.w	--sp,r8
80002556:	0e 9c       	mov	r12,r7
80002558:	f0 1f 00 19 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(16,2);
8000255c:	30 2b       	mov	r11,2
8000255e:	31 0c       	mov	r12,16
80002560:	f0 1f 00 15 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", Msg[7]);
80002564:	0d f8       	ld.ub	r8,r6[0x7]
80002566:	1a d8       	st.w	--sp,r8
80002568:	0e 9c       	mov	r12,r7
8000256a:	f0 1f 00 15 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(1,3);
8000256e:	2f 8d       	sub	sp,-32
80002570:	30 3b       	mov	r11,3
80002572:	30 1c       	mov	r12,1
80002574:	f0 1f 00 10 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("Id: ");
80002578:	49 2c       	lddpc	r12,800025c0 <Evk1100PrintDisp+0xec>
8000257a:	f0 1f 00 11 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(4,3);
8000257e:	30 3b       	mov	r11,3
80002580:	30 4c       	mov	r12,4
80002582:	f0 1f 00 0d 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", *pIdentifier);
80002586:	6a 08       	ld.w	r8,r5[0x0]
80002588:	1a d8       	st.w	--sp,r8
8000258a:	0e 9c       	mov	r12,r7
8000258c:	f0 1f 00 0c 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(13,3);
80002590:	30 3b       	mov	r11,3
80002592:	30 dc       	mov	r12,13
80002594:	f0 1f 00 08 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("DLC:");
80002598:	48 bc       	lddpc	r12,800025c4 <Evk1100PrintDisp+0xf0>
8000259a:	f0 1f 00 09 	mcall	800025bc <Evk1100PrintDisp+0xe8>
    dip204_set_cursor_position(17,3);
8000259e:	30 3b       	mov	r11,3
800025a0:	31 1c       	mov	r12,17
800025a2:	f0 1f 00 05 	mcall	800025b4 <Evk1100PrintDisp+0xe0>
    dip204_printf_string("%x", *pMsgSize);
800025a6:	09 88       	ld.ub	r8,r4[0x0]
800025a8:	1a d8       	st.w	--sp,r8
800025aa:	0e 9c       	mov	r12,r7
800025ac:	f0 1f 00 04 	mcall	800025bc <Evk1100PrintDisp+0xe8>
800025b0:	2f ed       	sub	sp,-8
}
800025b2:	d8 22       	popm	r4-r7,pc
800025b4:	80 00       	ld.sh	r0,r0[0x0]
800025b6:	2c 3c       	sub	r12,-61
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	90 60       	ld.sh	r0,r8[0xc]
800025bc:	80 00       	ld.sh	r0,r0[0x0]
800025be:	2b a4       	sub	r4,-70
800025c0:	80 00       	ld.sh	r0,r0[0x0]
800025c2:	90 64       	ld.sh	r4,r8[0xc]
800025c4:	80 00       	ld.sh	r0,r0[0x0]
800025c6:	90 6c       	ld.sh	r12,r8[0xc]

800025c8 <CANSendMsg>:
					// Extended id
                    CANSendMsg( 0, 0x8ff, msg, 8, 0 );(no remote frame)
				    CANSendMsg( 0, 0x8ff, msg, 8, R );(remote frame)
 ********************************************************************/
Bool CANSendMsg( int Channel, UINT32 IdentifierS, UINT8* MsgS, UINT8 MsgSizeS, int r )
{
800025c8:	eb cd 40 fe 	pushm	r1-r7,lr
800025cc:	18 96       	mov	r6,r12
800025ce:	16 93       	mov	r3,r11
800025d0:	14 94       	mov	r4,r10
800025d2:	12 92       	mov	r2,r9
800025d4:	10 91       	mov	r1,r8
800025d6:	30 07       	mov	r7,0
	int WaitCntr = 0;

	// wait for TXB0 to get ready.  If not ready within XMIT_TIMEOUT ms,then return false
	while( CAN2515ByteRead( Channel, TXB0CTRL ) & 0x08 ) //TXREQ == 1
800025d8:	33 05       	mov	r5,48
800025da:	c1 78       	rjmp	80002608 <CANSendMsg+0x40>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800025dc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025e0:	f0 ca d1 20 	sub	r10,r8,-12000
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800025e4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800025e8:	14 38       	cp.w	r8,r10
800025ea:	e0 88 00 08 	brls	800025fa <CANSendMsg+0x32>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800025ee:	12 38       	cp.w	r8,r9
800025f0:	fe 98 ff fa 	brls	800025e4 <CANSendMsg+0x1c>
800025f4:	12 3a       	cp.w	r10,r9
800025f6:	c7 63       	brcs	800026e2 <CANSendMsg+0x11a>
800025f8:	cf 6b       	rjmp	800025e4 <CANSendMsg+0x1c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800025fa:	12 38       	cp.w	r8,r9
800025fc:	e0 8b 00 73 	brhi	800026e2 <CANSendMsg+0x11a>
80002600:	12 3a       	cp.w	r10,r9
80002602:	c7 03       	brcs	800026e2 <CANSendMsg+0x11a>
80002604:	cf 0b       	rjmp	800025e4 <CANSendMsg+0x1c>
	{
		delay_ms( 1 );
		if( WaitCntr++ >= XMIT_TIMEOUT )
80002606:	2f f7       	sub	r7,-1
Bool CANSendMsg( int Channel, UINT32 IdentifierS, UINT8* MsgS, UINT8 MsgSizeS, int r )
{
	int WaitCntr = 0;

	// wait for TXB0 to get ready.  If not ready within XMIT_TIMEOUT ms,then return false
	while( CAN2515ByteRead( Channel, TXB0CTRL ) & 0x08 ) //TXREQ == 1
80002608:	0a 9b       	mov	r11,r5
8000260a:	0c 9c       	mov	r12,r6
8000260c:	f0 1f 00 38 	mcall	800026ec <CANSendMsg+0x124>
80002610:	e2 1c 00 08 	andl	r12,0x8,COH
80002614:	ce 41       	brne	800025dc <CANSendMsg+0x14>
	{
		delay_ms( 1 );
		if( WaitCntr++ >= XMIT_TIMEOUT )
			return FALSE;
	}
	if ((IdentifierS>>11)==0) // Standard id
80002616:	e6 08 16 0b 	lsr	r8,r3,0xb
8000261a:	c1 01       	brne	8000263a <CANSendMsg+0x72>
	{
		CAN2515ByteWrite(Channel, TXB0SIDH, (IdentifierS >> 3) & 0xff );    //Set TXB0 SIDH
8000261c:	f5 d3 c0 68 	bfextu	r10,r3,0x3,0x8
80002620:	33 1b       	mov	r11,49
80002622:	0c 9c       	mov	r12,r6
80002624:	f0 1f 00 33 	mcall	800026f0 <CANSendMsg+0x128>
		CAN2515ByteWrite(Channel, TXB0SIDL,((IdentifierS << 5) & 0xe0));    //Set TXB0 SIDL
80002628:	e6 0a 15 05 	lsl	r10,r3,0x5
8000262c:	e2 1a 00 e0 	andl	r10,0xe0,COH
80002630:	33 2b       	mov	r11,50
80002632:	0c 9c       	mov	r12,r6
80002634:	f0 1f 00 2f 	mcall	800026f0 <CANSendMsg+0x128>
80002638:	c2 18       	rjmp	8000267a <CANSendMsg+0xb2>
	}
	else // Extended id
	{
		CAN2515ByteWrite(Channel, TXB0SIDH, (IdentifierS >> 21) & 0xff );    //Set TXB0 SIDH
8000263a:	f5 d3 c2 a8 	bfextu	r10,r3,0x15,0x8
8000263e:	33 1b       	mov	r11,49
80002640:	0c 9c       	mov	r12,r6
80002642:	f0 1f 00 2c 	mcall	800026f0 <CANSendMsg+0x128>
		CAN2515ByteWrite(Channel, TXB0SIDL,(((IdentifierS >> 13)& 0xe0) | ((IdentifierS>>16) & 0x03) )| 0x08 ); //Set TXB0 SIDL
80002646:	e6 08 16 0d 	lsr	r8,r3,0xd
8000264a:	f5 d3 c2 02 	bfextu	r10,r3,0x10,0x2
8000264e:	e2 18 00 e0 	andl	r8,0xe0,COH
80002652:	10 4a       	or	r10,r8
80002654:	a3 ba       	sbr	r10,0x3
80002656:	e2 1a 00 eb 	andl	r10,0xeb,COH
8000265a:	33 2b       	mov	r11,50
8000265c:	0c 9c       	mov	r12,r6
8000265e:	f0 1f 00 25 	mcall	800026f0 <CANSendMsg+0x128>
		CAN2515ByteWrite(Channel, TXB0EID8, (IdentifierS>>8) & 0xff);
80002662:	f5 d3 c1 08 	bfextu	r10,r3,0x8,0x8
80002666:	33 3b       	mov	r11,51
80002668:	0c 9c       	mov	r12,r6
8000266a:	f0 1f 00 22 	mcall	800026f0 <CANSendMsg+0x128>
		CAN2515ByteWrite(Channel, TXB0EID0, (IdentifierS & 0xff));
8000266e:	f5 d3 c0 08 	bfextu	r10,r3,0x0,0x8
80002672:	33 4b       	mov	r11,52
80002674:	0c 9c       	mov	r12,r6
80002676:	f0 1f 00 1f 	mcall	800026f0 <CANSendMsg+0x128>
8000267a:	30 85       	mov	r5,8
8000267c:	ea 02 18 00 	cp.b	r2,r5
80002680:	e4 05 17 80 	movls	r5,r2
80002684:	f9 b5 0b 08 	movhi	r5,8
	}

	if( MsgSizeS > 8 )
		MsgSizeS = 8;

	if( r==82) //Remote frame
80002688:	e0 41 00 52 	cp.w	r1,82
8000268c:	c1 01       	brne	800026ac <CANSendMsg+0xe4>
		{
			CAN2515ByteWrite(Channel, TXB0DLC, (MsgSizeS |=0x40));  //Set DLC
8000268e:	a7 a5       	sbr	r5,0x6
80002690:	5c 55       	castu.b	r5
80002692:	0a 9a       	mov	r10,r5
80002694:	33 5b       	mov	r11,53
80002696:	0c 9c       	mov	r12,r6
80002698:	f0 1f 00 16 	mcall	800026f0 <CANSendMsg+0x128>
			dip204_set_cursor_position(17,4);
8000269c:	30 4b       	mov	r11,4
8000269e:	31 1c       	mov	r12,17
800026a0:	f0 1f 00 15 	mcall	800026f4 <CANSendMsg+0x12c>
			dip204_printf_string("Re F");
800026a4:	49 5c       	lddpc	r12,800026f8 <CANSendMsg+0x130>
800026a6:	f0 1f 00 16 	mcall	800026fc <CANSendMsg+0x134>
800026aa:	c0 68       	rjmp	800026b6 <CANSendMsg+0xee>
		}
	else // No remote frame
		{
		CAN2515ByteWrite(Channel, TXB0DLC, MsgSizeS);  //Set DLC
800026ac:	0a 9a       	mov	r10,r5
800026ae:	33 5b       	mov	r11,53
800026b0:	0c 9c       	mov	r12,r6
800026b2:	f0 1f 00 10 	mcall	800026f0 <CANSendMsg+0x128>
		}

	int temp;
	for( temp = 0; temp < MsgSizeS; temp++ )
800026b6:	58 05       	cp.w	r5,0
800026b8:	e0 8a 00 0e 	brle	800026d4 <CANSendMsg+0x10c>
800026bc:	30 07       	mov	r7,0
	  CAN2515ByteWrite( Channel, TXB0D0+temp, MsgS[temp] );
800026be:	0e 9b       	mov	r11,r7
800026c0:	2c ab       	sub	r11,-54
800026c2:	e8 07 07 0a 	ld.ub	r10,r4[r7]
800026c6:	5c 5b       	castu.b	r11
800026c8:	0c 9c       	mov	r12,r6
800026ca:	f0 1f 00 0a 	mcall	800026f0 <CANSendMsg+0x128>
		{
		CAN2515ByteWrite(Channel, TXB0DLC, MsgSizeS);  //Set DLC
		}

	int temp;
	for( temp = 0; temp < MsgSizeS; temp++ )
800026ce:	2f f7       	sub	r7,-1
800026d0:	0a 37       	cp.w	r7,r5
800026d2:	cf 65       	brlt	800026be <CANSendMsg+0xf6>
	  CAN2515ByteWrite( Channel, TXB0D0+temp, MsgS[temp] );

	CAN2515ByteWrite( Channel, TXB0CTRL, 0x08 ); //Start Transmission.
800026d4:	30 8a       	mov	r10,8
800026d6:	33 0b       	mov	r11,48
800026d8:	0c 9c       	mov	r12,r6
800026da:	f0 1f 00 06 	mcall	800026f0 <CANSendMsg+0x128>
800026de:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1

	// wait for TXB0 to get ready.  If not ready within XMIT_TIMEOUT ms,then return false
	while( CAN2515ByteRead( Channel, TXB0CTRL ) & 0x08 ) //TXREQ == 1
	{
		delay_ms( 1 );
		if( WaitCntr++ >= XMIT_TIMEOUT )
800026e2:	e0 47 00 64 	cp.w	r7,100
800026e6:	c9 01       	brne	80002606 <CANSendMsg+0x3e>
800026e8:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
800026ec:	80 00       	ld.sh	r0,r0[0x0]
800026ee:	23 4c       	sub	r12,52
800026f0:	80 00       	ld.sh	r0,r0[0x0]
800026f2:	21 c8       	sub	r8,28
800026f4:	80 00       	ld.sh	r0,r0[0x0]
800026f6:	2c 3c       	sub	r12,-61
800026f8:	80 00       	ld.sh	r0,r0[0x0]
800026fa:	90 74       	ld.sh	r4,r8[0xe]
800026fc:	80 00       	ld.sh	r0,r0[0x0]
800026fe:	2b a4       	sub	r4,-70

80002700 <CANGetMsg>:
 * Note:            None.
 *
 * Example:         CANGetMsg(0, &Ident, msg, &mSize );
 ********************************************************************/
Bool CANGetMsg( int Channel, UINT32* pIdentifier, UINT8* Msg, UINT8* pMsgSize )
{
80002700:	d4 31       	pushm	r0-r7,lr
80002702:	18 95       	mov	r5,r12
80002704:	16 92       	mov	r2,r11
80002706:	14 93       	mov	r3,r10
80002708:	12 94       	mov	r4,r9
        int temp;
        UINT8 loc, S1, S2, S3, S4;

        temp = ReadStatus2515(Channel);
8000270a:	f0 1f 00 5c 	mcall	80002878 <CANGetMsg+0x178>

        if( (temp & 3) == 0 )
8000270e:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
80002712:	e0 80 00 b1 	breq	80002874 <CANGetMsg+0x174>
            return FALSE;
        temp&=0x03;
        if(temp==1){
80002716:	58 1c       	cp.w	r12,1
80002718:	c0 31       	brne	8000271e <CANGetMsg+0x1e>
8000271a:	36 16       	mov	r6,97
8000271c:	c0 58       	rjmp	80002726 <CANGetMsg+0x26>
            loc=0x61;
        }
        else if (temp==2){
8000271e:	58 2c       	cp.w	r12,2
80002720:	e0 81 00 aa 	brne	80002874 <CANGetMsg+0x174>
80002724:	37 16       	mov	r6,113
        }
        else{
            return FALSE;
        }

        S1=CAN2515ByteRead(Channel, loc);
80002726:	0c 9b       	mov	r11,r6
80002728:	0a 9c       	mov	r12,r5
8000272a:	f0 1f 00 55 	mcall	8000287c <CANGetMsg+0x17c>
8000272e:	18 91       	mov	r1,r12
        S2=CAN2515ByteRead(Channel, loc+1);
80002730:	ec cb ff ff 	sub	r11,r6,-1
80002734:	5c 5b       	castu.b	r11
80002736:	0a 9c       	mov	r12,r5
80002738:	f0 1f 00 51 	mcall	8000287c <CANGetMsg+0x17c>
8000273c:	18 97       	mov	r7,r12
        S3=CAN2515ByteRead(Channel, loc+2);
8000273e:	ec cb ff fe 	sub	r11,r6,-2
80002742:	5c 5b       	castu.b	r11
80002744:	0a 9c       	mov	r12,r5
80002746:	f0 1f 00 4e 	mcall	8000287c <CANGetMsg+0x17c>
8000274a:	18 90       	mov	r0,r12
        S4=CAN2515ByteRead(Channel, loc+3);
8000274c:	ec cb ff fd 	sub	r11,r6,-3
80002750:	5c 5b       	castu.b	r11
80002752:	0a 9c       	mov	r12,r5
80002754:	f0 1f 00 4a 	mcall	8000287c <CANGetMsg+0x17c>

        if (((S2>>3)&0x01)==0) //format the 11 bit identifier
80002758:	f1 d7 c0 68 	bfextu	r8,r7,0x3,0x8
8000275c:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80002760:	c1 41       	brne	80002788 <CANGetMsg+0x88>
        {
            *pIdentifier = S1<<3 | S2>>5;
80002762:	ef d7 c0 a8 	bfextu	r7,r7,0x5,0x8
80002766:	ef e1 10 31 	or	r1,r7,r1<<0x3
8000276a:	85 01       	st.w	r2[0x0],r1
            LED_On(LED0);
8000276c:	30 1c       	mov	r12,1
8000276e:	f0 1f 00 45 	mcall	80002880 <CANGetMsg+0x180>
            LED_Off(LED1);
80002772:	30 2c       	mov	r12,2
80002774:	f0 1f 00 44 	mcall	80002884 <CANGetMsg+0x184>

             dip204_set_cursor_position(1,4);
80002778:	30 4b       	mov	r11,4
8000277a:	30 1c       	mov	r12,1
8000277c:	f0 1f 00 43 	mcall	80002888 <CANGetMsg+0x188>
             dip204_printf_string("St Id");
80002780:	4c 3c       	lddpc	r12,8000288c <CANGetMsg+0x18c>
80002782:	f0 1f 00 44 	mcall	80002890 <CANGetMsg+0x190>
80002786:	c1 b8       	rjmp	800027bc <CANGetMsg+0xbc>
        }
        else if (((S2>>3)&0x01)==1) //format the 29 bit identifier
        {
            *pIdentifier =  (S1<<21 |((S2>>3 & 0x1c)|(S2&0x03))<<16 | S3 <<8 |  S4);
80002788:	a9 60       	lsl	r0,0x8
8000278a:	e1 e1 11 51 	or	r1,r0,r1<<0x15
8000278e:	e3 ec 10 0c 	or	r12,r1,r12
80002792:	e2 18 00 1c 	andl	r8,0x1c,COH
80002796:	ef d7 c0 02 	bfextu	r7,r7,0x0,0x2
8000279a:	0e 48       	or	r8,r7
8000279c:	f9 e8 11 0c 	or	r12,r12,r8<<0x10
800027a0:	85 0c       	st.w	r2[0x0],r12
            LED_On(LED1);
800027a2:	30 2c       	mov	r12,2
800027a4:	f0 1f 00 37 	mcall	80002880 <CANGetMsg+0x180>
            LED_Off(LED0);
800027a8:	30 1c       	mov	r12,1
800027aa:	f0 1f 00 37 	mcall	80002884 <CANGetMsg+0x184>

            dip204_set_cursor_position(1,4);
800027ae:	30 4b       	mov	r11,4
800027b0:	30 1c       	mov	r12,1
800027b2:	f0 1f 00 36 	mcall	80002888 <CANGetMsg+0x188>
            dip204_printf_string("Ex Id");
800027b6:	4b 8c       	lddpc	r12,80002894 <CANGetMsg+0x194>
800027b8:	f0 1f 00 36 	mcall	80002890 <CANGetMsg+0x190>
        }

        *pMsgSize = CAN2515ByteRead(Channel, loc+4) & 0x0F; //Data Length
800027bc:	ec cb ff fc 	sub	r11,r6,-4
800027c0:	5c 5b       	castu.b	r11
800027c2:	0a 9c       	mov	r12,r5
800027c4:	f0 1f 00 2e 	mcall	8000287c <CANGetMsg+0x17c>
800027c8:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
800027cc:	a8 8c       	st.b	r4[0x0],r12

        if(*pMsgSize>8)
800027ce:	30 88       	mov	r8,8
800027d0:	f0 0c 18 00 	cp.b	r12,r8
800027d4:	e0 88 00 07 	brls	800027e2 <CANGetMsg+0xe2>
            *pMsgSize = 8;
800027d8:	a8 88       	st.b	r4[0x0],r8
800027da:	2f b6       	sub	r6,-5
800027dc:	5c 56       	castu.b	r6
800027de:	30 07       	mov	r7,0
800027e0:	c0 58       	rjmp	800027ea <CANGetMsg+0xea>

        for( temp = 0; temp < *pMsgSize; temp++ ){
800027e2:	58 0c       	cp.w	r12,0
800027e4:	fe 99 ff fb 	brgt	800027da <CANGetMsg+0xda>
800027e8:	c0 e8       	rjmp	80002804 <CANGetMsg+0x104>
            Msg[temp] = CAN2515ByteRead(Channel, loc+5+temp);
800027ea:	0c 9b       	mov	r11,r6
800027ec:	0a 9c       	mov	r12,r5
800027ee:	f0 1f 00 24 	mcall	8000287c <CANGetMsg+0x17c>
800027f2:	e6 07 0b 0c 	st.b	r3[r7],r12
        *pMsgSize = CAN2515ByteRead(Channel, loc+4) & 0x0F; //Data Length

        if(*pMsgSize>8)
            *pMsgSize = 8;

        for( temp = 0; temp < *pMsgSize; temp++ ){
800027f6:	2f f7       	sub	r7,-1
800027f8:	2f f6       	sub	r6,-1
800027fa:	5c 56       	castu.b	r6
800027fc:	09 88       	ld.ub	r8,r4[0x0]
800027fe:	0e 38       	cp.w	r8,r7
80002800:	fe 99 ff f5 	brgt	800027ea <CANGetMsg+0xea>

        // Here the RXRTR bit is check to see if a remote frame was received.
        // Here is the identifier of the remote frame being set. When a remote frame messages with the same identifier as defined here the
        //node will respond with a user predefined message.
        //UINT8 RemoteFrameId=User defined;
        LED_Off(LED2);
80002804:	30 4c       	mov	r12,4
80002806:	f0 1f 00 20 	mcall	80002884 <CANGetMsg+0x184>
        if ( ((CAN2515ByteRead( Channel, RXB0CTRL ) & 0x08) || (CAN2515ByteRead( Channel, RXB1CTRL ) & 0x08)) && *pIdentifier==RemoteFrameId)
8000280a:	36 0b       	mov	r11,96
8000280c:	0a 9c       	mov	r12,r5
8000280e:	f0 1f 00 1c 	mcall	8000287c <CANGetMsg+0x17c>
80002812:	e2 1c 00 08 	andl	r12,0x8,COH
80002816:	c0 81       	brne	80002826 <CANGetMsg+0x126>
80002818:	37 0b       	mov	r11,112
8000281a:	0a 9c       	mov	r12,r5
8000281c:	f0 1f 00 18 	mcall	8000287c <CANGetMsg+0x17c>
80002820:	e2 1c 00 08 	andl	r12,0x8,COH
80002824:	c1 d0       	breq	8000285e <CANGetMsg+0x15e>
80002826:	64 08       	ld.w	r8,r2[0x0]
80002828:	58 18       	cp.w	r8,1
8000282a:	c1 a1       	brne	8000285e <CANGetMsg+0x15e>
                    {
                    Msg[0] = 0;
8000282c:	30 08       	mov	r8,0
8000282e:	a6 88       	st.b	r3[0x0],r8
                    Msg[1] = 1;
80002830:	30 18       	mov	r8,1
80002832:	a6 98       	st.b	r3[0x1],r8
                    Msg[2] = 2;
80002834:	30 28       	mov	r8,2
80002836:	a6 a8       	st.b	r3[0x2],r8
                    Msg[3] = 3;
80002838:	30 38       	mov	r8,3
8000283a:	a6 b8       	st.b	r3[0x3],r8

                    CANSendMsg( Channel,*pIdentifier, Msg, 4, 0 );
8000283c:	30 08       	mov	r8,0
8000283e:	30 49       	mov	r9,4
80002840:	06 9a       	mov	r10,r3
80002842:	64 0b       	ld.w	r11,r2[0x0]
80002844:	0a 9c       	mov	r12,r5
80002846:	f0 1f 00 15 	mcall	80002898 <CANGetMsg+0x198>
                    dip204_set_cursor_position(17,4);
8000284a:	30 4b       	mov	r11,4
8000284c:	31 1c       	mov	r12,17
8000284e:	f0 1f 00 0f 	mcall	80002888 <CANGetMsg+0x188>
                    dip204_printf_string("Re F");
80002852:	49 3c       	lddpc	r12,8000289c <CANGetMsg+0x19c>
80002854:	f0 1f 00 0f 	mcall	80002890 <CANGetMsg+0x190>
                    LED_On(LED2);
80002858:	30 4c       	mov	r12,4
8000285a:	f0 1f 00 0a 	mcall	80002880 <CANGetMsg+0x180>
                }

        //clear CANINTF RX01F_RESET=0x00. To be able to receive new messages
        CAN2515ByteWrite(0,CANINTF,RX0IF_RESET);
8000285e:	30 0a       	mov	r10,0
80002860:	32 cb       	mov	r11,44
80002862:	14 9c       	mov	r12,r10
80002864:	f0 1f 00 0f 	mcall	800028a0 <CANGetMsg+0x1a0>
        CAN2515ByteWrite(0,CANINTF,RX1IF_RESET);
80002868:	30 0a       	mov	r10,0
8000286a:	32 cb       	mov	r11,44
8000286c:	14 9c       	mov	r12,r10
8000286e:	f0 1f 00 0d 	mcall	800028a0 <CANGetMsg+0x1a0>
80002872:	da 3a       	popm	r0-r7,pc,r12=1

    return TRUE;
80002874:	d8 3a       	popm	r0-r7,pc,r12=0
80002876:	00 00       	add	r0,r0
80002878:	80 00       	ld.sh	r0,r0[0x0]
8000287a:	21 3c       	sub	r12,19
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	23 4c       	sub	r12,52
80002880:	80 00       	ld.sh	r0,r0[0x0]
80002882:	2a 10       	sub	r0,-95
80002884:	80 00       	ld.sh	r0,r0[0x0]
80002886:	2a 60       	sub	r0,-90
80002888:	80 00       	ld.sh	r0,r0[0x0]
8000288a:	2c 3c       	sub	r12,-61
8000288c:	80 00       	ld.sh	r0,r0[0x0]
8000288e:	90 7c       	ld.sh	r12,r8[0xe]
80002890:	80 00       	ld.sh	r0,r0[0x0]
80002892:	2b a4       	sub	r4,-70
80002894:	80 00       	ld.sh	r0,r0[0x0]
80002896:	90 84       	ld.uh	r4,r8[0x0]
80002898:	80 00       	ld.sh	r0,r0[0x0]
8000289a:	25 c8       	sub	r8,92
8000289c:	80 00       	ld.sh	r0,r0[0x0]
8000289e:	90 74       	ld.sh	r4,r8[0xe]
800028a0:	80 00       	ld.sh	r0,r0[0x0]
800028a2:	21 c8       	sub	r8,28

800028a4 <main>:
#define CAN_125kbps 10

UINT32 Ident;
UINT8 msg[8], mSize;

int main(void) {
800028a4:	d4 31       	pushm	r0-r7,lr
800028a6:	20 3d       	sub	sp,12
	//spidatareadpointer=&spidataread;
	pm_switch_to_osc0(&AVR32_PM, FOSC0, OSC0_STARTUP);
800028a8:	30 3a       	mov	r10,3
800028aa:	e0 6b 1b 00 	mov	r11,6912
800028ae:	ea 1b 00 b7 	orh	r11,0xb7
800028b2:	fe 7c 0c 00 	mov	r12,-62464
800028b6:	f0 1f 00 43 	mcall	800029c0 <main+0x11c>
	
	// Configures the MCP2515 SPI communication.
	config_SPI_SPARE();
800028ba:	f0 1f 00 43 	mcall	800029c4 <main+0x120>

	// Enables receive interrupts.
	Disable_global_interrupt();
800028be:	d3 03       	ssrf	0x10
	INTC_init_interrupts();
800028c0:	f0 1f 00 42 	mcall	800029c8 <main+0x124>
	Enable_global_interrupt();
800028c4:	d5 03       	csrf	0x10
	
	// Delay to let the Oscillator get started
	delay_init( FOSC0 );
	
	// Initializes the display
	config_dpi204();
800028c6:	f0 1f 00 42 	mcall	800029cc <main+0x128>
	dip204_init(100,1);
800028ca:	30 1b       	mov	r11,1
800028cc:	36 4c       	mov	r12,100
800028ce:	f0 1f 00 41 	mcall	800029d0 <main+0x12c>
	dip204_clear_display();
800028d2:	f0 1f 00 41 	mcall	800029d4 <main+0x130>
	
	UINT16 Mask = 0; 
	UINT16 flt = 0;
	UINT16 Flt[] = {flt,flt,flt,flt,flt,flt};
800028d6:	30 08       	mov	r8,0
800028d8:	ba 08       	st.h	sp[0x0],r8
800028da:	ba 18       	st.h	sp[0x2],r8
800028dc:	ba 28       	st.h	sp[0x4],r8
800028de:	ba 38       	st.h	sp[0x6],r8
800028e0:	ba 48       	st.h	sp[0x8],r8
800028e2:	ba 58       	st.h	sp[0xa],r8
	InitializeCAN(0, CAN_250kbps, Mask, Flt);
800028e4:	1a 99       	mov	r9,sp
800028e6:	30 0a       	mov	r10,0
800028e8:	30 7b       	mov	r11,7
800028ea:	14 9c       	mov	r12,r10
800028ec:	f0 1f 00 3b 	mcall	800029d8 <main+0x134>
	
	dip204_set_cursor_position(1,1);
800028f0:	30 1b       	mov	r11,1
800028f2:	16 9c       	mov	r12,r11
800028f4:	f0 1f 00 3a 	mcall	800029dc <main+0x138>
	dip204_printf_string("ES1 CAN EXAMPLE");
800028f8:	4b ac       	lddpc	r12,800029e0 <main+0x13c>
800028fa:	f0 1f 00 3b 	mcall	800029e4 <main+0x140>
	dip204_hide_cursor();
800028fe:	f0 1f 00 3b 	mcall	800029e8 <main+0x144>

	while(1){
		//Clear memory contents
		ClearMessages(msg);
80002902:	4b b7       	lddpc	r7,800029ec <main+0x148>
		//Read any message available
		if(CANRxReady(0)){
80002904:	30 06       	mov	r6,0
			if( CANGetMsg(0, &Ident, msg, &mSize )) // Gets message and returns //TRUE if message received.
80002906:	4b b4       	lddpc	r4,800029f0 <main+0x14c>
80002908:	4b b3       	lddpc	r3,800029f4 <main+0x150>
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000290a:	e0 61 1b 00 	mov	r1,6912
8000290e:	ea 11 00 b7 	orh	r1,0xb7
			}
		}
		// Send messages if possible
		if(CANTxReady(0))
		{
			msg[0]=0;
80002912:	30 02       	mov	r2,0
			msg[1]=100;
80002914:	36 45       	mov	r5,100
			msg[2]=100;
			msg[3]=0;
			msg[4]=100;
			msg[5]=0x06;
80002916:	30 60       	mov	r0,6
	dip204_printf_string("ES1 CAN EXAMPLE");
	dip204_hide_cursor();

	while(1){
		//Clear memory contents
		ClearMessages(msg);
80002918:	0e 9c       	mov	r12,r7
8000291a:	f0 1f 00 38 	mcall	800029f8 <main+0x154>
		//Read any message available
		if(CANRxReady(0)){
8000291e:	0c 9c       	mov	r12,r6
80002920:	f0 1f 00 37 	mcall	800029fc <main+0x158>
80002924:	c2 30       	breq	8000296a <main+0xc6>
			if( CANGetMsg(0, &Ident, msg, &mSize )) // Gets message and returns //TRUE if message received.
80002926:	08 99       	mov	r9,r4
80002928:	0e 9a       	mov	r10,r7
8000292a:	06 9b       	mov	r11,r3
8000292c:	0c 9c       	mov	r12,r6
8000292e:	f0 1f 00 35 	mcall	80002a00 <main+0x15c>
80002932:	c1 c0       	breq	8000296a <main+0xc6>
			{	
				// Evk1100PrintDisplay prints 4 message values, the Identifier and the data size on the display
				dip204_clear_display();
80002934:	f0 1f 00 28 	mcall	800029d4 <main+0x130>
				Evk1100PrintDisp(&Ident, msg, &mSize );
80002938:	08 9a       	mov	r10,r4
8000293a:	0e 9b       	mov	r11,r7
8000293c:	06 9c       	mov	r12,r3
8000293e:	f0 1f 00 32 	mcall	80002a04 <main+0x160>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002942:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002946:	f0 01 00 0a 	add	r10,r8,r1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000294a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000294e:	14 38       	cp.w	r8,r10
80002950:	e0 88 00 08 	brls	80002960 <main+0xbc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002954:	12 38       	cp.w	r8,r9
80002956:	fe 98 ff fa 	brls	8000294a <main+0xa6>
8000295a:	12 3a       	cp.w	r10,r9
8000295c:	c0 73       	brcs	8000296a <main+0xc6>
8000295e:	cf 6b       	rjmp	8000294a <main+0xa6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002960:	12 38       	cp.w	r8,r9
80002962:	e0 8b 00 04 	brhi	8000296a <main+0xc6>
80002966:	12 3a       	cp.w	r10,r9
80002968:	cf 12       	brcc	8000294a <main+0xa6>
				delay_ms(1000);
				//dip204_clear_display();
			}
		}
		// Send messages if possible
		if(CANTxReady(0))
8000296a:	0c 9c       	mov	r12,r6
8000296c:	f0 1f 00 27 	mcall	80002a08 <main+0x164>
80002970:	cd 40       	breq	80002918 <main+0x74>
		{
			msg[0]=0;
80002972:	ae 82       	st.b	r7[0x0],r2
			msg[1]=100;
80002974:	ae 95       	st.b	r7[0x1],r5
			msg[2]=100;
80002976:	ae a5       	st.b	r7[0x2],r5
			msg[3]=0;
80002978:	ae b2       	st.b	r7[0x3],r2
			msg[4]=100;
8000297a:	ae c5       	st.b	r7[0x4],r5
			msg[5]=0x06;
8000297c:	ae d0       	st.b	r7[0x5],r0
			msg[6]=0x07;
8000297e:	30 78       	mov	r8,7
80002980:	ae e8       	st.b	r7[0x6],r8
			msg[7]=50;
80002982:	33 28       	mov	r8,50
80002984:	ae f8       	st.b	r7[0x7],r8
			// Channel, Identifier (max 0x1fffffff (29 bits)), Message, Number of bytes, R //or 0 (Remote frame or no remote frame).
			CANSendMsg( 0, 0x01, msg, 8, 0 );
80002986:	0c 98       	mov	r8,r6
80002988:	30 89       	mov	r9,8
8000298a:	0e 9a       	mov	r10,r7
8000298c:	30 1b       	mov	r11,1
8000298e:	0c 9c       	mov	r12,r6
80002990:	f0 1f 00 1f 	mcall	80002a0c <main+0x168>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002994:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002998:	f0 01 00 0a 	add	r10,r8,r1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000299c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800029a0:	14 38       	cp.w	r8,r10
800029a2:	e0 88 00 08 	brls	800029b2 <main+0x10e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800029a6:	12 38       	cp.w	r8,r9
800029a8:	fe 98 ff fa 	brls	8000299c <main+0xf8>
800029ac:	12 3a       	cp.w	r10,r9
800029ae:	cb 53       	brcs	80002918 <main+0x74>
800029b0:	cf 6b       	rjmp	8000299c <main+0xf8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800029b2:	12 38       	cp.w	r8,r9
800029b4:	fe 9b ff b2 	brhi	80002918 <main+0x74>
800029b8:	12 3a       	cp.w	r10,r9
800029ba:	ca f3       	brcs	80002918 <main+0x74>
800029bc:	cf 0b       	rjmp	8000299c <main+0xf8>
800029be:	00 00       	add	r0,r0
800029c0:	80 00       	ld.sh	r0,r0[0x0]
800029c2:	31 24       	mov	r4,18
800029c4:	80 00       	ld.sh	r0,r0[0x0]
800029c6:	20 a8       	sub	r8,10
800029c8:	80 00       	ld.sh	r0,r0[0x0]
800029ca:	30 0c       	mov	r12,0
800029cc:	80 00       	ld.sh	r0,r0[0x0]
800029ce:	20 1c       	sub	r12,1
800029d0:	80 00       	ld.sh	r0,r0[0x0]
800029d2:	2d 24       	sub	r4,-46
800029d4:	80 00       	ld.sh	r0,r0[0x0]
800029d6:	2c c8       	sub	r8,-52
800029d8:	80 00       	ld.sh	r0,r0[0x0]
800029da:	24 94       	sub	r4,73
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	2c 3c       	sub	r12,-61
800029e0:	80 00       	ld.sh	r0,r0[0x0]
800029e2:	90 8c       	ld.uh	r12,r8[0x0]
800029e4:	80 00       	ld.sh	r0,r0[0x0]
800029e6:	2b a4       	sub	r4,-70
800029e8:	80 00       	ld.sh	r0,r0[0x0]
800029ea:	2c 98       	sub	r8,-55
800029ec:	00 00       	add	r0,r0
800029ee:	06 60       	and	r0,r3
800029f0:	00 00       	add	r0,r0
800029f2:	06 68       	and	r8,r3
800029f4:	00 00       	add	r0,r0
800029f6:	06 6c       	and	r12,r3
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	20 08       	sub	r8,0
800029fc:	80 00       	ld.sh	r0,r0[0x0]
800029fe:	21 8c       	sub	r12,24
80002a00:	80 00       	ld.sh	r0,r0[0x0]
80002a02:	27 00       	sub	r0,112
80002a04:	80 00       	ld.sh	r0,r0[0x0]
80002a06:	24 d4       	sub	r4,77
80002a08:	80 00       	ld.sh	r0,r0[0x0]
80002a0a:	21 a0       	sub	r0,26
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	25 c8       	sub	r8,92

80002a10 <LED_On>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
80002a10:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);
80002a14:	49 18       	lddpc	r8,80002a58 <LED_On+0x48>
80002a16:	70 09       	ld.w	r9,r8[0x0]
80002a18:	f9 e9 10 09 	or	r9,r12,r9
80002a1c:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
80002a1e:	58 0c       	cp.w	r12,0
80002a20:	5e 0c       	reteq	r12
80002a22:	48 f8       	lddpc	r8,80002a5c <LED_On+0x4c>
80002a24:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it on.
    led_shift = 1 + ctz(leds);
80002a26:	18 9a       	mov	r10,r12
80002a28:	5c 9a       	brev	r10
80002a2a:	f4 0a 12 00 	clz	r10,r10
80002a2e:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
80002a30:	f4 09 15 04 	lsl	r9,r10,0x4
80002a34:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002a36:	70 09       	ld.w	r9,r8[0x0]
80002a38:	a9 69       	lsl	r9,0x8
80002a3a:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrc  = led_descriptor->GPIO.PIN_MASK;
80002a3e:	70 1b       	ld.w	r11,r8[0x4]
80002a40:	f3 4b 00 58 	st.w	r9[88],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002a44:	70 1b       	ld.w	r11,r8[0x4]
80002a46:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002a4a:	70 1b       	ld.w	r11,r8[0x4]
80002a4c:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
80002a4e:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
80002a52:	ce a1       	brne	80002a26 <LED_On+0x16>
80002a54:	5e fc       	retal	r12
80002a56:	00 00       	add	r0,r0
80002a58:	00 00       	add	r0,r0
80002a5a:	00 08       	add	r8,r0
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	90 9c       	ld.uh	r12,r8[0x2]

80002a60 <LED_Off>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
80002a60:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);
80002a64:	49 28       	lddpc	r8,80002aac <LED_Off+0x4c>
80002a66:	70 09       	ld.w	r9,r8[0x0]
80002a68:	f8 0a 11 ff 	rsub	r10,r12,-1
80002a6c:	f5 e9 00 09 	and	r9,r10,r9
80002a70:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
80002a72:	58 0c       	cp.w	r12,0
80002a74:	5e 0c       	reteq	r12
80002a76:	48 f8       	lddpc	r8,80002ab0 <LED_Off+0x50>
80002a78:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it off.
    led_shift = 1 + ctz(leds);
80002a7a:	18 9a       	mov	r10,r12
80002a7c:	5c 9a       	brev	r10
80002a7e:	f4 0a 12 00 	clz	r10,r10
80002a82:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
80002a84:	f4 09 15 04 	lsl	r9,r10,0x4
80002a88:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002a8a:	70 09       	ld.w	r9,r8[0x0]
80002a8c:	a9 69       	lsl	r9,0x8
80002a8e:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrs  = led_descriptor->GPIO.PIN_MASK;
80002a92:	70 1b       	ld.w	r11,r8[0x4]
80002a94:	f3 4b 00 54 	st.w	r9[84],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002a98:	70 1b       	ld.w	r11,r8[0x4]
80002a9a:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002a9e:	70 1b       	ld.w	r11,r8[0x4]
80002aa0:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
80002aa2:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
80002aa6:	ce a1       	brne	80002a7a <LED_Off+0x1a>
80002aa8:	5e fc       	retal	r12
80002aaa:	00 00       	add	r0,r0
80002aac:	00 00       	add	r0,r0
80002aae:	00 08       	add	r8,r0
80002ab0:	80 00       	ld.sh	r0,r0[0x0]
80002ab2:	90 9c       	ld.uh	r12,r8[0x2]

80002ab4 <dip204_select>:

/*! \brief function to select the LCD
 *
 */
static void dip204_select(void)
{
80002ab4:	d4 01       	pushm	lr
  spi_selectChip(DIP204_SPI, DIP204_SPI_NPCS);
80002ab6:	30 2b       	mov	r11,2
80002ab8:	fe 7c 28 00 	mov	r12,-55296
80002abc:	f0 1f 00 02 	mcall	80002ac4 <dip204_select+0x10>
}
80002ac0:	d8 02       	popm	pc
80002ac2:	00 00       	add	r0,r0
80002ac4:	80 00       	ld.sh	r0,r0[0x0]
80002ac6:	32 62       	mov	r2,38

80002ac8 <dip204_write_byte>:
 *
 *  \param  byte  Input. byte to write to the LCD (D7 .. D0)
 *
 */
static void dip204_write_byte(unsigned char byte)
{
80002ac8:	eb cd 40 80 	pushm	r7,lr
  unsigned char reverse;

  switch (byte)
80002acc:	f8 c8 ff f8 	sub	r8,r12,-8
80002ad0:	30 69       	mov	r9,6
80002ad2:	f2 08 18 00 	cp.b	r8,r9
80002ad6:	e0 8b 00 0f 	brhi	80002af4 <dip204_write_byte+0x2c>
80002ada:	30 19       	mov	r9,1
80002adc:	f2 08 09 48 	lsl	r8,r9,r8
80002ae0:	e2 18 00 55 	andl	r8,0x55,COH
80002ae4:	c0 80       	breq	80002af4 <dip204_write_byte+0x2c>
    {
      /* send D7 to D0 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, byte);
80002ae6:	18 9b       	mov	r11,r12
80002ae8:	fe 7c 28 00 	mov	r12,-55296
80002aec:	f0 1f 00 0c 	mcall	80002b1c <dip204_write_byte+0x54>
      Assert( SPI_OK==spi_status );
      break;
80002af0:	e3 cd 80 80 	ldm	sp++,r7,pc
    }
    /* LSB first for all other data */
    default:
    {
      /* reverse byte */
      reverse = bit_reverse8(byte);
80002af4:	5c 9c       	brev	r12
      /* send D0 to D3 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, (reverse & 0xF0));
80002af6:	f8 07 16 18 	lsr	r7,r12,0x18
80002afa:	0e 9b       	mov	r11,r7
80002afc:	e2 1b 00 f0 	andl	r11,0xf0,COH
80002b00:	fe 7c 28 00 	mov	r12,-55296
80002b04:	f0 1f 00 06 	mcall	80002b1c <dip204_write_byte+0x54>
      Assert( SPI_OK==spi_status );
      /* send D4 to D7 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, ((reverse << 4) & 0xF0));
80002b08:	ee 0b 15 04 	lsl	r11,r7,0x4
80002b0c:	e2 1b 00 f0 	andl	r11,0xf0,COH
80002b10:	fe 7c 28 00 	mov	r12,-55296
80002b14:	f0 1f 00 02 	mcall	80002b1c <dip204_write_byte+0x54>
80002b18:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b1c:	80 00       	ld.sh	r0,r0[0x0]
80002b1e:	33 92       	mov	r2,57

80002b20 <dip204_read_byte>:
 *
 *  \param  byte  Input. byte read from the LCD (D7 .. D0)
 *
 */
static void dip204_read_byte(unsigned char *byte)
{
80002b20:	eb cd 40 c0 	pushm	r6-r7,lr
80002b24:	20 1d       	sub	sp,4
80002b26:	18 96       	mov	r6,r12
  unsigned short reverse = 0x00;
80002b28:	fa c7 ff fc 	sub	r7,sp,-4
80002b2c:	30 08       	mov	r8,0
80002b2e:	0e e8       	st.h	--r7,r8

  /* dummy write */
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_write(DIP204_SPI, 0x00);
80002b30:	30 0b       	mov	r11,0
80002b32:	fe 7c 28 00 	mov	r12,-55296
80002b36:	f0 1f 00 08 	mcall	80002b54 <dip204_read_byte+0x34>
  Assert( SPI_OK==spi_status );
  /* read RSR register */
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_read(DIP204_SPI, &reverse);
80002b3a:	0e 9b       	mov	r11,r7
80002b3c:	fe 7c 28 00 	mov	r12,-55296
80002b40:	f0 1f 00 06 	mcall	80002b58 <dip204_read_byte+0x38>
  Assert( SPI_OK==spi_status );
  /* Revert received byte (issued LSB first by the LCD) */
  *byte = bit_reverse8(reverse);
80002b44:	1b b8       	ld.ub	r8,sp[0x3]
80002b46:	5c 98       	brev	r8
80002b48:	b9 88       	lsr	r8,0x18
80002b4a:	ac 88       	st.b	r6[0x0],r8
}
80002b4c:	2f fd       	sub	sp,-4
80002b4e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002b52:	00 00       	add	r0,r0
80002b54:	80 00       	ld.sh	r0,r0[0x0]
80002b56:	33 92       	mov	r2,57
80002b58:	80 00       	ld.sh	r0,r0[0x0]
80002b5a:	33 b6       	mov	r6,59

80002b5c <dip204_wait_busy>:

/*! \brief function to wait for LCD becomes not busy
 *
 */
static void dip204_wait_busy(void)
{
80002b5c:	eb cd 40 c0 	pushm	r6-r7,lr
80002b60:	20 1d       	sub	sp,4
  unsigned char status = 0x00;
80002b62:	fa c7 ff fc 	sub	r7,sp,-4
80002b66:	30 08       	mov	r8,0
80002b68:	0e f8       	st.b	--r7,r8

  /* send read command to LCD */
  dip204_write_byte(DIP204_READ_COMMAND);
80002b6a:	e0 6c 00 fc 	mov	r12,252
80002b6e:	f0 1f 00 07 	mcall	80002b88 <dip204_wait_busy+0x2c>
  /* read next byte */
  do {
  dip204_read_byte(&status);
  /* keep D7 to know status */
  }while (status & 0x80);
80002b72:	30 06       	mov	r6,0

  /* send read command to LCD */
  dip204_write_byte(DIP204_READ_COMMAND);
  /* read next byte */
  do {
  dip204_read_byte(&status);
80002b74:	0e 9c       	mov	r12,r7
80002b76:	f0 1f 00 06 	mcall	80002b8c <dip204_wait_busy+0x30>
  /* keep D7 to know status */
  }while (status & 0x80);
80002b7a:	1b b8       	ld.ub	r8,sp[0x3]
80002b7c:	ec 08 18 00 	cp.b	r8,r6
80002b80:	cf a5       	brlt	80002b74 <dip204_wait_busy+0x18>
}
80002b82:	2f fd       	sub	sp,-4
80002b84:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2a c8       	sub	r8,-84
80002b8c:	80 00       	ld.sh	r0,r0[0x0]
80002b8e:	2b 20       	sub	r0,-78

80002b90 <dip204_unselect>:

/*! \brief function to unselect the LCD
 *
 */
static void dip204_unselect(void)
{
80002b90:	d4 01       	pushm	lr
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_unselectChip(DIP204_SPI, DIP204_SPI_NPCS);
80002b92:	30 2b       	mov	r11,2
80002b94:	fe 7c 28 00 	mov	r12,-55296
80002b98:	f0 1f 00 02 	mcall	80002ba0 <dip204_unselect+0x10>
  Assert( SPI_OK==spi_status );
}
80002b9c:	d8 02       	popm	pc
80002b9e:	00 00       	add	r0,r0
80002ba0:	80 00       	ld.sh	r0,r0[0x0]
80002ba2:	32 ae       	mov	lr,42

80002ba4 <dip204_printf_string>:
  dip204_unselect();
}


void dip204_printf_string(const char *format, ...)
{
80002ba4:	d4 21       	pushm	r4-r7,lr
80002ba6:	20 6d       	sub	sp,24
  va_list arg;
  char string[21];
  unsigned char i=0;

  va_start(arg, format);
  i = vsprintf(string, format, arg);
80002ba8:	fa ca ff d4 	sub	r10,sp,-44
80002bac:	18 9b       	mov	r11,r12
80002bae:	1a 9c       	mov	r12,sp
80002bb0:	f0 1f 00 1e 	mcall	80002c28 <dip204_printf_string+0x84>
80002bb4:	5c 5c       	castu.b	r12
  while (i < sizeof(string) - 1) string[i++] = '\0';
80002bb6:	31 38       	mov	r8,19
80002bb8:	f0 0c 18 00 	cp.b	r12,r8
80002bbc:	e0 8b 00 0e 	brhi	80002bd8 <dip204_printf_string+0x34>
80002bc0:	30 0a       	mov	r10,0
80002bc2:	31 49       	mov	r9,20
80002bc4:	fa c8 ff e8 	sub	r8,sp,-24
80002bc8:	18 08       	add	r8,r12
80002bca:	f1 6a ff e8 	st.b	r8[-24],r10
80002bce:	2f fc       	sub	r12,-1
80002bd0:	5c 5c       	castu.b	r12
80002bd2:	f2 0c 18 00 	cp.b	r12,r9
80002bd6:	cf 71       	brne	80002bc4 <dip204_printf_string+0x20>
  va_end(arg);
  dip204_select();
80002bd8:	f0 1f 00 15 	mcall	80002c2c <dip204_printf_string+0x88>
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002bdc:	30 08       	mov	r8,0
80002bde:	1b 89       	ld.ub	r9,sp[0x0]
80002be0:	f0 09 18 00 	cp.b	r9,r8
80002be4:	c1 e0       	breq	80002c20 <dip204_printf_string+0x7c>
80002be6:	30 06       	mov	r6,0
80002be8:	0c 97       	mov	r7,r6
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
80002bea:	e0 64 00 fa 	mov	r4,250
  while (i < sizeof(string) - 1) string[i++] = '\0';
  va_end(arg);
  dip204_select();
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002bee:	10 95       	mov	r5,r8
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
80002bf0:	08 9c       	mov	r12,r4
80002bf2:	f0 1f 00 10 	mcall	80002c30 <dip204_printf_string+0x8c>
    /* Send byte */
    dip204_write_byte(string[i]);
80002bf6:	fa c8 ff e8 	sub	r8,sp,-24
80002bfa:	f0 06 00 06 	add	r6,r8,r6
80002bfe:	ed 3c ff e8 	ld.ub	r12,r6[-24]
80002c02:	f0 1f 00 0c 	mcall	80002c30 <dip204_printf_string+0x8c>
    /* go to next char */
    i++;
80002c06:	2f f7       	sub	r7,-1
80002c08:	5c 57       	castu.b	r7
    dip204_wait_busy();
80002c0a:	f0 1f 00 0b 	mcall	80002c34 <dip204_printf_string+0x90>
  while (i < sizeof(string) - 1) string[i++] = '\0';
  va_end(arg);
  dip204_select();
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002c0e:	0e 96       	mov	r6,r7
80002c10:	fa c8 ff e8 	sub	r8,sp,-24
80002c14:	0e 08       	add	r8,r7
80002c16:	f1 38 ff e8 	ld.ub	r8,r8[-24]
80002c1a:	ea 08 18 00 	cp.b	r8,r5
80002c1e:	ce 91       	brne	80002bf0 <dip204_printf_string+0x4c>
    dip204_write_byte(string[i]);
    /* go to next char */
    i++;
    dip204_wait_busy();
  }
  dip204_unselect();
80002c20:	f0 1f 00 06 	mcall	80002c38 <dip204_printf_string+0x94>
}
80002c24:	2f ad       	sub	sp,-24
80002c26:	d8 22       	popm	r4-r7,pc
80002c28:	80 00       	ld.sh	r0,r0[0x0]
80002c2a:	35 8c       	mov	r12,88
80002c2c:	80 00       	ld.sh	r0,r0[0x0]
80002c2e:	2a b4       	sub	r4,-85
80002c30:	80 00       	ld.sh	r0,r0[0x0]
80002c32:	2a c8       	sub	r8,-84
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	2b 5c       	sub	r12,-75
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	2b 90       	sub	r0,-71

80002c3c <dip204_set_cursor_position>:
  dip204_set_cursor_position(column, line);
}


void dip204_set_cursor_position(unsigned char column, unsigned char line)
{
80002c3c:	eb cd 40 c0 	pushm	r6-r7,lr
80002c40:	18 96       	mov	r6,r12
80002c42:	16 97       	mov	r7,r11
  unsigned char address = 0;

  dip204_select();
80002c44:	f0 1f 00 11 	mcall	80002c88 <dip204_set_cursor_position+0x4c>
  if ((column <= 20) && (line <= 4))
80002c48:	31 48       	mov	r8,20
80002c4a:	f0 06 18 00 	cp.b	r6,r8
80002c4e:	5f 89       	srls	r9
80002c50:	30 48       	mov	r8,4
80002c52:	f0 07 18 00 	cp.b	r7,r8
80002c56:	5f 88       	srls	r8
80002c58:	f3 e8 00 08 	and	r8,r9,r8
80002c5c:	c0 31       	brne	80002c62 <dip204_set_cursor_position+0x26>
80002c5e:	30 06       	mov	r6,0
80002c60:	c0 68       	rjmp	80002c6c <dip204_set_cursor_position+0x30>
  {
    /* Calculate DDRAM address from line and row values */
    address = ( (line-1) * 32 ) + ( column-1 ) + 128;
80002c62:	28 16       	sub	r6,-127
80002c64:	20 17       	sub	r7,1
80002c66:	a5 77       	lsl	r7,0x5
80002c68:	0e 06       	add	r6,r7
80002c6a:	5c 56       	castu.b	r6
  }
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
80002c6c:	e0 6c 00 f8 	mov	r12,248
80002c70:	f0 1f 00 07 	mcall	80002c8c <dip204_set_cursor_position+0x50>
  /* Send Address lower Nibble */
  dip204_write_byte(address);
80002c74:	0c 9c       	mov	r12,r6
80002c76:	f0 1f 00 06 	mcall	80002c8c <dip204_set_cursor_position+0x50>
  dip204_wait_busy();
80002c7a:	f0 1f 00 06 	mcall	80002c90 <dip204_set_cursor_position+0x54>
  dip204_unselect();
80002c7e:	f0 1f 00 06 	mcall	80002c94 <dip204_set_cursor_position+0x58>
}
80002c82:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c86:	00 00       	add	r0,r0
80002c88:	80 00       	ld.sh	r0,r0[0x0]
80002c8a:	2a b4       	sub	r4,-85
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	2a c8       	sub	r8,-84
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	2b 5c       	sub	r12,-75
80002c94:	80 00       	ld.sh	r0,r0[0x0]
80002c96:	2b 90       	sub	r0,-71

80002c98 <dip204_hide_cursor>:
  dip204_unselect();
}


void dip204_hide_cursor(void)
{
80002c98:	d4 01       	pushm	lr
  /* select the LCD chip */
  dip204_select();
80002c9a:	f0 1f 00 08 	mcall	80002cb8 <dip204_hide_cursor+0x20>
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
80002c9e:	e0 6c 00 f8 	mov	r12,248
80002ca2:	f0 1f 00 07 	mcall	80002cbc <dip204_hide_cursor+0x24>
  /* Send "Display On Command: Display On, Cursor On, Blink On" */
  dip204_write_byte(0x0C);
80002ca6:	30 cc       	mov	r12,12
80002ca8:	f0 1f 00 05 	mcall	80002cbc <dip204_hide_cursor+0x24>
  dip204_wait_busy();
80002cac:	f0 1f 00 05 	mcall	80002cc0 <dip204_hide_cursor+0x28>
  /* unselect chip */
  dip204_unselect();
80002cb0:	f0 1f 00 05 	mcall	80002cc4 <dip204_hide_cursor+0x2c>
}
80002cb4:	d8 02       	popm	pc
80002cb6:	00 00       	add	r0,r0
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	2a b4       	sub	r4,-85
80002cbc:	80 00       	ld.sh	r0,r0[0x0]
80002cbe:	2a c8       	sub	r8,-84
80002cc0:	80 00       	ld.sh	r0,r0[0x0]
80002cc2:	2b 5c       	sub	r12,-75
80002cc4:	80 00       	ld.sh	r0,r0[0x0]
80002cc6:	2b 90       	sub	r0,-71

80002cc8 <dip204_clear_display>:
  dip204_unselect();
}


void dip204_clear_display(void)
{
80002cc8:	d4 01       	pushm	lr
  dip204_select();
80002cca:	f0 1f 00 13 	mcall	80002d14 <dip204_clear_display+0x4c>
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
80002cce:	e0 6c 00 f8 	mov	r12,248
80002cd2:	f0 1f 00 12 	mcall	80002d18 <dip204_clear_display+0x50>
  /* Send Display Clear Command */
  dip204_write_byte(0x01);
80002cd6:	30 1c       	mov	r12,1
80002cd8:	f0 1f 00 10 	mcall	80002d18 <dip204_clear_display+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002cdc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ce0:	e0 69 bb 80 	mov	r9,48000
80002ce4:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ce8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002cec:	14 38       	cp.w	r8,r10
80002cee:	e0 88 00 08 	brls	80002cfe <dip204_clear_display+0x36>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002cf2:	12 38       	cp.w	r8,r9
80002cf4:	fe 98 ff fa 	brls	80002ce8 <dip204_clear_display+0x20>
80002cf8:	12 3a       	cp.w	r10,r9
80002cfa:	c0 73       	brcs	80002d08 <dip204_clear_display+0x40>
80002cfc:	cf 6b       	rjmp	80002ce8 <dip204_clear_display+0x20>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002cfe:	12 38       	cp.w	r8,r9
80002d00:	e0 8b 00 04 	brhi	80002d08 <dip204_clear_display+0x40>
80002d04:	12 3a       	cp.w	r10,r9
80002d06:	cf 12       	brcc	80002ce8 <dip204_clear_display+0x20>
  /* Wait for command execution */
  delay_ms(4);
  dip204_wait_busy();
80002d08:	f0 1f 00 05 	mcall	80002d1c <dip204_clear_display+0x54>
  dip204_unselect();
80002d0c:	f0 1f 00 05 	mcall	80002d20 <dip204_clear_display+0x58>
}
80002d10:	d8 02       	popm	pc
80002d12:	00 00       	add	r0,r0
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2a b4       	sub	r4,-85
80002d18:	80 00       	ld.sh	r0,r0[0x0]
80002d1a:	2a c8       	sub	r8,-84
80002d1c:	80 00       	ld.sh	r0,r0[0x0]
80002d1e:	2b 5c       	sub	r12,-75
80002d20:	80 00       	ld.sh	r0,r0[0x0]
80002d22:	2b 90       	sub	r0,-71

80002d24 <dip204_init>:


/****************************** global functions *****************************/

void dip204_init(backlight_options option, bool backlight_on)
{
80002d24:	eb cd 40 80 	pushm	r7,lr
80002d28:	20 4d       	sub	sp,16
80002d2a:	16 97       	mov	r7,r11
  pwm_opt_t pwm_opt;  // pwm option config

  if (option == backlight_PWM)
80002d2c:	58 1c       	cp.w	r12,1
80002d2e:	c3 01       	brne	80002d8e <dip204_init+0x6a>
  {
    channel_id = DIP204_PWM_CHANNEL;
80002d30:	30 69       	mov	r9,6
80002d32:	4f a8       	lddpc	r8,80002f18 <dip204_init+0x1f4>
80002d34:	91 09       	st.w	r8[0x0],r9
    gpio_enable_module_pin(DIP204_PWM_PIN, DIP204_PWM_FUNCTION);
80002d36:	30 2b       	mov	r11,2
80002d38:	33 2c       	mov	r12,50
80002d3a:	f0 1f 00 79 	mcall	80002f1c <dip204_init+0x1f8>

    // PWM controller configuration
    pwm_opt.diva=0;
80002d3e:	30 08       	mov	r8,0
80002d40:	50 18       	stdsp	sp[0x4],r8
    pwm_opt.divb=0;
80002d42:	50 08       	stdsp	sp[0x0],r8
    pwm_opt.prea=0;
80002d44:	50 38       	stdsp	sp[0xc],r8
    pwm_opt.preb=0;
80002d46:	50 28       	stdsp	sp[0x8],r8

    pwm_init(&pwm_opt);
80002d48:	1a 9c       	mov	r12,sp
80002d4a:	f0 1f 00 76 	mcall	80002f20 <dip204_init+0x1fc>
    pwm_duty = (backlight_on) ? DIP204_PERIOD_MAX - 1 : 1;
80002d4e:	58 07       	cp.w	r7,0
80002d50:	f9 b7 01 31 	movne	r7,49
80002d54:	f9 b7 00 01 	moveq	r7,1
80002d58:	4f 38       	lddpc	r8,80002f24 <dip204_init+0x200>
80002d5a:	b0 07       	st.h	r8[0x0],r7
    pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED;   // channel mode
80002d5c:	4f 3b       	lddpc	r11,80002f28 <dip204_init+0x204>
80002d5e:	76 08       	ld.w	r8,r11[0x0]
    pwm_channel.CMR.cpol = PWM_POLARITY_LOW;   // channel polarity
    pwm_channel.CMR.cpd = PWM_UPDATE_PERIOD;   // not used the first time
80002d60:	e0 18 fc ff 	andl	r8,0xfcff
    pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_256;   // channel prescaler
80002d64:	ab a8       	sbr	r8,0xa
80002d66:	30 89       	mov	r9,8
80002d68:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
80002d6c:	97 08       	st.w	r11[0x0],r8
    pwm_channel.cdty = pwm_duty;  // channel duty cycle, should be < CPRD
80002d6e:	97 17       	st.w	r11[0x4],r7
    pwm_channel.cprd = DIP204_PERIOD_MAX;  // channel period
80002d70:	33 28       	mov	r8,50
80002d72:	97 28       	st.w	r11[0x8],r8
    pwm_channel.cupd = 0;  // channel update is not used here.
80002d74:	30 08       	mov	r8,0
80002d76:	97 48       	st.w	r11[0x10],r8

    pwm_channel_init(channel_id, &pwm_channel);
80002d78:	4e 87       	lddpc	r7,80002f18 <dip204_init+0x1f4>
80002d7a:	6e 0c       	ld.w	r12,r7[0x0]
80002d7c:	f0 1f 00 6c 	mcall	80002f2c <dip204_init+0x208>
    // start PWM
    pwm_start_channels(1 << channel_id);
80002d80:	6e 08       	ld.w	r8,r7[0x0]
80002d82:	30 1c       	mov	r12,1
80002d84:	f8 08 09 4c 	lsl	r12,r12,r8
80002d88:	f0 1f 00 6a 	mcall	80002f30 <dip204_init+0x20c>
80002d8c:	c0 a8       	rjmp	80002da0 <dip204_init+0x7c>
  }
  else
  {
    if (backlight_on)
80002d8e:	58 0b       	cp.w	r11,0
80002d90:	c0 50       	breq	80002d9a <dip204_init+0x76>
    {
      gpio_clr_gpio_pin(DIP204_BACKLIGHT_PIN);
80002d92:	33 2c       	mov	r12,50
80002d94:	f0 1f 00 68 	mcall	80002f34 <dip204_init+0x210>
80002d98:	c0 48       	rjmp	80002da0 <dip204_init+0x7c>
    }
    else
    {
      gpio_set_gpio_pin(DIP204_BACKLIGHT_PIN);
80002d9a:	33 2c       	mov	r12,50
80002d9c:	f0 1f 00 67 	mcall	80002f38 <dip204_init+0x214>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002da0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002da4:	e2 79 a9 80 	mov	r9,240000
80002da8:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002dac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002db0:	14 38       	cp.w	r8,r10
80002db2:	e0 88 00 08 	brls	80002dc2 <dip204_init+0x9e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002db6:	12 38       	cp.w	r8,r9
80002db8:	fe 98 ff fa 	brls	80002dac <dip204_init+0x88>
80002dbc:	12 3a       	cp.w	r10,r9
80002dbe:	c6 e3       	brcs	80002e9a <dip204_init+0x176>
80002dc0:	cf 6b       	rjmp	80002dac <dip204_init+0x88>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002dc2:	12 38       	cp.w	r8,r9
80002dc4:	e0 8b 00 6b 	brhi	80002e9a <dip204_init+0x176>
80002dc8:	12 3a       	cp.w	r10,r9
80002dca:	c6 83       	brcs	80002e9a <dip204_init+0x176>
80002dcc:	cf 0b       	rjmp	80002dac <dip204_init+0x88>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002dce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002dd2:	14 38       	cp.w	r8,r10
80002dd4:	e0 88 00 08 	brls	80002de4 <dip204_init+0xc0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002dd8:	12 38       	cp.w	r8,r9
80002dda:	fe 98 ff fa 	brls	80002dce <dip204_init+0xaa>
80002dde:	12 3a       	cp.w	r10,r9
80002de0:	c6 b3       	brcs	80002eb6 <dip204_init+0x192>
80002de2:	cf 6b       	rjmp	80002dce <dip204_init+0xaa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002de4:	12 38       	cp.w	r8,r9
80002de6:	e0 8b 00 68 	brhi	80002eb6 <dip204_init+0x192>
80002dea:	12 3a       	cp.w	r10,r9
80002dec:	c6 53       	brcs	80002eb6 <dip204_init+0x192>
80002dee:	cf 0b       	rjmp	80002dce <dip204_init+0xaa>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002df0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002df4:	14 38       	cp.w	r8,r10
80002df6:	e0 88 00 08 	brls	80002e06 <dip204_init+0xe2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002dfa:	12 38       	cp.w	r8,r9
80002dfc:	fe 98 ff fa 	brls	80002df0 <dip204_init+0xcc>
80002e00:	12 3a       	cp.w	r10,r9
80002e02:	c6 23       	brcs	80002ec6 <dip204_init+0x1a2>
80002e04:	cf 6b       	rjmp	80002df0 <dip204_init+0xcc>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e06:	12 38       	cp.w	r8,r9
80002e08:	e0 8b 00 5f 	brhi	80002ec6 <dip204_init+0x1a2>
80002e0c:	12 3a       	cp.w	r10,r9
80002e0e:	c5 c3       	brcs	80002ec6 <dip204_init+0x1a2>
80002e10:	cf 0b       	rjmp	80002df0 <dip204_init+0xcc>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e12:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e16:	14 38       	cp.w	r8,r10
80002e18:	e0 88 00 08 	brls	80002e28 <dip204_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e1c:	12 38       	cp.w	r8,r9
80002e1e:	fe 98 ff fa 	brls	80002e12 <dip204_init+0xee>
80002e22:	12 3a       	cp.w	r10,r9
80002e24:	c5 93       	brcs	80002ed6 <dip204_init+0x1b2>
80002e26:	cf 6b       	rjmp	80002e12 <dip204_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e28:	12 38       	cp.w	r8,r9
80002e2a:	e0 8b 00 56 	brhi	80002ed6 <dip204_init+0x1b2>
80002e2e:	12 3a       	cp.w	r10,r9
80002e30:	c5 33       	brcs	80002ed6 <dip204_init+0x1b2>
80002e32:	cf 0b       	rjmp	80002e12 <dip204_init+0xee>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e34:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e38:	14 38       	cp.w	r8,r10
80002e3a:	e0 88 00 08 	brls	80002e4a <dip204_init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e3e:	12 38       	cp.w	r8,r9
80002e40:	fe 98 ff fa 	brls	80002e34 <dip204_init+0x110>
80002e44:	12 3a       	cp.w	r10,r9
80002e46:	c5 03       	brcs	80002ee6 <dip204_init+0x1c2>
80002e48:	cf 6b       	rjmp	80002e34 <dip204_init+0x110>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e4a:	12 38       	cp.w	r8,r9
80002e4c:	e0 8b 00 4d 	brhi	80002ee6 <dip204_init+0x1c2>
80002e50:	12 3a       	cp.w	r10,r9
80002e52:	c4 a3       	brcs	80002ee6 <dip204_init+0x1c2>
80002e54:	cf 0b       	rjmp	80002e34 <dip204_init+0x110>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e56:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e5a:	14 38       	cp.w	r8,r10
80002e5c:	e0 88 00 08 	brls	80002e6c <dip204_init+0x148>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e60:	12 38       	cp.w	r8,r9
80002e62:	fe 98 ff fa 	brls	80002e56 <dip204_init+0x132>
80002e66:	12 3a       	cp.w	r10,r9
80002e68:	c4 93       	brcs	80002efa <dip204_init+0x1d6>
80002e6a:	cf 6b       	rjmp	80002e56 <dip204_init+0x132>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e6c:	12 38       	cp.w	r8,r9
80002e6e:	e0 8b 00 46 	brhi	80002efa <dip204_init+0x1d6>
80002e72:	12 3a       	cp.w	r10,r9
80002e74:	c4 33       	brcs	80002efa <dip204_init+0x1d6>
80002e76:	cf 0b       	rjmp	80002e56 <dip204_init+0x132>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e78:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e7c:	14 38       	cp.w	r8,r10
80002e7e:	e0 88 00 08 	brls	80002e8e <dip204_init+0x16a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e82:	12 38       	cp.w	r8,r9
80002e84:	fe 98 ff fa 	brls	80002e78 <dip204_init+0x154>
80002e88:	12 3a       	cp.w	r10,r9
80002e8a:	c4 03       	brcs	80002f0a <dip204_init+0x1e6>
80002e8c:	cf 6b       	rjmp	80002e78 <dip204_init+0x154>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e8e:	12 38       	cp.w	r8,r9
80002e90:	e0 8b 00 3d 	brhi	80002f0a <dip204_init+0x1e6>
80002e94:	12 3a       	cp.w	r10,r9
80002e96:	c3 a3       	brcs	80002f0a <dip204_init+0x1e6>
80002e98:	cf 0b       	rjmp	80002e78 <dip204_init+0x154>
    }
  }
  // delay for power on
  delay_ms(20);
  // select the LCD chip
  dip204_select();
80002e9a:	f0 1f 00 29 	mcall	80002f3c <dip204_init+0x218>
  // Send Command Start Byte
  dip204_write_byte(DIP204_WRITE_COMMAND);
80002e9e:	e0 6c 00 f8 	mov	r12,248
80002ea2:	f0 1f 00 28 	mcall	80002f40 <dip204_init+0x21c>
  // Send "extended Function Set" Command  (RE=1)
  dip204_write_byte(0x34);
80002ea6:	33 4c       	mov	r12,52
80002ea8:	f0 1f 00 26 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002eac:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002eb0:	f0 ca d1 20 	sub	r10,r8,-12000
80002eb4:	c8 db       	rjmp	80002dce <dip204_init+0xaa>
  // Wait for command execution
  delay_ms(1);
  // Send "Enter 4-Line Mode" Command
  dip204_write_byte(0x09);
80002eb6:	30 9c       	mov	r12,9
80002eb8:	f0 1f 00 22 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ebc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ec0:	f0 ca d1 20 	sub	r10,r8,-12000
80002ec4:	c9 6b       	rjmp	80002df0 <dip204_init+0xcc>
  // Wait for command execution
  delay_ms(1);
  // Send "Function Set" Command (RE=0)
  dip204_write_byte(0x30);
80002ec6:	33 0c       	mov	r12,48
80002ec8:	f0 1f 00 1e 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ecc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ed0:	f0 ca d1 20 	sub	r10,r8,-12000
80002ed4:	c9 fb       	rjmp	80002e12 <dip204_init+0xee>
  // Wait for command execution
  delay_ms(1);
  // Send "Display On Command: Display On, Cursor On, Blink On"
  dip204_write_byte(0x0F);
80002ed6:	30 fc       	mov	r12,15
80002ed8:	f0 1f 00 1a 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002edc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ee0:	f0 ca d1 20 	sub	r10,r8,-12000
80002ee4:	ca 8b       	rjmp	80002e34 <dip204_init+0x110>
  // Wait for command execution
  delay_ms(1);
  // Send "Display Clear" Command
  dip204_write_byte(0x01);
80002ee6:	30 1c       	mov	r12,1
80002ee8:	f0 1f 00 16 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002eec:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ef0:	e0 69 ea 60 	mov	r9,60000
80002ef4:	f0 09 00 0a 	add	r10,r8,r9
80002ef8:	ca fb       	rjmp	80002e56 <dip204_init+0x132>
  // Wait for command execution
  delay_ms(5);
  // Send "Entry Mode Set Command: Increment Mode, Entire Shift off"
  dip204_write_byte(0x06);
80002efa:	30 6c       	mov	r12,6
80002efc:	f0 1f 00 11 	mcall	80002f40 <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f00:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f04:	f0 ca d1 20 	sub	r10,r8,-12000
80002f08:	cb 8b       	rjmp	80002e78 <dip204_init+0x154>
  // Wait for command execution
  delay_ms(1);
  dip204_wait_busy();
80002f0a:	f0 1f 00 0f 	mcall	80002f44 <dip204_init+0x220>
  // unselect chip
  dip204_unselect();
80002f0e:	f0 1f 00 0f 	mcall	80002f48 <dip204_init+0x224>
}
80002f12:	2f cd       	sub	sp,-16
80002f14:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f18:	00 00       	add	r0,r0
80002f1a:	00 0c       	add	r12,r0
80002f1c:	80 00       	ld.sh	r0,r0[0x0]
80002f1e:	2f 4c       	sub	r12,-12
80002f20:	80 00       	ld.sh	r0,r0[0x0]
80002f22:	31 98       	mov	r8,25
80002f24:	00 00       	add	r0,r0
80002f26:	05 38       	ld.ub	r8,r2++
80002f28:	00 00       	add	r0,r0
80002f2a:	05 18       	ld.sh	r8,r2++
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	31 50       	mov	r0,21
80002f30:	80 00       	ld.sh	r0,r0[0x0]
80002f32:	31 86       	mov	r6,24
80002f34:	80 00       	ld.sh	r0,r0[0x0]
80002f36:	2f ec       	sub	r12,-2
80002f38:	80 00       	ld.sh	r0,r0[0x0]
80002f3a:	2f d0       	sub	r0,-3
80002f3c:	80 00       	ld.sh	r0,r0[0x0]
80002f3e:	2a b4       	sub	r4,-85
80002f40:	80 00       	ld.sh	r0,r0[0x0]
80002f42:	2a c8       	sub	r8,-84
80002f44:	80 00       	ld.sh	r0,r0[0x0]
80002f46:	2b 5c       	sub	r12,-75
80002f48:	80 00       	ld.sh	r0,r0[0x0]
80002f4a:	2b 90       	sub	r0,-71

80002f4c <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f4c:	f8 08 16 05 	lsr	r8,r12,0x5
80002f50:	a9 68       	lsl	r8,0x8
80002f52:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002f56:	58 1b       	cp.w	r11,1
80002f58:	c0 d0       	breq	80002f72 <gpio_enable_module_pin+0x26>
80002f5a:	c0 63       	brcs	80002f66 <gpio_enable_module_pin+0x1a>
80002f5c:	58 2b       	cp.w	r11,2
80002f5e:	c1 00       	breq	80002f7e <gpio_enable_module_pin+0x32>
80002f60:	58 3b       	cp.w	r11,3
80002f62:	c1 40       	breq	80002f8a <gpio_enable_module_pin+0x3e>
80002f64:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f66:	30 19       	mov	r9,1
80002f68:	f2 0c 09 49 	lsl	r9,r9,r12
80002f6c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f6e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f70:	c1 28       	rjmp	80002f94 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f72:	30 19       	mov	r9,1
80002f74:	f2 0c 09 49 	lsl	r9,r9,r12
80002f78:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f7a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f7c:	c0 c8       	rjmp	80002f94 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f7e:	30 19       	mov	r9,1
80002f80:	f2 0c 09 49 	lsl	r9,r9,r12
80002f84:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f86:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f88:	c0 68       	rjmp	80002f94 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f8a:	30 19       	mov	r9,1
80002f8c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f90:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f92:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f94:	30 19       	mov	r9,1
80002f96:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f9a:	91 2c       	st.w	r8[0x8],r12
80002f9c:	5e fd       	retal	0
80002f9e:	d7 03       	nop

80002fa0 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002fa0:	d4 21       	pushm	r4-r7,lr
80002fa2:	18 97       	mov	r7,r12
80002fa4:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002fa6:	58 0b       	cp.w	r11,0
80002fa8:	c0 31       	brne	80002fae <gpio_enable_module+0xe>
80002faa:	30 05       	mov	r5,0
80002fac:	c0 d8       	rjmp	80002fc6 <gpio_enable_module+0x26>
80002fae:	30 06       	mov	r6,0
80002fb0:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002fb2:	6e 1b       	ld.w	r11,r7[0x4]
80002fb4:	6e 0c       	ld.w	r12,r7[0x0]
80002fb6:	f0 1f 00 06 	mcall	80002fcc <gpio_enable_module+0x2c>
80002fba:	18 45       	or	r5,r12
		gpiomap++;
80002fbc:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002fbe:	2f f6       	sub	r6,-1
80002fc0:	0c 34       	cp.w	r4,r6
80002fc2:	fe 9b ff f8 	brhi	80002fb2 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002fc6:	0a 9c       	mov	r12,r5
80002fc8:	d8 22       	popm	r4-r7,pc
80002fca:	00 00       	add	r0,r0
80002fcc:	80 00       	ld.sh	r0,r0[0x0]
80002fce:	2f 4c       	sub	r12,-12

80002fd0 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fd0:	f8 08 16 05 	lsr	r8,r12,0x5
80002fd4:	a9 68       	lsl	r8,0x8
80002fd6:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002fda:	30 19       	mov	r9,1
80002fdc:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fe0:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002fe4:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fe8:	91 1c       	st.w	r8[0x4],r12
}
80002fea:	5e fc       	retal	r12

80002fec <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fec:	f8 08 16 05 	lsr	r8,r12,0x5
80002ff0:	a9 68       	lsl	r8,0x8
80002ff2:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002ff6:	30 19       	mov	r9,1
80002ff8:	f2 0c 09 4c 	lsl	r12,r9,r12
80002ffc:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003000:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003004:	91 1c       	st.w	r8[0x4],r12
}
80003006:	5e fc       	retal	r12

80003008 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003008:	c0 08       	rjmp	80003008 <_unhandled_interrupt>
8000300a:	d7 03       	nop

8000300c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000300c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000300e:	49 18       	lddpc	r8,80003050 <INTC_init_interrupts+0x44>
80003010:	e3 b8 00 01 	mtsr	0x4,r8
80003014:	49 0e       	lddpc	lr,80003054 <INTC_init_interrupts+0x48>
80003016:	30 07       	mov	r7,0
80003018:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000301a:	49 0c       	lddpc	r12,80003058 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000301c:	49 05       	lddpc	r5,8000305c <INTC_init_interrupts+0x50>
8000301e:	10 15       	sub	r5,r8
80003020:	fe 76 08 00 	mov	r6,-63488
80003024:	c1 08       	rjmp	80003044 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003026:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003028:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000302a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000302c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003030:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003032:	10 3a       	cp.w	r10,r8
80003034:	fe 9b ff fc 	brhi	8000302c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003038:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000303c:	2f f7       	sub	r7,-1
8000303e:	2f 8e       	sub	lr,-8
80003040:	59 47       	cp.w	r7,20
80003042:	c0 50       	breq	8000304c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003044:	7c 08       	ld.w	r8,lr[0x0]
80003046:	58 08       	cp.w	r8,0
80003048:	ce f1       	brne	80003026 <INTC_init_interrupts+0x1a>
8000304a:	cf 7b       	rjmp	80003038 <INTC_init_interrupts+0x2c>
8000304c:	d8 22       	popm	r4-r7,pc
8000304e:	00 00       	add	r0,r0
80003050:	80 00       	ld.sh	r0,r0[0x0]
80003052:	8e 00       	ld.sh	r0,r7[0x0]
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	91 1c       	st.w	r8[0x4],r12
80003058:	80 00       	ld.sh	r0,r0[0x0]
8000305a:	30 08       	mov	r8,0
8000305c:	80 00       	ld.sh	r0,r0[0x0]
8000305e:	8f 04       	st.w	r7[0x0],r4

80003060 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80003060:	fe 78 08 00 	mov	r8,-63488
80003064:	e0 69 00 83 	mov	r9,131
80003068:	f2 0c 01 0c 	sub	r12,r9,r12
8000306c:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80003070:	f2 ca ff c0 	sub	r10,r9,-64
80003074:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003078:	58 08       	cp.w	r8,0
8000307a:	c0 21       	brne	8000307e <_get_interrupt_handler+0x1e>
8000307c:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000307e:	f0 08 12 00 	clz	r8,r8
80003082:	48 5a       	lddpc	r10,80003094 <_get_interrupt_handler+0x34>
80003084:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003088:	f0 08 11 1f 	rsub	r8,r8,31
8000308c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000308e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80003092:	5e fc       	retal	r12
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	91 1c       	st.w	r8[0x4],r12

80003098 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003098:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
8000309a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000309e:	99 a8       	st.w	r12[0x28],r8
}
800030a0:	5e fc       	retal	r12
800030a2:	d7 03       	nop

800030a4 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800030a4:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800030a6:	ec 5b bb 9f 	cp.w	r11,899999
800030aa:	e0 8b 00 04 	brhi	800030b2 <pm_enable_osc0_crystal+0xe>
800030ae:	30 4b       	mov	r11,4
800030b0:	c1 38       	rjmp	800030d6 <pm_enable_osc0_crystal+0x32>
800030b2:	e0 68 c6 bf 	mov	r8,50879
800030b6:	ea 18 00 2d 	orh	r8,0x2d
800030ba:	10 3b       	cp.w	r11,r8
800030bc:	e0 8b 00 04 	brhi	800030c4 <pm_enable_osc0_crystal+0x20>
800030c0:	30 5b       	mov	r11,5
800030c2:	c0 a8       	rjmp	800030d6 <pm_enable_osc0_crystal+0x32>
800030c4:	e0 68 12 00 	mov	r8,4608
800030c8:	ea 18 00 7a 	orh	r8,0x7a
800030cc:	10 3b       	cp.w	r11,r8
800030ce:	f9 bb 03 06 	movlo	r11,6
800030d2:	f9 bb 02 07 	movhs	r11,7
800030d6:	f0 1f 00 02 	mcall	800030dc <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800030da:	d8 02       	popm	pc
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	30 98       	mov	r8,9

800030e0 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800030e0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800030e2:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800030e6:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800030e8:	78 08       	ld.w	r8,r12[0x0]
800030ea:	a3 a8       	sbr	r8,0x2
800030ec:	99 08       	st.w	r12[0x0],r8
}
800030ee:	5e fc       	retal	r12

800030f0 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
800030f0:	79 58       	ld.w	r8,r12[0x54]
800030f2:	e2 18 00 80 	andl	r8,0x80,COH
800030f6:	cf d0       	breq	800030f0 <pm_wait_for_clk0_ready>
}
800030f8:	5e fc       	retal	r12
800030fa:	d7 03       	nop

800030fc <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
800030fc:	eb cd 40 80 	pushm	r7,lr
80003100:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80003102:	f0 1f 00 04 	mcall	80003110 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80003106:	0e 9c       	mov	r12,r7
80003108:	f0 1f 00 03 	mcall	80003114 <pm_enable_clk0+0x18>
}
8000310c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003110:	80 00       	ld.sh	r0,r0[0x0]
80003112:	30 e0       	mov	r0,14
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	30 f0       	mov	r0,15

80003118 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003118:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000311a:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000311e:	99 08       	st.w	r12[0x0],r8
}
80003120:	5e fc       	retal	r12
80003122:	d7 03       	nop

80003124 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003124:	eb cd 40 c0 	pushm	r6-r7,lr
80003128:	18 97       	mov	r7,r12
8000312a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000312c:	f0 1f 00 06 	mcall	80003144 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003130:	0c 9b       	mov	r11,r6
80003132:	0e 9c       	mov	r12,r7
80003134:	f0 1f 00 05 	mcall	80003148 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003138:	30 1b       	mov	r11,1
8000313a:	0e 9c       	mov	r12,r7
8000313c:	f0 1f 00 04 	mcall	8000314c <pm_switch_to_osc0+0x28>
}
80003140:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	30 a4       	mov	r4,10
80003148:	80 00       	ld.sh	r0,r0[0x0]
8000314a:	30 fc       	mov	r12,15
8000314c:	80 00       	ld.sh	r0,r0[0x0]
8000314e:	31 18       	mov	r8,17

80003150 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80003150:	58 0b       	cp.w	r11,0
80003152:	c1 90       	breq	80003184 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80003154:	58 6c       	cp.w	r12,6
80003156:	e0 8b 00 17 	brhi	80003184 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
8000315a:	76 0a       	ld.w	r10,r11[0x0]
8000315c:	fe 78 30 00 	mov	r8,-53248
80003160:	f8 c9 ff f0 	sub	r9,r12,-16
80003164:	a5 79       	lsl	r9,0x5
80003166:	f0 09 00 09 	add	r9,r8,r9
8000316a:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
8000316c:	76 19       	ld.w	r9,r11[0x4]
8000316e:	a5 7c       	lsl	r12,0x5
80003170:	f0 0c 00 0c 	add	r12,r8,r12
80003174:	f8 c8 fd fc 	sub	r8,r12,-516
80003178:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
8000317a:	76 28       	ld.w	r8,r11[0x8]
8000317c:	f8 cc fd f8 	sub	r12,r12,-520
80003180:	99 08       	st.w	r12[0x0],r8
80003182:	5e fd       	retal	0

  return PWM_SUCCESS;
80003184:	5e ff       	retal	1

80003186 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003186:	18 98       	mov	r8,r12
80003188:	e0 18 ff 80 	andl	r8,0xff80
8000318c:	c0 20       	breq	80003190 <pwm_start_channels+0xa>
8000318e:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80003190:	fe 78 30 00 	mov	r8,-53248
80003194:	91 1c       	st.w	r8[0x4],r12
80003196:	5e fd       	retal	0

80003198 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003198:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
8000319c:	58 0c       	cp.w	r12,0
8000319e:	c0 21       	brne	800031a2 <pwm_init+0xa>
800031a0:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
800031a2:	e6 18 00 01 	andh	r8,0x1,COH
800031a6:	c0 91       	brne	800031b8 <pwm_init+0x20>
800031a8:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
800031aa:	fe 78 30 00 	mov	r8,-53248
800031ae:	37 f9       	mov	r9,127
800031b0:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
800031b2:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
800031b4:	d5 03       	csrf	0x10
800031b6:	c0 68       	rjmp	800031c2 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
800031b8:	fe 78 30 00 	mov	r8,-53248
800031bc:	37 f9       	mov	r9,127
800031be:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
800031c0:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
800031c2:	78 08       	ld.w	r8,r12[0x0]
800031c4:	78 39       	ld.w	r9,r12[0xc]
800031c6:	a9 69       	lsl	r9,0x8
800031c8:	f3 e8 11 09 	or	r9,r9,r8<<0x10
800031cc:	78 18       	ld.w	r8,r12[0x4]
800031ce:	10 49       	or	r9,r8
800031d0:	78 28       	ld.w	r8,r12[0x8]
800031d2:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
800031d6:	fe 78 30 00 	mov	r8,-53248
800031da:	91 09       	st.w	r8[0x0],r9
800031dc:	5e fd       	retal	0

800031de <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800031de:	f8 c8 00 01 	sub	r8,r12,1
800031e2:	f0 0b 00 0b 	add	r11,r8,r11
800031e6:	f6 0c 0d 0a 	divu	r10,r11,r12
800031ea:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800031ec:	f4 c8 00 01 	sub	r8,r10,1
800031f0:	e0 48 00 fe 	cp.w	r8,254
800031f4:	e0 88 00 03 	brls	800031fa <getBaudDiv+0x1c>
800031f8:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800031fa:	5c 8c       	casts.h	r12
}
800031fc:	5e fc       	retal	r12

800031fe <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
800031fe:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003202:	30 18       	mov	r8,1
80003204:	f0 09 18 00 	cp.b	r9,r8
80003208:	e0 88 00 04 	brls	80003210 <spi_initMaster+0x12>
8000320c:	30 2c       	mov	r12,2
8000320e:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003210:	e0 68 00 80 	mov	r8,128
80003214:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80003216:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80003218:	30 19       	mov	r9,1
8000321a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
8000321e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003222:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80003226:	30 09       	mov	r9,0
80003228:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
8000322c:	30 fa       	mov	r10,15
8000322e:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80003232:	99 18       	st.w	r12[0x4],r8
80003234:	5e f9       	retal	r9

80003236 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80003236:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80003238:	30 18       	mov	r8,1
8000323a:	f0 0b 18 00 	cp.b	r11,r8
8000323e:	5f be       	srhi	lr
80003240:	f0 0a 18 00 	cp.b	r10,r8
80003244:	5f b8       	srhi	r8
80003246:	fd e8 10 08 	or	r8,lr,r8
8000324a:	c0 30       	breq	80003250 <spi_selectionMode+0x1a>
8000324c:	30 2c       	mov	r12,2
8000324e:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80003250:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80003252:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80003256:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
8000325a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
8000325e:	99 18       	st.w	r12[0x4],r8
80003260:	d8 0a       	popm	pc,r12=0

80003262 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003262:	78 18       	ld.w	r8,r12[0x4]
80003264:	ea 18 00 0f 	orh	r8,0xf
80003268:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000326a:	78 18       	ld.w	r8,r12[0x4]
8000326c:	e2 18 00 04 	andl	r8,0x4,COH
80003270:	c0 f0       	breq	8000328e <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003272:	30 e8       	mov	r8,14
80003274:	f0 0b 18 00 	cp.b	r11,r8
80003278:	e0 8b 00 19 	brhi	800032aa <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000327c:	78 18       	ld.w	r8,r12[0x4]
8000327e:	b1 6b       	lsl	r11,0x10
80003280:	ea 1b ff f0 	orh	r11,0xfff0
80003284:	e8 1b ff ff 	orl	r11,0xffff
80003288:	10 6b       	and	r11,r8
8000328a:	99 1b       	st.w	r12[0x4],r11
8000328c:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000328e:	30 38       	mov	r8,3
80003290:	f0 0b 18 00 	cp.b	r11,r8
80003294:	e0 8b 00 0b 	brhi	800032aa <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003298:	78 18       	ld.w	r8,r12[0x4]
8000329a:	2f 0b       	sub	r11,-16
8000329c:	30 19       	mov	r9,1
8000329e:	f2 0b 09 4b 	lsl	r11,r9,r11
800032a2:	5c db       	com	r11
800032a4:	10 6b       	and	r11,r8
800032a6:	99 1b       	st.w	r12[0x4],r11
800032a8:	5e fd       	retal	0
800032aa:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800032ac:	5e fc       	retal	r12

800032ae <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800032ae:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800032b2:	c0 58       	rjmp	800032bc <spi_unselectChip+0xe>
		if (!timeout--) {
800032b4:	58 08       	cp.w	r8,0
800032b6:	c0 21       	brne	800032ba <spi_unselectChip+0xc>
800032b8:	5e ff       	retal	1
800032ba:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800032bc:	78 49       	ld.w	r9,r12[0x10]
800032be:	e2 19 02 00 	andl	r9,0x200,COH
800032c2:	cf 90       	breq	800032b4 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800032c4:	78 18       	ld.w	r8,r12[0x4]
800032c6:	ea 18 00 0f 	orh	r8,0xf
800032ca:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
800032cc:	fc 18 01 00 	movh	r8,0x100
800032d0:	99 08       	st.w	r12[0x0],r8
800032d2:	5e fd       	retal	0

800032d4 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800032d4:	eb cd 40 f8 	pushm	r3-r7,lr
800032d8:	18 95       	mov	r5,r12
800032da:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800032dc:	f7 36 00 0c 	ld.ub	r6,r11[12]
800032e0:	30 38       	mov	r8,3
800032e2:	f0 06 18 00 	cp.b	r6,r8
800032e6:	e0 8b 00 4d 	brhi	80003380 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
800032ea:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800032ee:	30 18       	mov	r8,1
800032f0:	f0 04 18 00 	cp.b	r4,r8
800032f4:	e0 8b 00 46 	brhi	80003380 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800032f8:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800032fc:	30 78       	mov	r8,7
800032fe:	f0 03 18 00 	cp.b	r3,r8
80003302:	e0 88 00 3f 	brls	80003380 <spi_setupChipReg+0xac>
80003306:	31 08       	mov	r8,16
80003308:	f0 03 18 00 	cp.b	r3,r8
8000330c:	e0 8b 00 3a 	brhi	80003380 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003310:	14 9b       	mov	r11,r10
80003312:	6e 1c       	ld.w	r12,r7[0x4]
80003314:	f0 1f 00 1d 	mcall	80003388 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003318:	c3 45       	brlt	80003380 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000331a:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
8000331c:	ec 09 16 01 	lsr	r9,r6,0x1
80003320:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003324:	ec 16 00 01 	eorl	r6,0x1
80003328:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
8000332c:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003330:	20 83       	sub	r3,8
80003332:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003336:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000333a:	ef 39 00 09 	ld.ub	r9,r7[9]
8000333e:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003342:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003346:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000334a:	0f 89       	ld.ub	r9,r7[0x0]
8000334c:	30 1a       	mov	r10,1
8000334e:	f4 09 18 00 	cp.b	r9,r10
80003352:	c0 e0       	breq	8000336e <spi_setupChipReg+0x9a>
80003354:	c0 a3       	brcs	80003368 <spi_setupChipReg+0x94>
80003356:	30 2a       	mov	r10,2
80003358:	f4 09 18 00 	cp.b	r9,r10
8000335c:	c0 c0       	breq	80003374 <spi_setupChipReg+0xa0>
8000335e:	30 3a       	mov	r10,3
80003360:	f4 09 18 00 	cp.b	r9,r10
80003364:	c0 e1       	brne	80003380 <spi_setupChipReg+0xac>
80003366:	c0 a8       	rjmp	8000337a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003368:	8b c8       	st.w	r5[0x30],r8
8000336a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
8000336e:	8b d8       	st.w	r5[0x34],r8
80003370:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003374:	8b e8       	st.w	r5[0x38],r8
80003376:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000337a:	8b f8       	st.w	r5[0x3c],r8
8000337c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003380:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003382:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003386:	00 00       	add	r0,r0
80003388:	80 00       	ld.sh	r0,r0[0x0]
8000338a:	31 de       	mov	lr,29

8000338c <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000338c:	30 18       	mov	r8,1
8000338e:	99 08       	st.w	r12[0x0],r8
}
80003390:	5e fc       	retal	r12

80003392 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003392:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003396:	c0 58       	rjmp	800033a0 <spi_write+0xe>
		if (!timeout--) {
80003398:	58 08       	cp.w	r8,0
8000339a:	c0 21       	brne	8000339e <spi_write+0xc>
8000339c:	5e ff       	retal	1
8000339e:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800033a0:	78 49       	ld.w	r9,r12[0x10]
800033a2:	e2 19 00 02 	andl	r9,0x2,COH
800033a6:	cf 90       	breq	80003398 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800033a8:	5c 7b       	castu.h	r11
800033aa:	99 3b       	st.w	r12[0xc],r11
800033ac:	5e fd       	retal	0

800033ae <spi_readRegisterFullCheck>:
	return ((spi->sr & AVR32_SPI_SR_TXEMPTY_MASK) != 0);
}

uint8_t spi_readRegisterFullCheck(volatile avr32_spi_t *spi)
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
800033ae:	78 4c       	ld.w	r12,r12[0x10]
}
800033b0:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800033b4:	5e fc       	retal	r12

800033b6 <spi_read>:

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
800033b6:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800033ba:	c0 58       	rjmp	800033c4 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
800033bc:	58 08       	cp.w	r8,0
800033be:	c0 21       	brne	800033c2 <spi_read+0xc>
800033c0:	5e ff       	retal	1
800033c2:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800033c4:	78 49       	ld.w	r9,r12[0x10]
800033c6:	e2 19 02 01 	andl	r9,0x201,COH
800033ca:	e0 49 02 01 	cp.w	r9,513
800033ce:	cf 71       	brne	800033bc <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800033d0:	78 28       	ld.w	r8,r12[0x8]
800033d2:	b6 08       	st.h	r11[0x0],r8
800033d4:	5e fd       	retal	0
800033d6:	d7 03       	nop

800033d8 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
800033d8:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
800033dc:	fe c0 a5 dc 	sub	r0,pc,-23076

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
800033e0:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800033e4:	d5 53       	csrf	0x15
  cp      r0, r1
800033e6:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
800033e8:	e0 61 05 18 	mov	r1,1304
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
800033ec:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
800033ee:	c0 72       	brcc	800033fc <idata_load_loop_end>
  cp      r0, r1
800033f0:	fe c2 9c a8 	sub	r2,pc,-25432

800033f4 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800033f4:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
800033f6:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800033f8:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800033fa:	cf d3       	brcs	800033f4 <idata_load_loop>

800033fc <idata_load_loop_end>:
  mov     r2, 0
800033fc:	e0 60 05 18 	mov	r0,1304
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003400:	e0 61 06 78 	mov	r1,1656
  cp      r0, r1
  brlo    udata_clear_loop
80003404:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003406:	c0 62       	brcc	80003412 <udata_clear_loop_end>
80003408:	30 02       	mov	r2,0
8000340a:	30 03       	mov	r3,0

8000340c <udata_clear_loop>:
8000340c:	a1 22       	st.d	r0++,r2
8000340e:	02 30       	cp.w	r0,r1
80003410:	cf e3       	brcs	8000340c <udata_clear_loop>

80003412 <udata_clear_loop_end>:
80003412:	fe cf 0b 6e 	sub	pc,pc,2926
80003416:	d7 03       	nop

80003418 <memcpy>:
80003418:	58 8a       	cp.w	r10,8
8000341a:	c2 f5       	brlt	80003478 <memcpy+0x60>
8000341c:	f9 eb 10 09 	or	r9,r12,r11
80003420:	e2 19 00 03 	andl	r9,0x3,COH
80003424:	e0 81 00 97 	brne	80003552 <memcpy+0x13a>
80003428:	e0 4a 00 20 	cp.w	r10,32
8000342c:	c3 b4       	brge	800034a2 <memcpy+0x8a>
8000342e:	f4 08 14 02 	asr	r8,r10,0x2
80003432:	f0 09 11 08 	rsub	r9,r8,8
80003436:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000343a:	76 69       	ld.w	r9,r11[0x18]
8000343c:	99 69       	st.w	r12[0x18],r9
8000343e:	76 59       	ld.w	r9,r11[0x14]
80003440:	99 59       	st.w	r12[0x14],r9
80003442:	76 49       	ld.w	r9,r11[0x10]
80003444:	99 49       	st.w	r12[0x10],r9
80003446:	76 39       	ld.w	r9,r11[0xc]
80003448:	99 39       	st.w	r12[0xc],r9
8000344a:	76 29       	ld.w	r9,r11[0x8]
8000344c:	99 29       	st.w	r12[0x8],r9
8000344e:	76 19       	ld.w	r9,r11[0x4]
80003450:	99 19       	st.w	r12[0x4],r9
80003452:	76 09       	ld.w	r9,r11[0x0]
80003454:	99 09       	st.w	r12[0x0],r9
80003456:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000345a:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000345e:	e0 1a 00 03 	andl	r10,0x3
80003462:	f4 0a 11 04 	rsub	r10,r10,4
80003466:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000346a:	17 a9       	ld.ub	r9,r11[0x2]
8000346c:	b0 a9       	st.b	r8[0x2],r9
8000346e:	17 99       	ld.ub	r9,r11[0x1]
80003470:	b0 99       	st.b	r8[0x1],r9
80003472:	17 89       	ld.ub	r9,r11[0x0]
80003474:	b0 89       	st.b	r8[0x0],r9
80003476:	5e fc       	retal	r12
80003478:	f4 0a 11 09 	rsub	r10,r10,9
8000347c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003480:	17 f9       	ld.ub	r9,r11[0x7]
80003482:	b8 f9       	st.b	r12[0x7],r9
80003484:	17 e9       	ld.ub	r9,r11[0x6]
80003486:	b8 e9       	st.b	r12[0x6],r9
80003488:	17 d9       	ld.ub	r9,r11[0x5]
8000348a:	b8 d9       	st.b	r12[0x5],r9
8000348c:	17 c9       	ld.ub	r9,r11[0x4]
8000348e:	b8 c9       	st.b	r12[0x4],r9
80003490:	17 b9       	ld.ub	r9,r11[0x3]
80003492:	b8 b9       	st.b	r12[0x3],r9
80003494:	17 a9       	ld.ub	r9,r11[0x2]
80003496:	b8 a9       	st.b	r12[0x2],r9
80003498:	17 99       	ld.ub	r9,r11[0x1]
8000349a:	b8 99       	st.b	r12[0x1],r9
8000349c:	17 89       	ld.ub	r9,r11[0x0]
8000349e:	b8 89       	st.b	r12[0x0],r9
800034a0:	5e fc       	retal	r12
800034a2:	eb cd 40 c0 	pushm	r6-r7,lr
800034a6:	18 99       	mov	r9,r12
800034a8:	22 0a       	sub	r10,32
800034aa:	b7 07       	ld.d	r6,r11++
800034ac:	b3 26       	st.d	r9++,r6
800034ae:	b7 07       	ld.d	r6,r11++
800034b0:	b3 26       	st.d	r9++,r6
800034b2:	b7 07       	ld.d	r6,r11++
800034b4:	b3 26       	st.d	r9++,r6
800034b6:	b7 07       	ld.d	r6,r11++
800034b8:	b3 26       	st.d	r9++,r6
800034ba:	22 0a       	sub	r10,32
800034bc:	cf 74       	brge	800034aa <memcpy+0x92>
800034be:	2f 0a       	sub	r10,-16
800034c0:	c0 65       	brlt	800034cc <memcpy+0xb4>
800034c2:	b7 07       	ld.d	r6,r11++
800034c4:	b3 26       	st.d	r9++,r6
800034c6:	b7 07       	ld.d	r6,r11++
800034c8:	b3 26       	st.d	r9++,r6
800034ca:	21 0a       	sub	r10,16
800034cc:	5c 3a       	neg	r10
800034ce:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800034d2:	d7 03       	nop
800034d4:	d7 03       	nop
800034d6:	f7 36 00 0e 	ld.ub	r6,r11[14]
800034da:	f3 66 00 0e 	st.b	r9[14],r6
800034de:	f7 36 00 0d 	ld.ub	r6,r11[13]
800034e2:	f3 66 00 0d 	st.b	r9[13],r6
800034e6:	f7 36 00 0c 	ld.ub	r6,r11[12]
800034ea:	f3 66 00 0c 	st.b	r9[12],r6
800034ee:	f7 36 00 0b 	ld.ub	r6,r11[11]
800034f2:	f3 66 00 0b 	st.b	r9[11],r6
800034f6:	f7 36 00 0a 	ld.ub	r6,r11[10]
800034fa:	f3 66 00 0a 	st.b	r9[10],r6
800034fe:	f7 36 00 09 	ld.ub	r6,r11[9]
80003502:	f3 66 00 09 	st.b	r9[9],r6
80003506:	f7 36 00 08 	ld.ub	r6,r11[8]
8000350a:	f3 66 00 08 	st.b	r9[8],r6
8000350e:	f7 36 00 07 	ld.ub	r6,r11[7]
80003512:	f3 66 00 07 	st.b	r9[7],r6
80003516:	f7 36 00 06 	ld.ub	r6,r11[6]
8000351a:	f3 66 00 06 	st.b	r9[6],r6
8000351e:	f7 36 00 05 	ld.ub	r6,r11[5]
80003522:	f3 66 00 05 	st.b	r9[5],r6
80003526:	f7 36 00 04 	ld.ub	r6,r11[4]
8000352a:	f3 66 00 04 	st.b	r9[4],r6
8000352e:	f7 36 00 03 	ld.ub	r6,r11[3]
80003532:	f3 66 00 03 	st.b	r9[3],r6
80003536:	f7 36 00 02 	ld.ub	r6,r11[2]
8000353a:	f3 66 00 02 	st.b	r9[2],r6
8000353e:	f7 36 00 01 	ld.ub	r6,r11[1]
80003542:	f3 66 00 01 	st.b	r9[1],r6
80003546:	f7 36 00 00 	ld.ub	r6,r11[0]
8000354a:	f3 66 00 00 	st.b	r9[0],r6
8000354e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003552:	20 1a       	sub	r10,1
80003554:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003558:	f8 0a 0b 09 	st.b	r12[r10],r9
8000355c:	cf b1       	brne	80003552 <memcpy+0x13a>
8000355e:	5e fc       	retal	r12

80003560 <_vsprintf_r>:
80003560:	d4 01       	pushm	lr
80003562:	21 7d       	sub	sp,92
80003564:	e0 68 ff ff 	mov	r8,65535
80003568:	ea 18 7f ff 	orh	r8,0x7fff
8000356c:	50 58       	stdsp	sp[0x14],r8
8000356e:	50 28       	stdsp	sp[0x8],r8
80003570:	e0 68 02 08 	mov	r8,520
80003574:	ba 68       	st.h	sp[0xc],r8
80003576:	3f f8       	mov	r8,-1
80003578:	50 4b       	stdsp	sp[0x10],r11
8000357a:	50 0b       	stdsp	sp[0x0],r11
8000357c:	ba 78       	st.h	sp[0xe],r8
8000357e:	1a 9b       	mov	r11,sp
80003580:	ca 8d       	rcall	800038d0 <_vfprintf_r>
80003582:	30 09       	mov	r9,0
80003584:	40 08       	lddsp	r8,sp[0x0]
80003586:	b0 89       	st.b	r8[0x0],r9
80003588:	2e 9d       	sub	sp,-92
8000358a:	d8 02       	popm	pc

8000358c <vsprintf>:
8000358c:	d4 01       	pushm	lr
8000358e:	e0 68 01 00 	mov	r8,256
80003592:	14 99       	mov	r9,r10
80003594:	16 9a       	mov	r10,r11
80003596:	18 9b       	mov	r11,r12
80003598:	70 0c       	ld.w	r12,r8[0x0]
8000359a:	ce 3f       	rcall	80003560 <_vsprintf_r>
8000359c:	d8 02       	popm	pc
8000359e:	d7 03       	nop

800035a0 <get_arg>:
800035a0:	d4 31       	pushm	r0-r7,lr
800035a2:	20 8d       	sub	sp,32
800035a4:	fa c4 ff bc 	sub	r4,sp,-68
800035a8:	50 4b       	stdsp	sp[0x10],r11
800035aa:	68 2e       	ld.w	lr,r4[0x8]
800035ac:	50 58       	stdsp	sp[0x14],r8
800035ae:	12 96       	mov	r6,r9
800035b0:	7c 0b       	ld.w	r11,lr[0x0]
800035b2:	70 05       	ld.w	r5,r8[0x0]
800035b4:	50 6e       	stdsp	sp[0x18],lr
800035b6:	58 0b       	cp.w	r11,0
800035b8:	f4 0b 17 00 	moveq	r11,r10
800035bc:	68 03       	ld.w	r3,r4[0x0]
800035be:	68 11       	ld.w	r1,r4[0x4]
800035c0:	40 49       	lddsp	r9,sp[0x10]
800035c2:	30 08       	mov	r8,0
800035c4:	c2 89       	rjmp	80003814 <get_arg+0x274>
800035c6:	2f fb       	sub	r11,-1
800035c8:	32 5c       	mov	r12,37
800035ca:	17 8a       	ld.ub	r10,r11[0x0]
800035cc:	f8 0a 18 00 	cp.b	r10,r12
800035d0:	5f 1e       	srne	lr
800035d2:	f0 0a 18 00 	cp.b	r10,r8
800035d6:	5f 1c       	srne	r12
800035d8:	fd ec 00 0c 	and	r12,lr,r12
800035dc:	f0 0c 18 00 	cp.b	r12,r8
800035e0:	cf 31       	brne	800035c6 <get_arg+0x26>
800035e2:	58 0a       	cp.w	r10,0
800035e4:	e0 80 01 25 	breq	8000382e <get_arg+0x28e>
800035e8:	30 0c       	mov	r12,0
800035ea:	3f fa       	mov	r10,-1
800035ec:	18 90       	mov	r0,r12
800035ee:	50 3a       	stdsp	sp[0xc],r10
800035f0:	18 94       	mov	r4,r12
800035f2:	18 92       	mov	r2,r12
800035f4:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800035f8:	16 97       	mov	r7,r11
800035fa:	50 7c       	stdsp	sp[0x1c],r12
800035fc:	fe cc a1 64 	sub	r12,pc,-24220
80003600:	0f 3a       	ld.ub	r10,r7++
80003602:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80003606:	40 7c       	lddsp	r12,sp[0x1c]
80003608:	1c 0c       	add	r12,lr
8000360a:	fe ce a2 3a 	sub	lr,pc,-24006
8000360e:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80003612:	20 1e       	sub	lr,1
80003614:	50 0e       	stdsp	sp[0x0],lr
80003616:	fe ce a2 b2 	sub	lr,pc,-23886
8000361a:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000361e:	50 7c       	stdsp	sp[0x1c],r12
80003620:	40 0c       	lddsp	r12,sp[0x0]
80003622:	58 7c       	cp.w	r12,7
80003624:	e0 8b 00 f1 	brhi	80003806 <get_arg+0x266>
80003628:	fe ce a4 64 	sub	lr,pc,-23452
8000362c:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80003630:	36 8b       	mov	r11,104
80003632:	f6 0a 18 00 	cp.b	r10,r11
80003636:	e0 80 00 e8 	breq	80003806 <get_arg+0x266>
8000363a:	37 1b       	mov	r11,113
8000363c:	f6 0a 18 00 	cp.b	r10,r11
80003640:	c0 70       	breq	8000364e <get_arg+0xae>
80003642:	34 cb       	mov	r11,76
80003644:	f6 0a 18 00 	cp.b	r10,r11
80003648:	c0 51       	brne	80003652 <get_arg+0xb2>
8000364a:	a3 b4       	sbr	r4,0x3
8000364c:	cd d8       	rjmp	80003806 <get_arg+0x266>
8000364e:	a5 b4       	sbr	r4,0x5
80003650:	cd b8       	rjmp	80003806 <get_arg+0x266>
80003652:	08 9a       	mov	r10,r4
80003654:	0e 9b       	mov	r11,r7
80003656:	a5 aa       	sbr	r10,0x4
80003658:	17 3c       	ld.ub	r12,r11++
8000365a:	a5 b4       	sbr	r4,0x5
8000365c:	36 ce       	mov	lr,108
8000365e:	fc 0c 18 00 	cp.b	r12,lr
80003662:	e0 80 00 d3 	breq	80003808 <get_arg+0x268>
80003666:	14 94       	mov	r4,r10
80003668:	cc f8       	rjmp	80003806 <get_arg+0x266>
8000366a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000366e:	36 7c       	mov	r12,103
80003670:	f8 0a 18 00 	cp.b	r10,r12
80003674:	e0 8b 00 27 	brhi	800036c2 <get_arg+0x122>
80003678:	36 5b       	mov	r11,101
8000367a:	f6 0a 18 00 	cp.b	r10,r11
8000367e:	c4 82       	brcc	8000370e <get_arg+0x16e>
80003680:	34 fb       	mov	r11,79
80003682:	f6 0a 18 00 	cp.b	r10,r11
80003686:	c4 80       	breq	80003716 <get_arg+0x176>
80003688:	e0 8b 00 0c 	brhi	800036a0 <get_arg+0x100>
8000368c:	34 5b       	mov	r11,69
8000368e:	f6 0a 18 00 	cp.b	r10,r11
80003692:	c3 e0       	breq	8000370e <get_arg+0x16e>
80003694:	34 7b       	mov	r11,71
80003696:	f6 0a 18 00 	cp.b	r10,r11
8000369a:	c3 a0       	breq	8000370e <get_arg+0x16e>
8000369c:	34 4b       	mov	r11,68
8000369e:	c0 88       	rjmp	800036ae <get_arg+0x10e>
800036a0:	35 8b       	mov	r11,88
800036a2:	f6 0a 18 00 	cp.b	r10,r11
800036a6:	c2 c0       	breq	800036fe <get_arg+0x15e>
800036a8:	e0 8b 00 07 	brhi	800036b6 <get_arg+0x116>
800036ac:	35 5b       	mov	r11,85
800036ae:	f6 0a 18 00 	cp.b	r10,r11
800036b2:	c3 51       	brne	8000371c <get_arg+0x17c>
800036b4:	c3 18       	rjmp	80003716 <get_arg+0x176>
800036b6:	36 3b       	mov	r11,99
800036b8:	f6 0a 18 00 	cp.b	r10,r11
800036bc:	c2 f0       	breq	8000371a <get_arg+0x17a>
800036be:	36 4b       	mov	r11,100
800036c0:	c0 e8       	rjmp	800036dc <get_arg+0x13c>
800036c2:	37 0b       	mov	r11,112
800036c4:	f6 0a 18 00 	cp.b	r10,r11
800036c8:	c2 50       	breq	80003712 <get_arg+0x172>
800036ca:	e0 8b 00 0d 	brhi	800036e4 <get_arg+0x144>
800036ce:	36 eb       	mov	r11,110
800036d0:	f6 0a 18 00 	cp.b	r10,r11
800036d4:	c1 f0       	breq	80003712 <get_arg+0x172>
800036d6:	e0 8b 00 14 	brhi	800036fe <get_arg+0x15e>
800036da:	36 9b       	mov	r11,105
800036dc:	f6 0a 18 00 	cp.b	r10,r11
800036e0:	c1 e1       	brne	8000371c <get_arg+0x17c>
800036e2:	c0 e8       	rjmp	800036fe <get_arg+0x15e>
800036e4:	37 5b       	mov	r11,117
800036e6:	f6 0a 18 00 	cp.b	r10,r11
800036ea:	c0 a0       	breq	800036fe <get_arg+0x15e>
800036ec:	37 8b       	mov	r11,120
800036ee:	f6 0a 18 00 	cp.b	r10,r11
800036f2:	c0 60       	breq	800036fe <get_arg+0x15e>
800036f4:	37 3b       	mov	r11,115
800036f6:	f6 0a 18 00 	cp.b	r10,r11
800036fa:	c1 11       	brne	8000371c <get_arg+0x17c>
800036fc:	c0 b8       	rjmp	80003712 <get_arg+0x172>
800036fe:	ed b4 00 04 	bld	r4,0x4
80003702:	c0 a0       	breq	80003716 <get_arg+0x176>
80003704:	ed b4 00 05 	bld	r4,0x5
80003708:	c0 91       	brne	8000371a <get_arg+0x17a>
8000370a:	30 20       	mov	r0,2
8000370c:	c0 88       	rjmp	8000371c <get_arg+0x17c>
8000370e:	30 40       	mov	r0,4
80003710:	c0 68       	rjmp	8000371c <get_arg+0x17c>
80003712:	30 30       	mov	r0,3
80003714:	c0 48       	rjmp	8000371c <get_arg+0x17c>
80003716:	30 10       	mov	r0,1
80003718:	c0 28       	rjmp	8000371c <get_arg+0x17c>
8000371a:	30 00       	mov	r0,0
8000371c:	40 3b       	lddsp	r11,sp[0xc]
8000371e:	5b fb       	cp.w	r11,-1
80003720:	c0 40       	breq	80003728 <get_arg+0x188>
80003722:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80003726:	c7 08       	rjmp	80003806 <get_arg+0x266>
80003728:	58 60       	cp.w	r0,6
8000372a:	e0 8b 00 6e 	brhi	80003806 <get_arg+0x266>
8000372e:	6c 0a       	ld.w	r10,r6[0x0]
80003730:	ea cc ff ff 	sub	r12,r5,-1
80003734:	fe ce a5 50 	sub	lr,pc,-23216
80003738:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000373c:	f4 cb ff f8 	sub	r11,r10,-8
80003740:	8d 0b       	st.w	r6[0x0],r11
80003742:	f4 ea 00 00 	ld.d	r10,r10[0]
80003746:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000374a:	c0 f8       	rjmp	80003768 <get_arg+0x1c8>
8000374c:	f4 cb ff fc 	sub	r11,r10,-4
80003750:	8d 0b       	st.w	r6[0x0],r11
80003752:	74 0a       	ld.w	r10,r10[0x0]
80003754:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80003758:	c0 88       	rjmp	80003768 <get_arg+0x1c8>
8000375a:	f4 cb ff f8 	sub	r11,r10,-8
8000375e:	8d 0b       	st.w	r6[0x0],r11
80003760:	f4 ea 00 00 	ld.d	r10,r10[0]
80003764:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80003768:	0e 9b       	mov	r11,r7
8000376a:	18 95       	mov	r5,r12
8000376c:	c4 e8       	rjmp	80003808 <get_arg+0x268>
8000376e:	62 0a       	ld.w	r10,r1[0x0]
80003770:	5b fa       	cp.w	r10,-1
80003772:	c0 b1       	brne	80003788 <get_arg+0x1e8>
80003774:	50 19       	stdsp	sp[0x4],r9
80003776:	50 28       	stdsp	sp[0x8],r8
80003778:	e0 6a 00 80 	mov	r10,128
8000377c:	30 0b       	mov	r11,0
8000377e:	02 9c       	mov	r12,r1
80003780:	e0 a0 1d 78 	rcall	80007270 <memset>
80003784:	40 28       	lddsp	r8,sp[0x8]
80003786:	40 19       	lddsp	r9,sp[0x4]
80003788:	e4 cc 00 01 	sub	r12,r2,1
8000378c:	0e 9b       	mov	r11,r7
8000378e:	50 3c       	stdsp	sp[0xc],r12
80003790:	f2 0c 0c 49 	max	r9,r9,r12
80003794:	c3 a8       	rjmp	80003808 <get_arg+0x268>
80003796:	62 0a       	ld.w	r10,r1[0x0]
80003798:	5b fa       	cp.w	r10,-1
8000379a:	c0 b1       	brne	800037b0 <get_arg+0x210>
8000379c:	50 19       	stdsp	sp[0x4],r9
8000379e:	50 28       	stdsp	sp[0x8],r8
800037a0:	e0 6a 00 80 	mov	r10,128
800037a4:	30 0b       	mov	r11,0
800037a6:	02 9c       	mov	r12,r1
800037a8:	e0 a0 1d 64 	rcall	80007270 <memset>
800037ac:	40 28       	lddsp	r8,sp[0x8]
800037ae:	40 19       	lddsp	r9,sp[0x4]
800037b0:	20 12       	sub	r2,1
800037b2:	30 0a       	mov	r10,0
800037b4:	0e 9b       	mov	r11,r7
800037b6:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800037ba:	f2 02 0c 49 	max	r9,r9,r2
800037be:	c2 58       	rjmp	80003808 <get_arg+0x268>
800037c0:	16 97       	mov	r7,r11
800037c2:	6c 0a       	ld.w	r10,r6[0x0]
800037c4:	f4 cb ff fc 	sub	r11,r10,-4
800037c8:	8d 0b       	st.w	r6[0x0],r11
800037ca:	74 0a       	ld.w	r10,r10[0x0]
800037cc:	0e 9b       	mov	r11,r7
800037ce:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800037d2:	2f f5       	sub	r5,-1
800037d4:	c1 a8       	rjmp	80003808 <get_arg+0x268>
800037d6:	f4 c2 00 30 	sub	r2,r10,48
800037da:	c0 68       	rjmp	800037e6 <get_arg+0x246>
800037dc:	e4 02 00 22 	add	r2,r2,r2<<0x2
800037e0:	2f f7       	sub	r7,-1
800037e2:	f4 02 00 12 	add	r2,r10,r2<<0x1
800037e6:	0f 8a       	ld.ub	r10,r7[0x0]
800037e8:	58 0a       	cp.w	r10,0
800037ea:	c0 e0       	breq	80003806 <get_arg+0x266>
800037ec:	23 0a       	sub	r10,48
800037ee:	58 9a       	cp.w	r10,9
800037f0:	fe 98 ff f6 	brls	800037dc <get_arg+0x23c>
800037f4:	c0 98       	rjmp	80003806 <get_arg+0x266>
800037f6:	2f f7       	sub	r7,-1
800037f8:	0f 8a       	ld.ub	r10,r7[0x0]
800037fa:	58 0a       	cp.w	r10,0
800037fc:	c0 50       	breq	80003806 <get_arg+0x266>
800037fe:	23 0a       	sub	r10,48
80003800:	58 9a       	cp.w	r10,9
80003802:	fe 98 ff fa 	brls	800037f6 <get_arg+0x256>
80003806:	0e 9b       	mov	r11,r7
80003808:	40 7c       	lddsp	r12,sp[0x1c]
8000380a:	30 ba       	mov	r10,11
8000380c:	f4 0c 18 00 	cp.b	r12,r10
80003810:	fe 91 fe f2 	brne	800035f4 <get_arg+0x54>
80003814:	40 42       	lddsp	r2,sp[0x10]
80003816:	17 8c       	ld.ub	r12,r11[0x0]
80003818:	0a 32       	cp.w	r2,r5
8000381a:	5f 4a       	srge	r10
8000381c:	f0 0c 18 00 	cp.b	r12,r8
80003820:	5f 1c       	srne	r12
80003822:	f9 ea 00 0a 	and	r10,r12,r10
80003826:	f0 0a 18 00 	cp.b	r10,r8
8000382a:	fe 91 fe cf 	brne	800035c8 <get_arg+0x28>
8000382e:	30 08       	mov	r8,0
80003830:	40 4e       	lddsp	lr,sp[0x10]
80003832:	17 8a       	ld.ub	r10,r11[0x0]
80003834:	e2 05 00 21 	add	r1,r1,r5<<0x2
80003838:	f0 0a 18 00 	cp.b	r10,r8
8000383c:	fc 09 17 10 	movne	r9,lr
80003840:	e6 05 00 38 	add	r8,r3,r5<<0x3
80003844:	06 9e       	mov	lr,r3
80003846:	c2 a8       	rjmp	8000389a <get_arg+0x2fa>
80003848:	62 0a       	ld.w	r10,r1[0x0]
8000384a:	58 3a       	cp.w	r10,3
8000384c:	c1 e0       	breq	80003888 <get_arg+0x2e8>
8000384e:	e0 89 00 07 	brgt	8000385c <get_arg+0x2bc>
80003852:	58 1a       	cp.w	r10,1
80003854:	c1 a0       	breq	80003888 <get_arg+0x2e8>
80003856:	58 2a       	cp.w	r10,2
80003858:	c1 81       	brne	80003888 <get_arg+0x2e8>
8000385a:	c0 58       	rjmp	80003864 <get_arg+0x2c4>
8000385c:	58 5a       	cp.w	r10,5
8000385e:	c0 c0       	breq	80003876 <get_arg+0x2d6>
80003860:	c0 b5       	brlt	80003876 <get_arg+0x2d6>
80003862:	c1 38       	rjmp	80003888 <get_arg+0x2e8>
80003864:	6c 0a       	ld.w	r10,r6[0x0]
80003866:	f4 cc ff f8 	sub	r12,r10,-8
8000386a:	8d 0c       	st.w	r6[0x0],r12
8000386c:	f4 e2 00 00 	ld.d	r2,r10[0]
80003870:	f0 e3 00 00 	st.d	r8[0],r2
80003874:	c1 08       	rjmp	80003894 <get_arg+0x2f4>
80003876:	6c 0a       	ld.w	r10,r6[0x0]
80003878:	f4 cc ff f8 	sub	r12,r10,-8
8000387c:	8d 0c       	st.w	r6[0x0],r12
8000387e:	f4 e2 00 00 	ld.d	r2,r10[0]
80003882:	f0 e3 00 00 	st.d	r8[0],r2
80003886:	c0 78       	rjmp	80003894 <get_arg+0x2f4>
80003888:	6c 0a       	ld.w	r10,r6[0x0]
8000388a:	f4 cc ff fc 	sub	r12,r10,-4
8000388e:	8d 0c       	st.w	r6[0x0],r12
80003890:	74 0a       	ld.w	r10,r10[0x0]
80003892:	91 0a       	st.w	r8[0x0],r10
80003894:	2f f5       	sub	r5,-1
80003896:	2f 88       	sub	r8,-8
80003898:	2f c1       	sub	r1,-4
8000389a:	12 35       	cp.w	r5,r9
8000389c:	fe 9a ff d6 	brle	80003848 <get_arg+0x2a8>
800038a0:	1c 93       	mov	r3,lr
800038a2:	40 52       	lddsp	r2,sp[0x14]
800038a4:	40 6e       	lddsp	lr,sp[0x18]
800038a6:	85 05       	st.w	r2[0x0],r5
800038a8:	9d 0b       	st.w	lr[0x0],r11
800038aa:	40 4b       	lddsp	r11,sp[0x10]
800038ac:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800038b0:	2f 8d       	sub	sp,-32
800038b2:	d8 32       	popm	r0-r7,pc

800038b4 <__sprint_r>:
800038b4:	d4 21       	pushm	r4-r7,lr
800038b6:	14 97       	mov	r7,r10
800038b8:	74 28       	ld.w	r8,r10[0x8]
800038ba:	58 08       	cp.w	r8,0
800038bc:	c0 41       	brne	800038c4 <__sprint_r+0x10>
800038be:	95 18       	st.w	r10[0x4],r8
800038c0:	10 9c       	mov	r12,r8
800038c2:	d8 22       	popm	r4-r7,pc
800038c4:	e0 a0 18 b4 	rcall	80006a2c <__sfvwrite_r>
800038c8:	30 08       	mov	r8,0
800038ca:	8f 18       	st.w	r7[0x4],r8
800038cc:	8f 28       	st.w	r7[0x8],r8
800038ce:	d8 22       	popm	r4-r7,pc

800038d0 <_vfprintf_r>:
800038d0:	d4 31       	pushm	r0-r7,lr
800038d2:	fa cd 06 bc 	sub	sp,sp,1724
800038d6:	51 09       	stdsp	sp[0x40],r9
800038d8:	16 91       	mov	r1,r11
800038da:	14 97       	mov	r7,r10
800038dc:	18 95       	mov	r5,r12
800038de:	e0 a0 1a 1d 	rcall	80006d18 <_localeconv_r>
800038e2:	78 0c       	ld.w	r12,r12[0x0]
800038e4:	50 cc       	stdsp	sp[0x30],r12
800038e6:	58 05       	cp.w	r5,0
800038e8:	c0 70       	breq	800038f6 <_vfprintf_r+0x26>
800038ea:	6a 68       	ld.w	r8,r5[0x18]
800038ec:	58 08       	cp.w	r8,0
800038ee:	c0 41       	brne	800038f6 <_vfprintf_r+0x26>
800038f0:	0a 9c       	mov	r12,r5
800038f2:	e0 a0 17 3d 	rcall	8000676c <__sinit>
800038f6:	fe c8 a3 4e 	sub	r8,pc,-23730
800038fa:	10 31       	cp.w	r1,r8
800038fc:	c0 31       	brne	80003902 <_vfprintf_r+0x32>
800038fe:	6a 01       	ld.w	r1,r5[0x0]
80003900:	c0 c8       	rjmp	80003918 <_vfprintf_r+0x48>
80003902:	fe c8 a3 3a 	sub	r8,pc,-23750
80003906:	10 31       	cp.w	r1,r8
80003908:	c0 31       	brne	8000390e <_vfprintf_r+0x3e>
8000390a:	6a 11       	ld.w	r1,r5[0x4]
8000390c:	c0 68       	rjmp	80003918 <_vfprintf_r+0x48>
8000390e:	fe c8 a3 26 	sub	r8,pc,-23770
80003912:	10 31       	cp.w	r1,r8
80003914:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80003918:	82 68       	ld.sh	r8,r1[0xc]
8000391a:	ed b8 00 03 	bld	r8,0x3
8000391e:	c0 41       	brne	80003926 <_vfprintf_r+0x56>
80003920:	62 48       	ld.w	r8,r1[0x10]
80003922:	58 08       	cp.w	r8,0
80003924:	c0 71       	brne	80003932 <_vfprintf_r+0x62>
80003926:	02 9b       	mov	r11,r1
80003928:	0a 9c       	mov	r12,r5
8000392a:	e0 a0 0f 5d 	rcall	800057e4 <__swsetup_r>
8000392e:	e0 81 0f 54 	brne	800057d6 <_vfprintf_r+0x1f06>
80003932:	82 68       	ld.sh	r8,r1[0xc]
80003934:	10 99       	mov	r9,r8
80003936:	e2 19 00 1a 	andl	r9,0x1a,COH
8000393a:	58 a9       	cp.w	r9,10
8000393c:	c3 c1       	brne	800039b4 <_vfprintf_r+0xe4>
8000393e:	82 79       	ld.sh	r9,r1[0xe]
80003940:	30 0a       	mov	r10,0
80003942:	f4 09 19 00 	cp.h	r9,r10
80003946:	c3 75       	brlt	800039b4 <_vfprintf_r+0xe4>
80003948:	a1 d8       	cbr	r8,0x1
8000394a:	fb 58 05 d0 	st.h	sp[1488],r8
8000394e:	62 88       	ld.w	r8,r1[0x20]
80003950:	fb 48 05 e4 	st.w	sp[1508],r8
80003954:	62 a8       	ld.w	r8,r1[0x28]
80003956:	fb 48 05 ec 	st.w	sp[1516],r8
8000395a:	fa c8 ff bc 	sub	r8,sp,-68
8000395e:	fb 48 05 d4 	st.w	sp[1492],r8
80003962:	fb 48 05 c4 	st.w	sp[1476],r8
80003966:	e0 68 04 00 	mov	r8,1024
8000396a:	fb 48 05 d8 	st.w	sp[1496],r8
8000396e:	fb 48 05 cc 	st.w	sp[1484],r8
80003972:	30 08       	mov	r8,0
80003974:	fb 59 05 d2 	st.h	sp[1490],r9
80003978:	0e 9a       	mov	r10,r7
8000397a:	41 09       	lddsp	r9,sp[0x40]
8000397c:	fa c7 fa 3c 	sub	r7,sp,-1476
80003980:	fb 48 05 dc 	st.w	sp[1500],r8
80003984:	0a 9c       	mov	r12,r5
80003986:	0e 9b       	mov	r11,r7
80003988:	ca 4f       	rcall	800038d0 <_vfprintf_r>
8000398a:	50 bc       	stdsp	sp[0x2c],r12
8000398c:	c0 95       	brlt	8000399e <_vfprintf_r+0xce>
8000398e:	0e 9b       	mov	r11,r7
80003990:	0a 9c       	mov	r12,r5
80003992:	e0 a0 16 15 	rcall	800065bc <_fflush_r>
80003996:	40 be       	lddsp	lr,sp[0x2c]
80003998:	f9 be 01 ff 	movne	lr,-1
8000399c:	50 be       	stdsp	sp[0x2c],lr
8000399e:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800039a2:	ed b8 00 06 	bld	r8,0x6
800039a6:	e0 81 0f 1a 	brne	800057da <_vfprintf_r+0x1f0a>
800039aa:	82 68       	ld.sh	r8,r1[0xc]
800039ac:	a7 a8       	sbr	r8,0x6
800039ae:	a2 68       	st.h	r1[0xc],r8
800039b0:	e0 8f 0f 15 	bral	800057da <_vfprintf_r+0x1f0a>
800039b4:	30 08       	mov	r8,0
800039b6:	fb 48 06 b4 	st.w	sp[1716],r8
800039ba:	fb 48 06 90 	st.w	sp[1680],r8
800039be:	fb 48 06 8c 	st.w	sp[1676],r8
800039c2:	fb 48 06 b0 	st.w	sp[1712],r8
800039c6:	30 08       	mov	r8,0
800039c8:	30 09       	mov	r9,0
800039ca:	50 a7       	stdsp	sp[0x28],r7
800039cc:	50 78       	stdsp	sp[0x1c],r8
800039ce:	fa c3 f9 e0 	sub	r3,sp,-1568
800039d2:	3f f8       	mov	r8,-1
800039d4:	50 59       	stdsp	sp[0x14],r9
800039d6:	fb 43 06 88 	st.w	sp[1672],r3
800039da:	fb 48 05 44 	st.w	sp[1348],r8
800039de:	12 9c       	mov	r12,r9
800039e0:	50 69       	stdsp	sp[0x18],r9
800039e2:	50 d9       	stdsp	sp[0x34],r9
800039e4:	50 e9       	stdsp	sp[0x38],r9
800039e6:	50 b9       	stdsp	sp[0x2c],r9
800039e8:	12 97       	mov	r7,r9
800039ea:	0a 94       	mov	r4,r5
800039ec:	40 a2       	lddsp	r2,sp[0x28]
800039ee:	32 5a       	mov	r10,37
800039f0:	30 08       	mov	r8,0
800039f2:	c0 28       	rjmp	800039f6 <_vfprintf_r+0x126>
800039f4:	2f f2       	sub	r2,-1
800039f6:	05 89       	ld.ub	r9,r2[0x0]
800039f8:	f0 09 18 00 	cp.b	r9,r8
800039fc:	5f 1b       	srne	r11
800039fe:	f4 09 18 00 	cp.b	r9,r10
80003a02:	5f 19       	srne	r9
80003a04:	f3 eb 00 0b 	and	r11,r9,r11
80003a08:	f0 0b 18 00 	cp.b	r11,r8
80003a0c:	cf 41       	brne	800039f4 <_vfprintf_r+0x124>
80003a0e:	40 ab       	lddsp	r11,sp[0x28]
80003a10:	e4 0b 01 06 	sub	r6,r2,r11
80003a14:	c1 e0       	breq	80003a50 <_vfprintf_r+0x180>
80003a16:	fa f8 06 90 	ld.w	r8,sp[1680]
80003a1a:	0c 08       	add	r8,r6
80003a1c:	87 0b       	st.w	r3[0x0],r11
80003a1e:	fb 48 06 90 	st.w	sp[1680],r8
80003a22:	87 16       	st.w	r3[0x4],r6
80003a24:	fa f8 06 8c 	ld.w	r8,sp[1676]
80003a28:	2f f8       	sub	r8,-1
80003a2a:	fb 48 06 8c 	st.w	sp[1676],r8
80003a2e:	58 78       	cp.w	r8,7
80003a30:	e0 89 00 04 	brgt	80003a38 <_vfprintf_r+0x168>
80003a34:	2f 83       	sub	r3,-8
80003a36:	c0 a8       	rjmp	80003a4a <_vfprintf_r+0x17a>
80003a38:	fa ca f9 78 	sub	r10,sp,-1672
80003a3c:	02 9b       	mov	r11,r1
80003a3e:	08 9c       	mov	r12,r4
80003a40:	c3 af       	rcall	800038b4 <__sprint_r>
80003a42:	e0 81 0e c6 	brne	800057ce <_vfprintf_r+0x1efe>
80003a46:	fa c3 f9 e0 	sub	r3,sp,-1568
80003a4a:	40 ba       	lddsp	r10,sp[0x2c]
80003a4c:	0c 0a       	add	r10,r6
80003a4e:	50 ba       	stdsp	sp[0x2c],r10
80003a50:	05 89       	ld.ub	r9,r2[0x0]
80003a52:	30 08       	mov	r8,0
80003a54:	f0 09 18 00 	cp.b	r9,r8
80003a58:	e0 80 0e aa 	breq	800057ac <_vfprintf_r+0x1edc>
80003a5c:	30 09       	mov	r9,0
80003a5e:	fb 68 06 bb 	st.b	sp[1723],r8
80003a62:	0e 96       	mov	r6,r7
80003a64:	e4 c8 ff ff 	sub	r8,r2,-1
80003a68:	3f fe       	mov	lr,-1
80003a6a:	50 93       	stdsp	sp[0x24],r3
80003a6c:	50 41       	stdsp	sp[0x10],r1
80003a6e:	0e 93       	mov	r3,r7
80003a70:	04 91       	mov	r1,r2
80003a72:	50 89       	stdsp	sp[0x20],r9
80003a74:	50 a8       	stdsp	sp[0x28],r8
80003a76:	50 2e       	stdsp	sp[0x8],lr
80003a78:	50 39       	stdsp	sp[0xc],r9
80003a7a:	12 95       	mov	r5,r9
80003a7c:	12 90       	mov	r0,r9
80003a7e:	10 97       	mov	r7,r8
80003a80:	08 92       	mov	r2,r4
80003a82:	c0 78       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003a84:	3f fc       	mov	r12,-1
80003a86:	08 97       	mov	r7,r4
80003a88:	50 2c       	stdsp	sp[0x8],r12
80003a8a:	c0 38       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003a8c:	30 0b       	mov	r11,0
80003a8e:	50 3b       	stdsp	sp[0xc],r11
80003a90:	0f 38       	ld.ub	r8,r7++
80003a92:	c0 28       	rjmp	80003a96 <_vfprintf_r+0x1c6>
80003a94:	12 90       	mov	r0,r9
80003a96:	f0 c9 00 20 	sub	r9,r8,32
80003a9a:	e0 49 00 58 	cp.w	r9,88
80003a9e:	e0 8b 0a 30 	brhi	80004efe <_vfprintf_r+0x162e>
80003aa2:	fe ca a8 a2 	sub	r10,pc,-22366
80003aa6:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80003aaa:	50 a7       	stdsp	sp[0x28],r7
80003aac:	50 80       	stdsp	sp[0x20],r0
80003aae:	0c 97       	mov	r7,r6
80003ab0:	04 94       	mov	r4,r2
80003ab2:	06 96       	mov	r6,r3
80003ab4:	02 92       	mov	r2,r1
80003ab6:	fe c9 a6 7a 	sub	r9,pc,-22918
80003aba:	40 93       	lddsp	r3,sp[0x24]
80003abc:	10 90       	mov	r0,r8
80003abe:	40 41       	lddsp	r1,sp[0x10]
80003ac0:	50 d9       	stdsp	sp[0x34],r9
80003ac2:	e0 8f 08 8e 	bral	80004bde <_vfprintf_r+0x130e>
80003ac6:	30 08       	mov	r8,0
80003ac8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80003acc:	f0 09 18 00 	cp.b	r9,r8
80003ad0:	ce 01       	brne	80003a90 <_vfprintf_r+0x1c0>
80003ad2:	32 08       	mov	r8,32
80003ad4:	c6 e8       	rjmp	80003bb0 <_vfprintf_r+0x2e0>
80003ad6:	a1 a5       	sbr	r5,0x0
80003ad8:	cd cb       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003ada:	0f 89       	ld.ub	r9,r7[0x0]
80003adc:	f2 c8 00 30 	sub	r8,r9,48
80003ae0:	58 98       	cp.w	r8,9
80003ae2:	e0 8b 00 1d 	brhi	80003b1c <_vfprintf_r+0x24c>
80003ae6:	ee c8 ff ff 	sub	r8,r7,-1
80003aea:	30 0b       	mov	r11,0
80003aec:	23 09       	sub	r9,48
80003aee:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80003af2:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80003af6:	11 39       	ld.ub	r9,r8++
80003af8:	f2 ca 00 30 	sub	r10,r9,48
80003afc:	58 9a       	cp.w	r10,9
80003afe:	fe 98 ff f7 	brls	80003aec <_vfprintf_r+0x21c>
80003b02:	e0 49 00 24 	cp.w	r9,36
80003b06:	cc 31       	brne	80003a8c <_vfprintf_r+0x1bc>
80003b08:	e0 4b 00 20 	cp.w	r11,32
80003b0c:	e0 89 0e 60 	brgt	800057cc <_vfprintf_r+0x1efc>
80003b10:	20 1b       	sub	r11,1
80003b12:	fa f9 06 b4 	ld.w	r9,sp[1716]
80003b16:	12 3b       	cp.w	r11,r9
80003b18:	c0 95       	brlt	80003b2a <_vfprintf_r+0x25a>
80003b1a:	c1 08       	rjmp	80003b3a <_vfprintf_r+0x26a>
80003b1c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80003b20:	ec ca ff ff 	sub	r10,r6,-1
80003b24:	12 36       	cp.w	r6,r9
80003b26:	c1 f5       	brlt	80003b64 <_vfprintf_r+0x294>
80003b28:	c2 68       	rjmp	80003b74 <_vfprintf_r+0x2a4>
80003b2a:	fa ce f9 44 	sub	lr,sp,-1724
80003b2e:	10 97       	mov	r7,r8
80003b30:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80003b34:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80003b38:	c3 58       	rjmp	80003ba2 <_vfprintf_r+0x2d2>
80003b3a:	10 97       	mov	r7,r8
80003b3c:	fa c8 f9 50 	sub	r8,sp,-1712
80003b40:	1a d8       	st.w	--sp,r8
80003b42:	fa c8 fa b8 	sub	r8,sp,-1352
80003b46:	1a d8       	st.w	--sp,r8
80003b48:	fa c8 fb b4 	sub	r8,sp,-1100
80003b4c:	02 9a       	mov	r10,r1
80003b4e:	1a d8       	st.w	--sp,r8
80003b50:	04 9c       	mov	r12,r2
80003b52:	fa c8 f9 40 	sub	r8,sp,-1728
80003b56:	fa c9 ff b4 	sub	r9,sp,-76
80003b5a:	fe b0 fd 23 	rcall	800035a0 <get_arg>
80003b5e:	2f dd       	sub	sp,-12
80003b60:	78 00       	ld.w	r0,r12[0x0]
80003b62:	c2 08       	rjmp	80003ba2 <_vfprintf_r+0x2d2>
80003b64:	fa cc f9 44 	sub	r12,sp,-1724
80003b68:	14 96       	mov	r6,r10
80003b6a:	f8 03 00 38 	add	r8,r12,r3<<0x3
80003b6e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80003b72:	c1 88       	rjmp	80003ba2 <_vfprintf_r+0x2d2>
80003b74:	41 08       	lddsp	r8,sp[0x40]
80003b76:	59 f9       	cp.w	r9,31
80003b78:	e0 89 00 11 	brgt	80003b9a <_vfprintf_r+0x2ca>
80003b7c:	f0 cb ff fc 	sub	r11,r8,-4
80003b80:	51 0b       	stdsp	sp[0x40],r11
80003b82:	70 00       	ld.w	r0,r8[0x0]
80003b84:	fa cb f9 44 	sub	r11,sp,-1724
80003b88:	f6 09 00 38 	add	r8,r11,r9<<0x3
80003b8c:	f1 40 fd 88 	st.w	r8[-632],r0
80003b90:	2f f9       	sub	r9,-1
80003b92:	14 96       	mov	r6,r10
80003b94:	fb 49 06 b4 	st.w	sp[1716],r9
80003b98:	c0 58       	rjmp	80003ba2 <_vfprintf_r+0x2d2>
80003b9a:	70 00       	ld.w	r0,r8[0x0]
80003b9c:	14 96       	mov	r6,r10
80003b9e:	2f c8       	sub	r8,-4
80003ba0:	51 08       	stdsp	sp[0x40],r8
80003ba2:	58 00       	cp.w	r0,0
80003ba4:	fe 94 ff 76 	brge	80003a90 <_vfprintf_r+0x1c0>
80003ba8:	5c 30       	neg	r0
80003baa:	a3 a5       	sbr	r5,0x2
80003bac:	c7 2b       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003bae:	32 b8       	mov	r8,43
80003bb0:	fb 68 06 bb 	st.b	sp[1723],r8
80003bb4:	c6 eb       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003bb6:	0f 38       	ld.ub	r8,r7++
80003bb8:	e0 48 00 2a 	cp.w	r8,42
80003bbc:	c0 30       	breq	80003bc2 <_vfprintf_r+0x2f2>
80003bbe:	30 09       	mov	r9,0
80003bc0:	c7 98       	rjmp	80003cb2 <_vfprintf_r+0x3e2>
80003bc2:	0f 88       	ld.ub	r8,r7[0x0]
80003bc4:	f0 c9 00 30 	sub	r9,r8,48
80003bc8:	58 99       	cp.w	r9,9
80003bca:	e0 8b 00 1f 	brhi	80003c08 <_vfprintf_r+0x338>
80003bce:	ee c4 ff ff 	sub	r4,r7,-1
80003bd2:	30 0b       	mov	r11,0
80003bd4:	23 08       	sub	r8,48
80003bd6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80003bda:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80003bde:	09 38       	ld.ub	r8,r4++
80003be0:	f0 c9 00 30 	sub	r9,r8,48
80003be4:	58 99       	cp.w	r9,9
80003be6:	fe 98 ff f7 	brls	80003bd4 <_vfprintf_r+0x304>
80003bea:	e0 48 00 24 	cp.w	r8,36
80003bee:	fe 91 ff 4f 	brne	80003a8c <_vfprintf_r+0x1bc>
80003bf2:	e0 4b 00 20 	cp.w	r11,32
80003bf6:	e0 89 0d eb 	brgt	800057cc <_vfprintf_r+0x1efc>
80003bfa:	20 1b       	sub	r11,1
80003bfc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003c00:	10 3b       	cp.w	r11,r8
80003c02:	c0 a5       	brlt	80003c16 <_vfprintf_r+0x346>
80003c04:	c1 18       	rjmp	80003c26 <_vfprintf_r+0x356>
80003c06:	d7 03       	nop
80003c08:	fa fa 06 b4 	ld.w	r10,sp[1716]
80003c0c:	ec c9 ff ff 	sub	r9,r6,-1
80003c10:	14 36       	cp.w	r6,r10
80003c12:	c1 f5       	brlt	80003c50 <_vfprintf_r+0x380>
80003c14:	c2 88       	rjmp	80003c64 <_vfprintf_r+0x394>
80003c16:	fa ca f9 44 	sub	r10,sp,-1724
80003c1a:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80003c1e:	f6 fb fd 88 	ld.w	r11,r11[-632]
80003c22:	50 2b       	stdsp	sp[0x8],r11
80003c24:	c3 c8       	rjmp	80003c9c <_vfprintf_r+0x3cc>
80003c26:	fa c8 f9 50 	sub	r8,sp,-1712
80003c2a:	1a d8       	st.w	--sp,r8
80003c2c:	fa c8 fa b8 	sub	r8,sp,-1352
80003c30:	1a d8       	st.w	--sp,r8
80003c32:	fa c8 fb b4 	sub	r8,sp,-1100
80003c36:	02 9a       	mov	r10,r1
80003c38:	1a d8       	st.w	--sp,r8
80003c3a:	04 9c       	mov	r12,r2
80003c3c:	fa c8 f9 40 	sub	r8,sp,-1728
80003c40:	fa c9 ff b4 	sub	r9,sp,-76
80003c44:	fe b0 fc ae 	rcall	800035a0 <get_arg>
80003c48:	2f dd       	sub	sp,-12
80003c4a:	78 0c       	ld.w	r12,r12[0x0]
80003c4c:	50 2c       	stdsp	sp[0x8],r12
80003c4e:	c2 78       	rjmp	80003c9c <_vfprintf_r+0x3cc>
80003c50:	12 96       	mov	r6,r9
80003c52:	0e 94       	mov	r4,r7
80003c54:	fa c9 f9 44 	sub	r9,sp,-1724
80003c58:	f2 03 00 38 	add	r8,r9,r3<<0x3
80003c5c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80003c60:	50 28       	stdsp	sp[0x8],r8
80003c62:	c1 d8       	rjmp	80003c9c <_vfprintf_r+0x3cc>
80003c64:	41 08       	lddsp	r8,sp[0x40]
80003c66:	59 fa       	cp.w	r10,31
80003c68:	e0 89 00 14 	brgt	80003c90 <_vfprintf_r+0x3c0>
80003c6c:	f0 cb ff fc 	sub	r11,r8,-4
80003c70:	70 08       	ld.w	r8,r8[0x0]
80003c72:	51 0b       	stdsp	sp[0x40],r11
80003c74:	50 28       	stdsp	sp[0x8],r8
80003c76:	fa c6 f9 44 	sub	r6,sp,-1724
80003c7a:	40 2e       	lddsp	lr,sp[0x8]
80003c7c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80003c80:	f1 4e fd 88 	st.w	r8[-632],lr
80003c84:	2f fa       	sub	r10,-1
80003c86:	0e 94       	mov	r4,r7
80003c88:	fb 4a 06 b4 	st.w	sp[1716],r10
80003c8c:	12 96       	mov	r6,r9
80003c8e:	c0 78       	rjmp	80003c9c <_vfprintf_r+0x3cc>
80003c90:	70 0c       	ld.w	r12,r8[0x0]
80003c92:	0e 94       	mov	r4,r7
80003c94:	2f c8       	sub	r8,-4
80003c96:	50 2c       	stdsp	sp[0x8],r12
80003c98:	12 96       	mov	r6,r9
80003c9a:	51 08       	stdsp	sp[0x40],r8
80003c9c:	40 2b       	lddsp	r11,sp[0x8]
80003c9e:	58 0b       	cp.w	r11,0
80003ca0:	fe 95 fe f2 	brlt	80003a84 <_vfprintf_r+0x1b4>
80003ca4:	08 97       	mov	r7,r4
80003ca6:	cf 5a       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003ca8:	f2 09 00 29 	add	r9,r9,r9<<0x2
80003cac:	0f 38       	ld.ub	r8,r7++
80003cae:	f4 09 00 19 	add	r9,r10,r9<<0x1
80003cb2:	f0 ca 00 30 	sub	r10,r8,48
80003cb6:	58 9a       	cp.w	r10,9
80003cb8:	fe 98 ff f8 	brls	80003ca8 <_vfprintf_r+0x3d8>
80003cbc:	3f fa       	mov	r10,-1
80003cbe:	f2 0a 0c 49 	max	r9,r9,r10
80003cc2:	50 29       	stdsp	sp[0x8],r9
80003cc4:	ce 9a       	rjmp	80003a96 <_vfprintf_r+0x1c6>
80003cc6:	a7 b5       	sbr	r5,0x7
80003cc8:	ce 4a       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003cca:	30 09       	mov	r9,0
80003ccc:	23 08       	sub	r8,48
80003cce:	f2 09 00 29 	add	r9,r9,r9<<0x2
80003cd2:	f0 09 00 19 	add	r9,r8,r9<<0x1
80003cd6:	0f 38       	ld.ub	r8,r7++
80003cd8:	f0 ca 00 30 	sub	r10,r8,48
80003cdc:	58 9a       	cp.w	r10,9
80003cde:	fe 98 ff f7 	brls	80003ccc <_vfprintf_r+0x3fc>
80003ce2:	e0 48 00 24 	cp.w	r8,36
80003ce6:	fe 91 fe d7 	brne	80003a94 <_vfprintf_r+0x1c4>
80003cea:	e0 49 00 20 	cp.w	r9,32
80003cee:	e0 89 0d 6f 	brgt	800057cc <_vfprintf_r+0x1efc>
80003cf2:	f2 c3 00 01 	sub	r3,r9,1
80003cf6:	30 19       	mov	r9,1
80003cf8:	50 39       	stdsp	sp[0xc],r9
80003cfa:	cc ba       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003cfc:	a3 b5       	sbr	r5,0x3
80003cfe:	cc 9a       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003d00:	a7 a5       	sbr	r5,0x6
80003d02:	cc 7a       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003d04:	0a 98       	mov	r8,r5
80003d06:	a5 b5       	sbr	r5,0x5
80003d08:	a5 a8       	sbr	r8,0x4
80003d0a:	0f 89       	ld.ub	r9,r7[0x0]
80003d0c:	36 ce       	mov	lr,108
80003d0e:	fc 09 18 00 	cp.b	r9,lr
80003d12:	f7 b7 00 ff 	subeq	r7,-1
80003d16:	f0 05 17 10 	movne	r5,r8
80003d1a:	cb ba       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003d1c:	a5 b5       	sbr	r5,0x5
80003d1e:	cb 9a       	rjmp	80003a90 <_vfprintf_r+0x1c0>
80003d20:	50 a7       	stdsp	sp[0x28],r7
80003d22:	50 80       	stdsp	sp[0x20],r0
80003d24:	0c 97       	mov	r7,r6
80003d26:	10 90       	mov	r0,r8
80003d28:	06 96       	mov	r6,r3
80003d2a:	04 94       	mov	r4,r2
80003d2c:	40 93       	lddsp	r3,sp[0x24]
80003d2e:	02 92       	mov	r2,r1
80003d30:	0e 99       	mov	r9,r7
80003d32:	40 41       	lddsp	r1,sp[0x10]
80003d34:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003d38:	40 3c       	lddsp	r12,sp[0xc]
80003d3a:	58 0c       	cp.w	r12,0
80003d3c:	c1 d0       	breq	80003d76 <_vfprintf_r+0x4a6>
80003d3e:	10 36       	cp.w	r6,r8
80003d40:	c0 64       	brge	80003d4c <_vfprintf_r+0x47c>
80003d42:	fa cb f9 44 	sub	r11,sp,-1724
80003d46:	f6 06 00 36 	add	r6,r11,r6<<0x3
80003d4a:	c1 d8       	rjmp	80003d84 <_vfprintf_r+0x4b4>
80003d4c:	fa c8 f9 50 	sub	r8,sp,-1712
80003d50:	1a d8       	st.w	--sp,r8
80003d52:	fa c8 fa b8 	sub	r8,sp,-1352
80003d56:	1a d8       	st.w	--sp,r8
80003d58:	fa c8 fb b4 	sub	r8,sp,-1100
80003d5c:	1a d8       	st.w	--sp,r8
80003d5e:	fa c8 f9 40 	sub	r8,sp,-1728
80003d62:	fa c9 ff b4 	sub	r9,sp,-76
80003d66:	04 9a       	mov	r10,r2
80003d68:	0c 9b       	mov	r11,r6
80003d6a:	08 9c       	mov	r12,r4
80003d6c:	fe b0 fc 1a 	rcall	800035a0 <get_arg>
80003d70:	2f dd       	sub	sp,-12
80003d72:	19 b8       	ld.ub	r8,r12[0x3]
80003d74:	c2 28       	rjmp	80003db8 <_vfprintf_r+0x4e8>
80003d76:	2f f7       	sub	r7,-1
80003d78:	10 39       	cp.w	r9,r8
80003d7a:	c0 84       	brge	80003d8a <_vfprintf_r+0x4ba>
80003d7c:	fa ca f9 44 	sub	r10,sp,-1724
80003d80:	f4 06 00 36 	add	r6,r10,r6<<0x3
80003d84:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80003d88:	c1 88       	rjmp	80003db8 <_vfprintf_r+0x4e8>
80003d8a:	41 09       	lddsp	r9,sp[0x40]
80003d8c:	59 f8       	cp.w	r8,31
80003d8e:	e0 89 00 12 	brgt	80003db2 <_vfprintf_r+0x4e2>
80003d92:	f2 ca ff fc 	sub	r10,r9,-4
80003d96:	51 0a       	stdsp	sp[0x40],r10
80003d98:	72 09       	ld.w	r9,r9[0x0]
80003d9a:	fa c6 f9 44 	sub	r6,sp,-1724
80003d9e:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80003da2:	2f f8       	sub	r8,-1
80003da4:	f5 49 fd 88 	st.w	r10[-632],r9
80003da8:	fb 48 06 b4 	st.w	sp[1716],r8
80003dac:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80003db0:	c0 48       	rjmp	80003db8 <_vfprintf_r+0x4e8>
80003db2:	13 b8       	ld.ub	r8,r9[0x3]
80003db4:	2f c9       	sub	r9,-4
80003db6:	51 09       	stdsp	sp[0x40],r9
80003db8:	fb 68 06 60 	st.b	sp[1632],r8
80003dbc:	30 0e       	mov	lr,0
80003dbe:	30 08       	mov	r8,0
80003dc0:	30 12       	mov	r2,1
80003dc2:	fb 68 06 bb 	st.b	sp[1723],r8
80003dc6:	50 2e       	stdsp	sp[0x8],lr
80003dc8:	e0 8f 08 ad 	bral	80004f22 <_vfprintf_r+0x1652>
80003dcc:	50 a7       	stdsp	sp[0x28],r7
80003dce:	50 80       	stdsp	sp[0x20],r0
80003dd0:	0c 97       	mov	r7,r6
80003dd2:	04 94       	mov	r4,r2
80003dd4:	06 96       	mov	r6,r3
80003dd6:	02 92       	mov	r2,r1
80003dd8:	40 93       	lddsp	r3,sp[0x24]
80003dda:	10 90       	mov	r0,r8
80003ddc:	40 41       	lddsp	r1,sp[0x10]
80003dde:	a5 a5       	sbr	r5,0x4
80003de0:	c0 a8       	rjmp	80003df4 <_vfprintf_r+0x524>
80003de2:	50 a7       	stdsp	sp[0x28],r7
80003de4:	50 80       	stdsp	sp[0x20],r0
80003de6:	0c 97       	mov	r7,r6
80003de8:	04 94       	mov	r4,r2
80003dea:	06 96       	mov	r6,r3
80003dec:	02 92       	mov	r2,r1
80003dee:	40 93       	lddsp	r3,sp[0x24]
80003df0:	10 90       	mov	r0,r8
80003df2:	40 41       	lddsp	r1,sp[0x10]
80003df4:	ed b5 00 05 	bld	r5,0x5
80003df8:	c5 11       	brne	80003e9a <_vfprintf_r+0x5ca>
80003dfa:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003dfe:	40 3c       	lddsp	r12,sp[0xc]
80003e00:	58 0c       	cp.w	r12,0
80003e02:	c1 e0       	breq	80003e3e <_vfprintf_r+0x56e>
80003e04:	10 36       	cp.w	r6,r8
80003e06:	c0 64       	brge	80003e12 <_vfprintf_r+0x542>
80003e08:	fa cb f9 44 	sub	r11,sp,-1724
80003e0c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80003e10:	c2 08       	rjmp	80003e50 <_vfprintf_r+0x580>
80003e12:	fa c8 f9 50 	sub	r8,sp,-1712
80003e16:	1a d8       	st.w	--sp,r8
80003e18:	fa c8 fa b8 	sub	r8,sp,-1352
80003e1c:	0c 9b       	mov	r11,r6
80003e1e:	1a d8       	st.w	--sp,r8
80003e20:	fa c8 fb b4 	sub	r8,sp,-1100
80003e24:	1a d8       	st.w	--sp,r8
80003e26:	fa c9 ff b4 	sub	r9,sp,-76
80003e2a:	fa c8 f9 40 	sub	r8,sp,-1728
80003e2e:	04 9a       	mov	r10,r2
80003e30:	08 9c       	mov	r12,r4
80003e32:	fe b0 fb b7 	rcall	800035a0 <get_arg>
80003e36:	2f dd       	sub	sp,-12
80003e38:	78 1b       	ld.w	r11,r12[0x4]
80003e3a:	78 09       	ld.w	r9,r12[0x0]
80003e3c:	c2 b8       	rjmp	80003e92 <_vfprintf_r+0x5c2>
80003e3e:	ee ca ff ff 	sub	r10,r7,-1
80003e42:	10 37       	cp.w	r7,r8
80003e44:	c0 b4       	brge	80003e5a <_vfprintf_r+0x58a>
80003e46:	fa c9 f9 44 	sub	r9,sp,-1724
80003e4a:	14 97       	mov	r7,r10
80003e4c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80003e50:	ec fb fd 8c 	ld.w	r11,r6[-628]
80003e54:	ec f9 fd 88 	ld.w	r9,r6[-632]
80003e58:	c1 d8       	rjmp	80003e92 <_vfprintf_r+0x5c2>
80003e5a:	41 09       	lddsp	r9,sp[0x40]
80003e5c:	59 f8       	cp.w	r8,31
80003e5e:	e0 89 00 14 	brgt	80003e86 <_vfprintf_r+0x5b6>
80003e62:	f2 cb ff f8 	sub	r11,r9,-8
80003e66:	51 0b       	stdsp	sp[0x40],r11
80003e68:	fa c6 f9 44 	sub	r6,sp,-1724
80003e6c:	72 1b       	ld.w	r11,r9[0x4]
80003e6e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80003e72:	72 09       	ld.w	r9,r9[0x0]
80003e74:	f9 4b fd 8c 	st.w	r12[-628],r11
80003e78:	f9 49 fd 88 	st.w	r12[-632],r9
80003e7c:	2f f8       	sub	r8,-1
80003e7e:	14 97       	mov	r7,r10
80003e80:	fb 48 06 b4 	st.w	sp[1716],r8
80003e84:	c0 78       	rjmp	80003e92 <_vfprintf_r+0x5c2>
80003e86:	f2 c8 ff f8 	sub	r8,r9,-8
80003e8a:	72 1b       	ld.w	r11,r9[0x4]
80003e8c:	14 97       	mov	r7,r10
80003e8e:	51 08       	stdsp	sp[0x40],r8
80003e90:	72 09       	ld.w	r9,r9[0x0]
80003e92:	16 98       	mov	r8,r11
80003e94:	fa e9 00 00 	st.d	sp[0],r8
80003e98:	ca e8       	rjmp	80003ff4 <_vfprintf_r+0x724>
80003e9a:	ed b5 00 04 	bld	r5,0x4
80003e9e:	c1 71       	brne	80003ecc <_vfprintf_r+0x5fc>
80003ea0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003ea4:	40 3e       	lddsp	lr,sp[0xc]
80003ea6:	58 0e       	cp.w	lr,0
80003ea8:	c0 80       	breq	80003eb8 <_vfprintf_r+0x5e8>
80003eaa:	10 36       	cp.w	r6,r8
80003eac:	c6 94       	brge	80003f7e <_vfprintf_r+0x6ae>
80003eae:	fa cc f9 44 	sub	r12,sp,-1724
80003eb2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80003eb6:	c8 28       	rjmp	80003fba <_vfprintf_r+0x6ea>
80003eb8:	ee ca ff ff 	sub	r10,r7,-1
80003ebc:	10 37       	cp.w	r7,r8
80003ebe:	e0 84 00 81 	brge	80003fc0 <_vfprintf_r+0x6f0>
80003ec2:	fa cb f9 44 	sub	r11,sp,-1724
80003ec6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80003eca:	c7 78       	rjmp	80003fb8 <_vfprintf_r+0x6e8>
80003ecc:	ed b5 00 06 	bld	r5,0x6
80003ed0:	c4 b1       	brne	80003f66 <_vfprintf_r+0x696>
80003ed2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003ed6:	40 3c       	lddsp	r12,sp[0xc]
80003ed8:	58 0c       	cp.w	r12,0
80003eda:	c1 d0       	breq	80003f14 <_vfprintf_r+0x644>
80003edc:	10 36       	cp.w	r6,r8
80003ede:	c0 64       	brge	80003eea <_vfprintf_r+0x61a>
80003ee0:	fa cb f9 44 	sub	r11,sp,-1724
80003ee4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80003ee8:	c1 f8       	rjmp	80003f26 <_vfprintf_r+0x656>
80003eea:	fa c8 f9 50 	sub	r8,sp,-1712
80003eee:	1a d8       	st.w	--sp,r8
80003ef0:	fa c8 fa b8 	sub	r8,sp,-1352
80003ef4:	1a d8       	st.w	--sp,r8
80003ef6:	fa c8 fb b4 	sub	r8,sp,-1100
80003efa:	1a d8       	st.w	--sp,r8
80003efc:	fa c8 f9 40 	sub	r8,sp,-1728
80003f00:	fa c9 ff b4 	sub	r9,sp,-76
80003f04:	04 9a       	mov	r10,r2
80003f06:	0c 9b       	mov	r11,r6
80003f08:	08 9c       	mov	r12,r4
80003f0a:	fe b0 fb 4b 	rcall	800035a0 <get_arg>
80003f0e:	2f dd       	sub	sp,-12
80003f10:	98 18       	ld.sh	r8,r12[0x2]
80003f12:	c2 68       	rjmp	80003f5e <_vfprintf_r+0x68e>
80003f14:	ee ca ff ff 	sub	r10,r7,-1
80003f18:	10 37       	cp.w	r7,r8
80003f1a:	c0 94       	brge	80003f2c <_vfprintf_r+0x65c>
80003f1c:	fa c9 f9 44 	sub	r9,sp,-1724
80003f20:	14 97       	mov	r7,r10
80003f22:	f2 06 00 36 	add	r6,r9,r6<<0x3
80003f26:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80003f2a:	c1 a8       	rjmp	80003f5e <_vfprintf_r+0x68e>
80003f2c:	41 09       	lddsp	r9,sp[0x40]
80003f2e:	59 f8       	cp.w	r8,31
80003f30:	e0 89 00 13 	brgt	80003f56 <_vfprintf_r+0x686>
80003f34:	f2 cb ff fc 	sub	r11,r9,-4
80003f38:	51 0b       	stdsp	sp[0x40],r11
80003f3a:	72 09       	ld.w	r9,r9[0x0]
80003f3c:	fa c6 f9 44 	sub	r6,sp,-1724
80003f40:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80003f44:	2f f8       	sub	r8,-1
80003f46:	f7 49 fd 88 	st.w	r11[-632],r9
80003f4a:	fb 48 06 b4 	st.w	sp[1716],r8
80003f4e:	14 97       	mov	r7,r10
80003f50:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80003f54:	c0 58       	rjmp	80003f5e <_vfprintf_r+0x68e>
80003f56:	92 18       	ld.sh	r8,r9[0x2]
80003f58:	14 97       	mov	r7,r10
80003f5a:	2f c9       	sub	r9,-4
80003f5c:	51 09       	stdsp	sp[0x40],r9
80003f5e:	50 18       	stdsp	sp[0x4],r8
80003f60:	bf 58       	asr	r8,0x1f
80003f62:	50 08       	stdsp	sp[0x0],r8
80003f64:	c4 88       	rjmp	80003ff4 <_vfprintf_r+0x724>
80003f66:	fa f8 06 b4 	ld.w	r8,sp[1716]
80003f6a:	40 3c       	lddsp	r12,sp[0xc]
80003f6c:	58 0c       	cp.w	r12,0
80003f6e:	c1 d0       	breq	80003fa8 <_vfprintf_r+0x6d8>
80003f70:	10 36       	cp.w	r6,r8
80003f72:	c0 64       	brge	80003f7e <_vfprintf_r+0x6ae>
80003f74:	fa cb f9 44 	sub	r11,sp,-1724
80003f78:	f6 06 00 36 	add	r6,r11,r6<<0x3
80003f7c:	c1 f8       	rjmp	80003fba <_vfprintf_r+0x6ea>
80003f7e:	fa c8 f9 50 	sub	r8,sp,-1712
80003f82:	1a d8       	st.w	--sp,r8
80003f84:	fa c8 fa b8 	sub	r8,sp,-1352
80003f88:	0c 9b       	mov	r11,r6
80003f8a:	1a d8       	st.w	--sp,r8
80003f8c:	fa c8 fb b4 	sub	r8,sp,-1100
80003f90:	04 9a       	mov	r10,r2
80003f92:	1a d8       	st.w	--sp,r8
80003f94:	08 9c       	mov	r12,r4
80003f96:	fa c8 f9 40 	sub	r8,sp,-1728
80003f9a:	fa c9 ff b4 	sub	r9,sp,-76
80003f9e:	fe b0 fb 01 	rcall	800035a0 <get_arg>
80003fa2:	2f dd       	sub	sp,-12
80003fa4:	78 0b       	ld.w	r11,r12[0x0]
80003fa6:	c2 48       	rjmp	80003fee <_vfprintf_r+0x71e>
80003fa8:	ee ca ff ff 	sub	r10,r7,-1
80003fac:	10 37       	cp.w	r7,r8
80003fae:	c0 94       	brge	80003fc0 <_vfprintf_r+0x6f0>
80003fb0:	fa c9 f9 44 	sub	r9,sp,-1724
80003fb4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80003fb8:	14 97       	mov	r7,r10
80003fba:	ec fb fd 88 	ld.w	r11,r6[-632]
80003fbe:	c1 88       	rjmp	80003fee <_vfprintf_r+0x71e>
80003fc0:	41 09       	lddsp	r9,sp[0x40]
80003fc2:	59 f8       	cp.w	r8,31
80003fc4:	e0 89 00 11 	brgt	80003fe6 <_vfprintf_r+0x716>
80003fc8:	f2 cb ff fc 	sub	r11,r9,-4
80003fcc:	51 0b       	stdsp	sp[0x40],r11
80003fce:	fa c6 f9 44 	sub	r6,sp,-1724
80003fd2:	72 0b       	ld.w	r11,r9[0x0]
80003fd4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80003fd8:	f3 4b fd 88 	st.w	r9[-632],r11
80003fdc:	2f f8       	sub	r8,-1
80003fde:	14 97       	mov	r7,r10
80003fe0:	fb 48 06 b4 	st.w	sp[1716],r8
80003fe4:	c0 58       	rjmp	80003fee <_vfprintf_r+0x71e>
80003fe6:	72 0b       	ld.w	r11,r9[0x0]
80003fe8:	14 97       	mov	r7,r10
80003fea:	2f c9       	sub	r9,-4
80003fec:	51 09       	stdsp	sp[0x40],r9
80003fee:	50 1b       	stdsp	sp[0x4],r11
80003ff0:	bf 5b       	asr	r11,0x1f
80003ff2:	50 0b       	stdsp	sp[0x0],r11
80003ff4:	fa ea 00 00 	ld.d	r10,sp[0]
80003ff8:	58 0a       	cp.w	r10,0
80003ffa:	5c 2b       	cpc	r11
80003ffc:	c0 e4       	brge	80004018 <_vfprintf_r+0x748>
80003ffe:	30 08       	mov	r8,0
80004000:	fa ea 00 00 	ld.d	r10,sp[0]
80004004:	30 09       	mov	r9,0
80004006:	f0 0a 01 0a 	sub	r10,r8,r10
8000400a:	f2 0b 01 4b 	sbc	r11,r9,r11
8000400e:	32 d8       	mov	r8,45
80004010:	fa eb 00 00 	st.d	sp[0],r10
80004014:	fb 68 06 bb 	st.b	sp[1723],r8
80004018:	30 18       	mov	r8,1
8000401a:	e0 8f 06 fa 	bral	80004e0e <_vfprintf_r+0x153e>
8000401e:	50 a7       	stdsp	sp[0x28],r7
80004020:	50 80       	stdsp	sp[0x20],r0
80004022:	0c 97       	mov	r7,r6
80004024:	04 94       	mov	r4,r2
80004026:	06 96       	mov	r6,r3
80004028:	02 92       	mov	r2,r1
8000402a:	40 93       	lddsp	r3,sp[0x24]
8000402c:	10 90       	mov	r0,r8
8000402e:	40 41       	lddsp	r1,sp[0x10]
80004030:	0e 99       	mov	r9,r7
80004032:	ed b5 00 03 	bld	r5,0x3
80004036:	c4 11       	brne	800040b8 <_vfprintf_r+0x7e8>
80004038:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000403c:	40 3a       	lddsp	r10,sp[0xc]
8000403e:	58 0a       	cp.w	r10,0
80004040:	c1 90       	breq	80004072 <_vfprintf_r+0x7a2>
80004042:	10 36       	cp.w	r6,r8
80004044:	c6 45       	brlt	8000410c <_vfprintf_r+0x83c>
80004046:	fa c8 f9 50 	sub	r8,sp,-1712
8000404a:	1a d8       	st.w	--sp,r8
8000404c:	fa c8 fa b8 	sub	r8,sp,-1352
80004050:	1a d8       	st.w	--sp,r8
80004052:	fa c8 fb b4 	sub	r8,sp,-1100
80004056:	0c 9b       	mov	r11,r6
80004058:	1a d8       	st.w	--sp,r8
8000405a:	04 9a       	mov	r10,r2
8000405c:	fa c8 f9 40 	sub	r8,sp,-1728
80004060:	fa c9 ff b4 	sub	r9,sp,-76
80004064:	08 9c       	mov	r12,r4
80004066:	fe b0 fa 9d 	rcall	800035a0 <get_arg>
8000406a:	2f dd       	sub	sp,-12
8000406c:	78 16       	ld.w	r6,r12[0x4]
8000406e:	50 76       	stdsp	sp[0x1c],r6
80004070:	c4 88       	rjmp	80004100 <_vfprintf_r+0x830>
80004072:	2f f7       	sub	r7,-1
80004074:	10 39       	cp.w	r9,r8
80004076:	c0 c4       	brge	8000408e <_vfprintf_r+0x7be>
80004078:	fa ce f9 44 	sub	lr,sp,-1724
8000407c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004080:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004084:	50 7c       	stdsp	sp[0x1c],r12
80004086:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000408a:	50 56       	stdsp	sp[0x14],r6
8000408c:	c6 68       	rjmp	80004158 <_vfprintf_r+0x888>
8000408e:	41 09       	lddsp	r9,sp[0x40]
80004090:	59 f8       	cp.w	r8,31
80004092:	e0 89 00 10 	brgt	800040b2 <_vfprintf_r+0x7e2>
80004096:	f2 ca ff f8 	sub	r10,r9,-8
8000409a:	72 1b       	ld.w	r11,r9[0x4]
8000409c:	51 0a       	stdsp	sp[0x40],r10
8000409e:	72 09       	ld.w	r9,r9[0x0]
800040a0:	fa ca f9 44 	sub	r10,sp,-1724
800040a4:	50 7b       	stdsp	sp[0x1c],r11
800040a6:	50 59       	stdsp	sp[0x14],r9
800040a8:	f4 08 00 39 	add	r9,r10,r8<<0x3
800040ac:	40 5b       	lddsp	r11,sp[0x14]
800040ae:	40 7a       	lddsp	r10,sp[0x1c]
800040b0:	c4 78       	rjmp	8000413e <_vfprintf_r+0x86e>
800040b2:	72 18       	ld.w	r8,r9[0x4]
800040b4:	50 78       	stdsp	sp[0x1c],r8
800040b6:	c4 c8       	rjmp	8000414e <_vfprintf_r+0x87e>
800040b8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800040bc:	40 3e       	lddsp	lr,sp[0xc]
800040be:	58 0e       	cp.w	lr,0
800040c0:	c2 30       	breq	80004106 <_vfprintf_r+0x836>
800040c2:	10 36       	cp.w	r6,r8
800040c4:	c0 94       	brge	800040d6 <_vfprintf_r+0x806>
800040c6:	fa cc f9 44 	sub	r12,sp,-1724
800040ca:	f8 06 00 36 	add	r6,r12,r6<<0x3
800040ce:	ec fb fd 8c 	ld.w	r11,r6[-628]
800040d2:	50 7b       	stdsp	sp[0x1c],r11
800040d4:	cd 9b       	rjmp	80004086 <_vfprintf_r+0x7b6>
800040d6:	fa c8 f9 50 	sub	r8,sp,-1712
800040da:	1a d8       	st.w	--sp,r8
800040dc:	fa c8 fa b8 	sub	r8,sp,-1352
800040e0:	04 9a       	mov	r10,r2
800040e2:	1a d8       	st.w	--sp,r8
800040e4:	fa c8 fb b4 	sub	r8,sp,-1100
800040e8:	0c 9b       	mov	r11,r6
800040ea:	1a d8       	st.w	--sp,r8
800040ec:	08 9c       	mov	r12,r4
800040ee:	fa c8 f9 40 	sub	r8,sp,-1728
800040f2:	fa c9 ff b4 	sub	r9,sp,-76
800040f6:	fe b0 fa 55 	rcall	800035a0 <get_arg>
800040fa:	2f dd       	sub	sp,-12
800040fc:	78 1a       	ld.w	r10,r12[0x4]
800040fe:	50 7a       	stdsp	sp[0x1c],r10
80004100:	78 0c       	ld.w	r12,r12[0x0]
80004102:	50 5c       	stdsp	sp[0x14],r12
80004104:	c2 a8       	rjmp	80004158 <_vfprintf_r+0x888>
80004106:	2f f7       	sub	r7,-1
80004108:	10 39       	cp.w	r9,r8
8000410a:	c0 94       	brge	8000411c <_vfprintf_r+0x84c>
8000410c:	fa c9 f9 44 	sub	r9,sp,-1724
80004110:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004114:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80004118:	50 78       	stdsp	sp[0x1c],r8
8000411a:	cb 6b       	rjmp	80004086 <_vfprintf_r+0x7b6>
8000411c:	41 09       	lddsp	r9,sp[0x40]
8000411e:	59 f8       	cp.w	r8,31
80004120:	e0 89 00 15 	brgt	8000414a <_vfprintf_r+0x87a>
80004124:	f2 ca ff f8 	sub	r10,r9,-8
80004128:	72 16       	ld.w	r6,r9[0x4]
8000412a:	72 09       	ld.w	r9,r9[0x0]
8000412c:	51 0a       	stdsp	sp[0x40],r10
8000412e:	50 59       	stdsp	sp[0x14],r9
80004130:	fa ce f9 44 	sub	lr,sp,-1724
80004134:	50 76       	stdsp	sp[0x1c],r6
80004136:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000413a:	40 5b       	lddsp	r11,sp[0x14]
8000413c:	0c 9a       	mov	r10,r6
8000413e:	f2 eb fd 88 	st.d	r9[-632],r10
80004142:	2f f8       	sub	r8,-1
80004144:	fb 48 06 b4 	st.w	sp[1716],r8
80004148:	c0 88       	rjmp	80004158 <_vfprintf_r+0x888>
8000414a:	72 1c       	ld.w	r12,r9[0x4]
8000414c:	50 7c       	stdsp	sp[0x1c],r12
8000414e:	f2 c8 ff f8 	sub	r8,r9,-8
80004152:	51 08       	stdsp	sp[0x40],r8
80004154:	72 09       	ld.w	r9,r9[0x0]
80004156:	50 59       	stdsp	sp[0x14],r9
80004158:	40 5b       	lddsp	r11,sp[0x14]
8000415a:	40 7a       	lddsp	r10,sp[0x1c]
8000415c:	e0 a0 1c de 	rcall	80007b18 <__isinfd>
80004160:	18 96       	mov	r6,r12
80004162:	c1 70       	breq	80004190 <_vfprintf_r+0x8c0>
80004164:	30 08       	mov	r8,0
80004166:	30 09       	mov	r9,0
80004168:	40 5b       	lddsp	r11,sp[0x14]
8000416a:	40 7a       	lddsp	r10,sp[0x1c]
8000416c:	e0 a0 21 cc 	rcall	80008504 <__avr32_f64_cmp_lt>
80004170:	c0 40       	breq	80004178 <_vfprintf_r+0x8a8>
80004172:	32 d8       	mov	r8,45
80004174:	fb 68 06 bb 	st.b	sp[1723],r8
80004178:	fe c8 ad 28 	sub	r8,pc,-21208
8000417c:	fe c6 ad 28 	sub	r6,pc,-21208
80004180:	a7 d5       	cbr	r5,0x7
80004182:	e0 40 00 47 	cp.w	r0,71
80004186:	f0 06 17 a0 	movle	r6,r8
8000418a:	30 32       	mov	r2,3
8000418c:	e0 8f 06 ce 	bral	80004f28 <_vfprintf_r+0x1658>
80004190:	40 5b       	lddsp	r11,sp[0x14]
80004192:	40 7a       	lddsp	r10,sp[0x1c]
80004194:	e0 a0 1c d7 	rcall	80007b42 <__isnand>
80004198:	c0 e0       	breq	800041b4 <_vfprintf_r+0x8e4>
8000419a:	50 26       	stdsp	sp[0x8],r6
8000419c:	fe c8 ad 44 	sub	r8,pc,-21180
800041a0:	fe c6 ad 44 	sub	r6,pc,-21180
800041a4:	a7 d5       	cbr	r5,0x7
800041a6:	e0 40 00 47 	cp.w	r0,71
800041aa:	f0 06 17 a0 	movle	r6,r8
800041ae:	30 32       	mov	r2,3
800041b0:	e0 8f 06 c2 	bral	80004f34 <_vfprintf_r+0x1664>
800041b4:	40 2a       	lddsp	r10,sp[0x8]
800041b6:	5b fa       	cp.w	r10,-1
800041b8:	c0 41       	brne	800041c0 <_vfprintf_r+0x8f0>
800041ba:	30 69       	mov	r9,6
800041bc:	50 29       	stdsp	sp[0x8],r9
800041be:	c1 18       	rjmp	800041e0 <_vfprintf_r+0x910>
800041c0:	e0 40 00 47 	cp.w	r0,71
800041c4:	5f 09       	sreq	r9
800041c6:	e0 40 00 67 	cp.w	r0,103
800041ca:	5f 08       	sreq	r8
800041cc:	f3 e8 10 08 	or	r8,r9,r8
800041d0:	f8 08 18 00 	cp.b	r8,r12
800041d4:	c0 60       	breq	800041e0 <_vfprintf_r+0x910>
800041d6:	40 28       	lddsp	r8,sp[0x8]
800041d8:	58 08       	cp.w	r8,0
800041da:	f9 b8 00 01 	moveq	r8,1
800041de:	50 28       	stdsp	sp[0x8],r8
800041e0:	40 78       	lddsp	r8,sp[0x1c]
800041e2:	40 59       	lddsp	r9,sp[0x14]
800041e4:	fa e9 06 94 	st.d	sp[1684],r8
800041e8:	a9 a5       	sbr	r5,0x8
800041ea:	fa f8 06 94 	ld.w	r8,sp[1684]
800041ee:	58 08       	cp.w	r8,0
800041f0:	c0 65       	brlt	800041fc <_vfprintf_r+0x92c>
800041f2:	40 5e       	lddsp	lr,sp[0x14]
800041f4:	30 0c       	mov	r12,0
800041f6:	50 6e       	stdsp	sp[0x18],lr
800041f8:	50 9c       	stdsp	sp[0x24],r12
800041fa:	c0 78       	rjmp	80004208 <_vfprintf_r+0x938>
800041fc:	40 5b       	lddsp	r11,sp[0x14]
800041fe:	32 da       	mov	r10,45
80004200:	ee 1b 80 00 	eorh	r11,0x8000
80004204:	50 9a       	stdsp	sp[0x24],r10
80004206:	50 6b       	stdsp	sp[0x18],r11
80004208:	e0 40 00 46 	cp.w	r0,70
8000420c:	5f 09       	sreq	r9
8000420e:	e0 40 00 66 	cp.w	r0,102
80004212:	5f 08       	sreq	r8
80004214:	f3 e8 10 08 	or	r8,r9,r8
80004218:	50 48       	stdsp	sp[0x10],r8
8000421a:	c0 40       	breq	80004222 <_vfprintf_r+0x952>
8000421c:	40 22       	lddsp	r2,sp[0x8]
8000421e:	30 39       	mov	r9,3
80004220:	c1 08       	rjmp	80004240 <_vfprintf_r+0x970>
80004222:	e0 40 00 45 	cp.w	r0,69
80004226:	5f 09       	sreq	r9
80004228:	e0 40 00 65 	cp.w	r0,101
8000422c:	5f 08       	sreq	r8
8000422e:	40 22       	lddsp	r2,sp[0x8]
80004230:	10 49       	or	r9,r8
80004232:	2f f2       	sub	r2,-1
80004234:	40 46       	lddsp	r6,sp[0x10]
80004236:	ec 09 18 00 	cp.b	r9,r6
8000423a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000423e:	30 29       	mov	r9,2
80004240:	fa c8 f9 5c 	sub	r8,sp,-1700
80004244:	1a d8       	st.w	--sp,r8
80004246:	fa c8 f9 54 	sub	r8,sp,-1708
8000424a:	1a d8       	st.w	--sp,r8
8000424c:	fa c8 f9 4c 	sub	r8,sp,-1716
80004250:	08 9c       	mov	r12,r4
80004252:	1a d8       	st.w	--sp,r8
80004254:	04 98       	mov	r8,r2
80004256:	40 9b       	lddsp	r11,sp[0x24]
80004258:	40 aa       	lddsp	r10,sp[0x28]
8000425a:	e0 a0 0b c3 	rcall	800059e0 <_dtoa_r>
8000425e:	e0 40 00 47 	cp.w	r0,71
80004262:	5f 19       	srne	r9
80004264:	e0 40 00 67 	cp.w	r0,103
80004268:	5f 18       	srne	r8
8000426a:	18 96       	mov	r6,r12
8000426c:	2f dd       	sub	sp,-12
8000426e:	f3 e8 00 08 	and	r8,r9,r8
80004272:	c0 41       	brne	8000427a <_vfprintf_r+0x9aa>
80004274:	ed b5 00 00 	bld	r5,0x0
80004278:	c3 01       	brne	800042d8 <_vfprintf_r+0xa08>
8000427a:	ec 02 00 0e 	add	lr,r6,r2
8000427e:	50 3e       	stdsp	sp[0xc],lr
80004280:	40 4c       	lddsp	r12,sp[0x10]
80004282:	58 0c       	cp.w	r12,0
80004284:	c1 50       	breq	800042ae <_vfprintf_r+0x9de>
80004286:	0d 89       	ld.ub	r9,r6[0x0]
80004288:	33 08       	mov	r8,48
8000428a:	f0 09 18 00 	cp.b	r9,r8
8000428e:	c0 b1       	brne	800042a4 <_vfprintf_r+0x9d4>
80004290:	30 08       	mov	r8,0
80004292:	30 09       	mov	r9,0
80004294:	40 6b       	lddsp	r11,sp[0x18]
80004296:	40 7a       	lddsp	r10,sp[0x1c]
80004298:	e0 a0 20 ef 	rcall	80008476 <__avr32_f64_cmp_eq>
8000429c:	fb b2 00 01 	rsubeq	r2,1
800042a0:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
800042a4:	40 3b       	lddsp	r11,sp[0xc]
800042a6:	fa f8 06 ac 	ld.w	r8,sp[1708]
800042aa:	10 0b       	add	r11,r8
800042ac:	50 3b       	stdsp	sp[0xc],r11
800042ae:	40 6b       	lddsp	r11,sp[0x18]
800042b0:	30 08       	mov	r8,0
800042b2:	30 09       	mov	r9,0
800042b4:	40 7a       	lddsp	r10,sp[0x1c]
800042b6:	e0 a0 20 e0 	rcall	80008476 <__avr32_f64_cmp_eq>
800042ba:	c0 90       	breq	800042cc <_vfprintf_r+0x9fc>
800042bc:	40 3a       	lddsp	r10,sp[0xc]
800042be:	fb 4a 06 a4 	st.w	sp[1700],r10
800042c2:	c0 58       	rjmp	800042cc <_vfprintf_r+0x9fc>
800042c4:	10 c9       	st.b	r8++,r9
800042c6:	fb 48 06 a4 	st.w	sp[1700],r8
800042ca:	c0 28       	rjmp	800042ce <_vfprintf_r+0x9fe>
800042cc:	33 09       	mov	r9,48
800042ce:	fa f8 06 a4 	ld.w	r8,sp[1700]
800042d2:	40 3e       	lddsp	lr,sp[0xc]
800042d4:	1c 38       	cp.w	r8,lr
800042d6:	cf 73       	brcs	800042c4 <_vfprintf_r+0x9f4>
800042d8:	e0 40 00 47 	cp.w	r0,71
800042dc:	5f 09       	sreq	r9
800042de:	e0 40 00 67 	cp.w	r0,103
800042e2:	5f 08       	sreq	r8
800042e4:	f3 e8 10 08 	or	r8,r9,r8
800042e8:	fa f9 06 a4 	ld.w	r9,sp[1700]
800042ec:	0c 19       	sub	r9,r6
800042ee:	50 69       	stdsp	sp[0x18],r9
800042f0:	58 08       	cp.w	r8,0
800042f2:	c0 b0       	breq	80004308 <_vfprintf_r+0xa38>
800042f4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800042f8:	5b d8       	cp.w	r8,-3
800042fa:	c0 55       	brlt	80004304 <_vfprintf_r+0xa34>
800042fc:	40 2c       	lddsp	r12,sp[0x8]
800042fe:	18 38       	cp.w	r8,r12
80004300:	e0 8a 00 6a 	brle	800043d4 <_vfprintf_r+0xb04>
80004304:	20 20       	sub	r0,2
80004306:	c0 58       	rjmp	80004310 <_vfprintf_r+0xa40>
80004308:	e0 40 00 65 	cp.w	r0,101
8000430c:	e0 89 00 46 	brgt	80004398 <_vfprintf_r+0xac8>
80004310:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004314:	fb 60 06 9c 	st.b	sp[1692],r0
80004318:	20 1b       	sub	r11,1
8000431a:	fb 4b 06 ac 	st.w	sp[1708],r11
8000431e:	c0 47       	brpl	80004326 <_vfprintf_r+0xa56>
80004320:	5c 3b       	neg	r11
80004322:	32 d8       	mov	r8,45
80004324:	c0 28       	rjmp	80004328 <_vfprintf_r+0xa58>
80004326:	32 b8       	mov	r8,43
80004328:	fb 68 06 9d 	st.b	sp[1693],r8
8000432c:	58 9b       	cp.w	r11,9
8000432e:	e0 8a 00 1d 	brle	80004368 <_vfprintf_r+0xa98>
80004332:	fa c9 fa 35 	sub	r9,sp,-1483
80004336:	30 aa       	mov	r10,10
80004338:	12 98       	mov	r8,r9
8000433a:	0e 9c       	mov	r12,r7
8000433c:	0c 92       	mov	r2,r6
8000433e:	f6 0a 0c 06 	divs	r6,r11,r10
80004342:	0e 9b       	mov	r11,r7
80004344:	2d 0b       	sub	r11,-48
80004346:	10 fb       	st.b	--r8,r11
80004348:	0c 9b       	mov	r11,r6
8000434a:	58 96       	cp.w	r6,9
8000434c:	fe 99 ff f9 	brgt	8000433e <_vfprintf_r+0xa6e>
80004350:	2d 0b       	sub	r11,-48
80004352:	18 97       	mov	r7,r12
80004354:	04 96       	mov	r6,r2
80004356:	10 fb       	st.b	--r8,r11
80004358:	fa ca f9 62 	sub	r10,sp,-1694
8000435c:	c0 38       	rjmp	80004362 <_vfprintf_r+0xa92>
8000435e:	11 3b       	ld.ub	r11,r8++
80004360:	14 cb       	st.b	r10++,r11
80004362:	12 38       	cp.w	r8,r9
80004364:	cf d3       	brcs	8000435e <_vfprintf_r+0xa8e>
80004366:	c0 98       	rjmp	80004378 <_vfprintf_r+0xaa8>
80004368:	2d 0b       	sub	r11,-48
8000436a:	33 08       	mov	r8,48
8000436c:	fb 6b 06 9f 	st.b	sp[1695],r11
80004370:	fb 68 06 9e 	st.b	sp[1694],r8
80004374:	fa ca f9 60 	sub	r10,sp,-1696
80004378:	fa c8 f9 64 	sub	r8,sp,-1692
8000437c:	f4 08 01 08 	sub	r8,r10,r8
80004380:	50 e8       	stdsp	sp[0x38],r8
80004382:	10 92       	mov	r2,r8
80004384:	40 6b       	lddsp	r11,sp[0x18]
80004386:	16 02       	add	r2,r11
80004388:	58 1b       	cp.w	r11,1
8000438a:	e0 89 00 05 	brgt	80004394 <_vfprintf_r+0xac4>
8000438e:	ed b5 00 00 	bld	r5,0x0
80004392:	c3 51       	brne	800043fc <_vfprintf_r+0xb2c>
80004394:	2f f2       	sub	r2,-1
80004396:	c3 38       	rjmp	800043fc <_vfprintf_r+0xb2c>
80004398:	e0 40 00 66 	cp.w	r0,102
8000439c:	c1 c1       	brne	800043d4 <_vfprintf_r+0xb04>
8000439e:	fa f2 06 ac 	ld.w	r2,sp[1708]
800043a2:	58 02       	cp.w	r2,0
800043a4:	e0 8a 00 0c 	brle	800043bc <_vfprintf_r+0xaec>
800043a8:	40 2a       	lddsp	r10,sp[0x8]
800043aa:	58 0a       	cp.w	r10,0
800043ac:	c0 41       	brne	800043b4 <_vfprintf_r+0xae4>
800043ae:	ed b5 00 00 	bld	r5,0x0
800043b2:	c2 51       	brne	800043fc <_vfprintf_r+0xb2c>
800043b4:	2f f2       	sub	r2,-1
800043b6:	40 29       	lddsp	r9,sp[0x8]
800043b8:	12 02       	add	r2,r9
800043ba:	c0 b8       	rjmp	800043d0 <_vfprintf_r+0xb00>
800043bc:	40 28       	lddsp	r8,sp[0x8]
800043be:	58 08       	cp.w	r8,0
800043c0:	c0 61       	brne	800043cc <_vfprintf_r+0xafc>
800043c2:	ed b5 00 00 	bld	r5,0x0
800043c6:	c0 30       	breq	800043cc <_vfprintf_r+0xafc>
800043c8:	30 12       	mov	r2,1
800043ca:	c1 98       	rjmp	800043fc <_vfprintf_r+0xb2c>
800043cc:	40 22       	lddsp	r2,sp[0x8]
800043ce:	2f e2       	sub	r2,-2
800043d0:	36 60       	mov	r0,102
800043d2:	c1 58       	rjmp	800043fc <_vfprintf_r+0xb2c>
800043d4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800043d8:	40 6e       	lddsp	lr,sp[0x18]
800043da:	1c 32       	cp.w	r2,lr
800043dc:	c0 65       	brlt	800043e8 <_vfprintf_r+0xb18>
800043de:	ed b5 00 00 	bld	r5,0x0
800043e2:	f7 b2 00 ff 	subeq	r2,-1
800043e6:	c0 a8       	rjmp	800043fa <_vfprintf_r+0xb2a>
800043e8:	e4 08 11 02 	rsub	r8,r2,2
800043ec:	40 6c       	lddsp	r12,sp[0x18]
800043ee:	58 02       	cp.w	r2,0
800043f0:	f0 02 17 a0 	movle	r2,r8
800043f4:	f9 b2 09 01 	movgt	r2,1
800043f8:	18 02       	add	r2,r12
800043fa:	36 70       	mov	r0,103
800043fc:	40 9b       	lddsp	r11,sp[0x24]
800043fe:	58 0b       	cp.w	r11,0
80004400:	e0 80 05 94 	breq	80004f28 <_vfprintf_r+0x1658>
80004404:	32 d8       	mov	r8,45
80004406:	fb 68 06 bb 	st.b	sp[1723],r8
8000440a:	e0 8f 05 93 	bral	80004f30 <_vfprintf_r+0x1660>
8000440e:	50 a7       	stdsp	sp[0x28],r7
80004410:	04 94       	mov	r4,r2
80004412:	0c 97       	mov	r7,r6
80004414:	02 92       	mov	r2,r1
80004416:	06 96       	mov	r6,r3
80004418:	40 41       	lddsp	r1,sp[0x10]
8000441a:	40 93       	lddsp	r3,sp[0x24]
8000441c:	0e 99       	mov	r9,r7
8000441e:	ed b5 00 05 	bld	r5,0x5
80004422:	c4 81       	brne	800044b2 <_vfprintf_r+0xbe2>
80004424:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004428:	40 3e       	lddsp	lr,sp[0xc]
8000442a:	58 0e       	cp.w	lr,0
8000442c:	c1 d0       	breq	80004466 <_vfprintf_r+0xb96>
8000442e:	10 36       	cp.w	r6,r8
80004430:	c0 64       	brge	8000443c <_vfprintf_r+0xb6c>
80004432:	fa cc f9 44 	sub	r12,sp,-1724
80004436:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000443a:	c1 d8       	rjmp	80004474 <_vfprintf_r+0xba4>
8000443c:	fa c8 f9 50 	sub	r8,sp,-1712
80004440:	1a d8       	st.w	--sp,r8
80004442:	fa c8 fa b8 	sub	r8,sp,-1352
80004446:	04 9a       	mov	r10,r2
80004448:	1a d8       	st.w	--sp,r8
8000444a:	fa c8 fb b4 	sub	r8,sp,-1100
8000444e:	0c 9b       	mov	r11,r6
80004450:	1a d8       	st.w	--sp,r8
80004452:	08 9c       	mov	r12,r4
80004454:	fa c8 f9 40 	sub	r8,sp,-1728
80004458:	fa c9 ff b4 	sub	r9,sp,-76
8000445c:	fe b0 f8 a2 	rcall	800035a0 <get_arg>
80004460:	2f dd       	sub	sp,-12
80004462:	78 0a       	ld.w	r10,r12[0x0]
80004464:	c2 08       	rjmp	800044a4 <_vfprintf_r+0xbd4>
80004466:	2f f7       	sub	r7,-1
80004468:	10 39       	cp.w	r9,r8
8000446a:	c0 84       	brge	8000447a <_vfprintf_r+0xbaa>
8000446c:	fa cb f9 44 	sub	r11,sp,-1724
80004470:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004474:	ec fa fd 88 	ld.w	r10,r6[-632]
80004478:	c1 68       	rjmp	800044a4 <_vfprintf_r+0xbd4>
8000447a:	41 09       	lddsp	r9,sp[0x40]
8000447c:	59 f8       	cp.w	r8,31
8000447e:	e0 89 00 10 	brgt	8000449e <_vfprintf_r+0xbce>
80004482:	f2 ca ff fc 	sub	r10,r9,-4
80004486:	51 0a       	stdsp	sp[0x40],r10
80004488:	fa c6 f9 44 	sub	r6,sp,-1724
8000448c:	72 0a       	ld.w	r10,r9[0x0]
8000448e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004492:	f3 4a fd 88 	st.w	r9[-632],r10
80004496:	2f f8       	sub	r8,-1
80004498:	fb 48 06 b4 	st.w	sp[1716],r8
8000449c:	c0 48       	rjmp	800044a4 <_vfprintf_r+0xbd4>
8000449e:	72 0a       	ld.w	r10,r9[0x0]
800044a0:	2f c9       	sub	r9,-4
800044a2:	51 09       	stdsp	sp[0x40],r9
800044a4:	40 be       	lddsp	lr,sp[0x2c]
800044a6:	1c 98       	mov	r8,lr
800044a8:	95 1e       	st.w	r10[0x4],lr
800044aa:	bf 58       	asr	r8,0x1f
800044ac:	95 08       	st.w	r10[0x0],r8
800044ae:	fe 9f fa 9f 	bral	800039ec <_vfprintf_r+0x11c>
800044b2:	ed b5 00 04 	bld	r5,0x4
800044b6:	c4 80       	breq	80004546 <_vfprintf_r+0xc76>
800044b8:	e2 15 00 40 	andl	r5,0x40,COH
800044bc:	c4 50       	breq	80004546 <_vfprintf_r+0xc76>
800044be:	fa f8 06 b4 	ld.w	r8,sp[1716]
800044c2:	40 3c       	lddsp	r12,sp[0xc]
800044c4:	58 0c       	cp.w	r12,0
800044c6:	c1 d0       	breq	80004500 <_vfprintf_r+0xc30>
800044c8:	10 36       	cp.w	r6,r8
800044ca:	c0 64       	brge	800044d6 <_vfprintf_r+0xc06>
800044cc:	fa cb f9 44 	sub	r11,sp,-1724
800044d0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800044d4:	c1 d8       	rjmp	8000450e <_vfprintf_r+0xc3e>
800044d6:	fa c8 f9 50 	sub	r8,sp,-1712
800044da:	1a d8       	st.w	--sp,r8
800044dc:	fa c8 fa b8 	sub	r8,sp,-1352
800044e0:	04 9a       	mov	r10,r2
800044e2:	1a d8       	st.w	--sp,r8
800044e4:	fa c8 fb b4 	sub	r8,sp,-1100
800044e8:	0c 9b       	mov	r11,r6
800044ea:	1a d8       	st.w	--sp,r8
800044ec:	08 9c       	mov	r12,r4
800044ee:	fa c8 f9 40 	sub	r8,sp,-1728
800044f2:	fa c9 ff b4 	sub	r9,sp,-76
800044f6:	fe b0 f8 55 	rcall	800035a0 <get_arg>
800044fa:	2f dd       	sub	sp,-12
800044fc:	78 0a       	ld.w	r10,r12[0x0]
800044fe:	c2 08       	rjmp	8000453e <_vfprintf_r+0xc6e>
80004500:	2f f7       	sub	r7,-1
80004502:	10 39       	cp.w	r9,r8
80004504:	c0 84       	brge	80004514 <_vfprintf_r+0xc44>
80004506:	fa ca f9 44 	sub	r10,sp,-1724
8000450a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000450e:	ec fa fd 88 	ld.w	r10,r6[-632]
80004512:	c1 68       	rjmp	8000453e <_vfprintf_r+0xc6e>
80004514:	41 09       	lddsp	r9,sp[0x40]
80004516:	59 f8       	cp.w	r8,31
80004518:	e0 89 00 10 	brgt	80004538 <_vfprintf_r+0xc68>
8000451c:	f2 ca ff fc 	sub	r10,r9,-4
80004520:	51 0a       	stdsp	sp[0x40],r10
80004522:	fa c6 f9 44 	sub	r6,sp,-1724
80004526:	72 0a       	ld.w	r10,r9[0x0]
80004528:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000452c:	f3 4a fd 88 	st.w	r9[-632],r10
80004530:	2f f8       	sub	r8,-1
80004532:	fb 48 06 b4 	st.w	sp[1716],r8
80004536:	c0 48       	rjmp	8000453e <_vfprintf_r+0xc6e>
80004538:	72 0a       	ld.w	r10,r9[0x0]
8000453a:	2f c9       	sub	r9,-4
8000453c:	51 09       	stdsp	sp[0x40],r9
8000453e:	40 be       	lddsp	lr,sp[0x2c]
80004540:	b4 0e       	st.h	r10[0x0],lr
80004542:	fe 9f fa 55 	bral	800039ec <_vfprintf_r+0x11c>
80004546:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000454a:	40 3c       	lddsp	r12,sp[0xc]
8000454c:	58 0c       	cp.w	r12,0
8000454e:	c1 d0       	breq	80004588 <_vfprintf_r+0xcb8>
80004550:	10 36       	cp.w	r6,r8
80004552:	c0 64       	brge	8000455e <_vfprintf_r+0xc8e>
80004554:	fa cb f9 44 	sub	r11,sp,-1724
80004558:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000455c:	c1 d8       	rjmp	80004596 <_vfprintf_r+0xcc6>
8000455e:	fa c8 f9 50 	sub	r8,sp,-1712
80004562:	1a d8       	st.w	--sp,r8
80004564:	fa c8 fa b8 	sub	r8,sp,-1352
80004568:	04 9a       	mov	r10,r2
8000456a:	1a d8       	st.w	--sp,r8
8000456c:	fa c8 fb b4 	sub	r8,sp,-1100
80004570:	0c 9b       	mov	r11,r6
80004572:	1a d8       	st.w	--sp,r8
80004574:	08 9c       	mov	r12,r4
80004576:	fa c8 f9 40 	sub	r8,sp,-1728
8000457a:	fa c9 ff b4 	sub	r9,sp,-76
8000457e:	fe b0 f8 11 	rcall	800035a0 <get_arg>
80004582:	2f dd       	sub	sp,-12
80004584:	78 0a       	ld.w	r10,r12[0x0]
80004586:	c2 08       	rjmp	800045c6 <_vfprintf_r+0xcf6>
80004588:	2f f7       	sub	r7,-1
8000458a:	10 39       	cp.w	r9,r8
8000458c:	c0 84       	brge	8000459c <_vfprintf_r+0xccc>
8000458e:	fa ca f9 44 	sub	r10,sp,-1724
80004592:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004596:	ec fa fd 88 	ld.w	r10,r6[-632]
8000459a:	c1 68       	rjmp	800045c6 <_vfprintf_r+0xcf6>
8000459c:	41 09       	lddsp	r9,sp[0x40]
8000459e:	59 f8       	cp.w	r8,31
800045a0:	e0 89 00 10 	brgt	800045c0 <_vfprintf_r+0xcf0>
800045a4:	f2 ca ff fc 	sub	r10,r9,-4
800045a8:	51 0a       	stdsp	sp[0x40],r10
800045aa:	fa c6 f9 44 	sub	r6,sp,-1724
800045ae:	72 0a       	ld.w	r10,r9[0x0]
800045b0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800045b4:	f3 4a fd 88 	st.w	r9[-632],r10
800045b8:	2f f8       	sub	r8,-1
800045ba:	fb 48 06 b4 	st.w	sp[1716],r8
800045be:	c0 48       	rjmp	800045c6 <_vfprintf_r+0xcf6>
800045c0:	72 0a       	ld.w	r10,r9[0x0]
800045c2:	2f c9       	sub	r9,-4
800045c4:	51 09       	stdsp	sp[0x40],r9
800045c6:	40 be       	lddsp	lr,sp[0x2c]
800045c8:	95 0e       	st.w	r10[0x0],lr
800045ca:	fe 9f fa 11 	bral	800039ec <_vfprintf_r+0x11c>
800045ce:	50 a7       	stdsp	sp[0x28],r7
800045d0:	50 80       	stdsp	sp[0x20],r0
800045d2:	0c 97       	mov	r7,r6
800045d4:	04 94       	mov	r4,r2
800045d6:	06 96       	mov	r6,r3
800045d8:	02 92       	mov	r2,r1
800045da:	40 93       	lddsp	r3,sp[0x24]
800045dc:	10 90       	mov	r0,r8
800045de:	40 41       	lddsp	r1,sp[0x10]
800045e0:	a5 a5       	sbr	r5,0x4
800045e2:	c0 a8       	rjmp	800045f6 <_vfprintf_r+0xd26>
800045e4:	50 a7       	stdsp	sp[0x28],r7
800045e6:	50 80       	stdsp	sp[0x20],r0
800045e8:	0c 97       	mov	r7,r6
800045ea:	04 94       	mov	r4,r2
800045ec:	06 96       	mov	r6,r3
800045ee:	02 92       	mov	r2,r1
800045f0:	40 93       	lddsp	r3,sp[0x24]
800045f2:	10 90       	mov	r0,r8
800045f4:	40 41       	lddsp	r1,sp[0x10]
800045f6:	ed b5 00 05 	bld	r5,0x5
800045fa:	c5 d1       	brne	800046b4 <_vfprintf_r+0xde4>
800045fc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004600:	40 3c       	lddsp	r12,sp[0xc]
80004602:	58 0c       	cp.w	r12,0
80004604:	c2 60       	breq	80004650 <_vfprintf_r+0xd80>
80004606:	10 36       	cp.w	r6,r8
80004608:	c0 a4       	brge	8000461c <_vfprintf_r+0xd4c>
8000460a:	fa cb f9 44 	sub	r11,sp,-1724
8000460e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004612:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004616:	fa e9 00 00 	st.d	sp[0],r8
8000461a:	c1 88       	rjmp	8000464a <_vfprintf_r+0xd7a>
8000461c:	fa c8 f9 50 	sub	r8,sp,-1712
80004620:	1a d8       	st.w	--sp,r8
80004622:	fa c8 fa b8 	sub	r8,sp,-1352
80004626:	04 9a       	mov	r10,r2
80004628:	1a d8       	st.w	--sp,r8
8000462a:	0c 9b       	mov	r11,r6
8000462c:	fa c8 fb b4 	sub	r8,sp,-1100
80004630:	08 9c       	mov	r12,r4
80004632:	1a d8       	st.w	--sp,r8
80004634:	fa c8 f9 40 	sub	r8,sp,-1728
80004638:	fa c9 ff b4 	sub	r9,sp,-76
8000463c:	fe b0 f7 b2 	rcall	800035a0 <get_arg>
80004640:	2f dd       	sub	sp,-12
80004642:	f8 ea 00 00 	ld.d	r10,r12[0]
80004646:	fa eb 00 00 	st.d	sp[0],r10
8000464a:	30 08       	mov	r8,0
8000464c:	e0 8f 03 de 	bral	80004e08 <_vfprintf_r+0x1538>
80004650:	ee ca ff ff 	sub	r10,r7,-1
80004654:	10 37       	cp.w	r7,r8
80004656:	c0 b4       	brge	8000466c <_vfprintf_r+0xd9c>
80004658:	fa c9 f9 44 	sub	r9,sp,-1724
8000465c:	14 97       	mov	r7,r10
8000465e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004662:	ec ea fd 88 	ld.d	r10,r6[-632]
80004666:	fa eb 00 00 	st.d	sp[0],r10
8000466a:	c1 88       	rjmp	8000469a <_vfprintf_r+0xdca>
8000466c:	41 09       	lddsp	r9,sp[0x40]
8000466e:	59 f8       	cp.w	r8,31
80004670:	e0 89 00 18 	brgt	800046a0 <_vfprintf_r+0xdd0>
80004674:	f2 e6 00 00 	ld.d	r6,r9[0]
80004678:	f2 cb ff f8 	sub	r11,r9,-8
8000467c:	fa e7 00 00 	st.d	sp[0],r6
80004680:	51 0b       	stdsp	sp[0x40],r11
80004682:	fa c6 f9 44 	sub	r6,sp,-1724
80004686:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000468a:	fa e6 00 00 	ld.d	r6,sp[0]
8000468e:	f2 e7 fd 88 	st.d	r9[-632],r6
80004692:	2f f8       	sub	r8,-1
80004694:	14 97       	mov	r7,r10
80004696:	fb 48 06 b4 	st.w	sp[1716],r8
8000469a:	40 38       	lddsp	r8,sp[0xc]
8000469c:	e0 8f 03 b6 	bral	80004e08 <_vfprintf_r+0x1538>
800046a0:	f2 e6 00 00 	ld.d	r6,r9[0]
800046a4:	40 38       	lddsp	r8,sp[0xc]
800046a6:	fa e7 00 00 	st.d	sp[0],r6
800046aa:	2f 89       	sub	r9,-8
800046ac:	14 97       	mov	r7,r10
800046ae:	51 09       	stdsp	sp[0x40],r9
800046b0:	e0 8f 03 ac 	bral	80004e08 <_vfprintf_r+0x1538>
800046b4:	ed b5 00 04 	bld	r5,0x4
800046b8:	c1 61       	brne	800046e4 <_vfprintf_r+0xe14>
800046ba:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046be:	40 3e       	lddsp	lr,sp[0xc]
800046c0:	58 0e       	cp.w	lr,0
800046c2:	c0 80       	breq	800046d2 <_vfprintf_r+0xe02>
800046c4:	10 36       	cp.w	r6,r8
800046c6:	c6 74       	brge	80004794 <_vfprintf_r+0xec4>
800046c8:	fa cc f9 44 	sub	r12,sp,-1724
800046cc:	f8 06 00 36 	add	r6,r12,r6<<0x3
800046d0:	c8 08       	rjmp	800047d0 <_vfprintf_r+0xf00>
800046d2:	ee ca ff ff 	sub	r10,r7,-1
800046d6:	10 37       	cp.w	r7,r8
800046d8:	c7 f4       	brge	800047d6 <_vfprintf_r+0xf06>
800046da:	fa cb f9 44 	sub	r11,sp,-1724
800046de:	f6 06 00 36 	add	r6,r11,r6<<0x3
800046e2:	c7 68       	rjmp	800047ce <_vfprintf_r+0xefe>
800046e4:	ed b5 00 06 	bld	r5,0x6
800046e8:	c4 a1       	brne	8000477c <_vfprintf_r+0xeac>
800046ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046ee:	40 3c       	lddsp	r12,sp[0xc]
800046f0:	58 0c       	cp.w	r12,0
800046f2:	c1 d0       	breq	8000472c <_vfprintf_r+0xe5c>
800046f4:	10 36       	cp.w	r6,r8
800046f6:	c0 64       	brge	80004702 <_vfprintf_r+0xe32>
800046f8:	fa cb f9 44 	sub	r11,sp,-1724
800046fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004700:	c1 f8       	rjmp	8000473e <_vfprintf_r+0xe6e>
80004702:	fa c8 f9 50 	sub	r8,sp,-1712
80004706:	1a d8       	st.w	--sp,r8
80004708:	fa c8 fa b8 	sub	r8,sp,-1352
8000470c:	1a d8       	st.w	--sp,r8
8000470e:	fa c8 fb b4 	sub	r8,sp,-1100
80004712:	1a d8       	st.w	--sp,r8
80004714:	fa c8 f9 40 	sub	r8,sp,-1728
80004718:	fa c9 ff b4 	sub	r9,sp,-76
8000471c:	04 9a       	mov	r10,r2
8000471e:	0c 9b       	mov	r11,r6
80004720:	08 9c       	mov	r12,r4
80004722:	fe b0 f7 3f 	rcall	800035a0 <get_arg>
80004726:	2f dd       	sub	sp,-12
80004728:	98 18       	ld.sh	r8,r12[0x2]
8000472a:	c2 68       	rjmp	80004776 <_vfprintf_r+0xea6>
8000472c:	ee ca ff ff 	sub	r10,r7,-1
80004730:	10 37       	cp.w	r7,r8
80004732:	c0 94       	brge	80004744 <_vfprintf_r+0xe74>
80004734:	fa c9 f9 44 	sub	r9,sp,-1724
80004738:	14 97       	mov	r7,r10
8000473a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000473e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004742:	c1 a8       	rjmp	80004776 <_vfprintf_r+0xea6>
80004744:	41 09       	lddsp	r9,sp[0x40]
80004746:	59 f8       	cp.w	r8,31
80004748:	e0 89 00 13 	brgt	8000476e <_vfprintf_r+0xe9e>
8000474c:	f2 cb ff fc 	sub	r11,r9,-4
80004750:	51 0b       	stdsp	sp[0x40],r11
80004752:	72 09       	ld.w	r9,r9[0x0]
80004754:	fa c6 f9 44 	sub	r6,sp,-1724
80004758:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000475c:	2f f8       	sub	r8,-1
8000475e:	f7 49 fd 88 	st.w	r11[-632],r9
80004762:	fb 48 06 b4 	st.w	sp[1716],r8
80004766:	14 97       	mov	r7,r10
80004768:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000476c:	c0 58       	rjmp	80004776 <_vfprintf_r+0xea6>
8000476e:	92 18       	ld.sh	r8,r9[0x2]
80004770:	14 97       	mov	r7,r10
80004772:	2f c9       	sub	r9,-4
80004774:	51 09       	stdsp	sp[0x40],r9
80004776:	5c 78       	castu.h	r8
80004778:	50 18       	stdsp	sp[0x4],r8
8000477a:	c4 68       	rjmp	80004806 <_vfprintf_r+0xf36>
8000477c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004780:	40 3c       	lddsp	r12,sp[0xc]
80004782:	58 0c       	cp.w	r12,0
80004784:	c1 d0       	breq	800047be <_vfprintf_r+0xeee>
80004786:	10 36       	cp.w	r6,r8
80004788:	c0 64       	brge	80004794 <_vfprintf_r+0xec4>
8000478a:	fa cb f9 44 	sub	r11,sp,-1724
8000478e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004792:	c1 f8       	rjmp	800047d0 <_vfprintf_r+0xf00>
80004794:	fa c8 f9 50 	sub	r8,sp,-1712
80004798:	1a d8       	st.w	--sp,r8
8000479a:	fa c8 fa b8 	sub	r8,sp,-1352
8000479e:	0c 9b       	mov	r11,r6
800047a0:	1a d8       	st.w	--sp,r8
800047a2:	fa c8 fb b4 	sub	r8,sp,-1100
800047a6:	04 9a       	mov	r10,r2
800047a8:	1a d8       	st.w	--sp,r8
800047aa:	08 9c       	mov	r12,r4
800047ac:	fa c8 f9 40 	sub	r8,sp,-1728
800047b0:	fa c9 ff b4 	sub	r9,sp,-76
800047b4:	fe b0 f6 f6 	rcall	800035a0 <get_arg>
800047b8:	2f dd       	sub	sp,-12
800047ba:	78 0b       	ld.w	r11,r12[0x0]
800047bc:	c2 48       	rjmp	80004804 <_vfprintf_r+0xf34>
800047be:	ee ca ff ff 	sub	r10,r7,-1
800047c2:	10 37       	cp.w	r7,r8
800047c4:	c0 94       	brge	800047d6 <_vfprintf_r+0xf06>
800047c6:	fa c9 f9 44 	sub	r9,sp,-1724
800047ca:	f2 06 00 36 	add	r6,r9,r6<<0x3
800047ce:	14 97       	mov	r7,r10
800047d0:	ec fb fd 88 	ld.w	r11,r6[-632]
800047d4:	c1 88       	rjmp	80004804 <_vfprintf_r+0xf34>
800047d6:	41 09       	lddsp	r9,sp[0x40]
800047d8:	59 f8       	cp.w	r8,31
800047da:	e0 89 00 11 	brgt	800047fc <_vfprintf_r+0xf2c>
800047de:	f2 cb ff fc 	sub	r11,r9,-4
800047e2:	51 0b       	stdsp	sp[0x40],r11
800047e4:	fa c6 f9 44 	sub	r6,sp,-1724
800047e8:	72 0b       	ld.w	r11,r9[0x0]
800047ea:	ec 08 00 39 	add	r9,r6,r8<<0x3
800047ee:	f3 4b fd 88 	st.w	r9[-632],r11
800047f2:	2f f8       	sub	r8,-1
800047f4:	14 97       	mov	r7,r10
800047f6:	fb 48 06 b4 	st.w	sp[1716],r8
800047fa:	c0 58       	rjmp	80004804 <_vfprintf_r+0xf34>
800047fc:	72 0b       	ld.w	r11,r9[0x0]
800047fe:	14 97       	mov	r7,r10
80004800:	2f c9       	sub	r9,-4
80004802:	51 09       	stdsp	sp[0x40],r9
80004804:	50 1b       	stdsp	sp[0x4],r11
80004806:	30 0e       	mov	lr,0
80004808:	50 0e       	stdsp	sp[0x0],lr
8000480a:	1c 98       	mov	r8,lr
8000480c:	e0 8f 02 fe 	bral	80004e08 <_vfprintf_r+0x1538>
80004810:	50 a7       	stdsp	sp[0x28],r7
80004812:	50 80       	stdsp	sp[0x20],r0
80004814:	0c 97       	mov	r7,r6
80004816:	04 94       	mov	r4,r2
80004818:	06 96       	mov	r6,r3
8000481a:	02 92       	mov	r2,r1
8000481c:	40 93       	lddsp	r3,sp[0x24]
8000481e:	40 41       	lddsp	r1,sp[0x10]
80004820:	0e 99       	mov	r9,r7
80004822:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004826:	40 3c       	lddsp	r12,sp[0xc]
80004828:	58 0c       	cp.w	r12,0
8000482a:	c1 d0       	breq	80004864 <_vfprintf_r+0xf94>
8000482c:	10 36       	cp.w	r6,r8
8000482e:	c0 64       	brge	8000483a <_vfprintf_r+0xf6a>
80004830:	fa cb f9 44 	sub	r11,sp,-1724
80004834:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004838:	c1 d8       	rjmp	80004872 <_vfprintf_r+0xfa2>
8000483a:	fa c8 f9 50 	sub	r8,sp,-1712
8000483e:	1a d8       	st.w	--sp,r8
80004840:	fa c8 fa b8 	sub	r8,sp,-1352
80004844:	1a d8       	st.w	--sp,r8
80004846:	fa c8 fb b4 	sub	r8,sp,-1100
8000484a:	1a d8       	st.w	--sp,r8
8000484c:	fa c9 ff b4 	sub	r9,sp,-76
80004850:	fa c8 f9 40 	sub	r8,sp,-1728
80004854:	04 9a       	mov	r10,r2
80004856:	0c 9b       	mov	r11,r6
80004858:	08 9c       	mov	r12,r4
8000485a:	fe b0 f6 a3 	rcall	800035a0 <get_arg>
8000485e:	2f dd       	sub	sp,-12
80004860:	78 09       	ld.w	r9,r12[0x0]
80004862:	c2 18       	rjmp	800048a4 <_vfprintf_r+0xfd4>
80004864:	2f f7       	sub	r7,-1
80004866:	10 39       	cp.w	r9,r8
80004868:	c0 84       	brge	80004878 <_vfprintf_r+0xfa8>
8000486a:	fa ca f9 44 	sub	r10,sp,-1724
8000486e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004872:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004876:	c1 78       	rjmp	800048a4 <_vfprintf_r+0xfd4>
80004878:	41 09       	lddsp	r9,sp[0x40]
8000487a:	59 f8       	cp.w	r8,31
8000487c:	e0 89 00 10 	brgt	8000489c <_vfprintf_r+0xfcc>
80004880:	f2 ca ff fc 	sub	r10,r9,-4
80004884:	51 0a       	stdsp	sp[0x40],r10
80004886:	fa c6 f9 44 	sub	r6,sp,-1724
8000488a:	72 09       	ld.w	r9,r9[0x0]
8000488c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004890:	f5 49 fd 88 	st.w	r10[-632],r9
80004894:	2f f8       	sub	r8,-1
80004896:	fb 48 06 b4 	st.w	sp[1716],r8
8000489a:	c0 58       	rjmp	800048a4 <_vfprintf_r+0xfd4>
8000489c:	f2 c8 ff fc 	sub	r8,r9,-4
800048a0:	51 08       	stdsp	sp[0x40],r8
800048a2:	72 09       	ld.w	r9,r9[0x0]
800048a4:	33 08       	mov	r8,48
800048a6:	fb 68 06 b8 	st.b	sp[1720],r8
800048aa:	37 88       	mov	r8,120
800048ac:	30 0e       	mov	lr,0
800048ae:	fb 68 06 b9 	st.b	sp[1721],r8
800048b2:	fe cc b4 52 	sub	r12,pc,-19374
800048b6:	50 19       	stdsp	sp[0x4],r9
800048b8:	a1 b5       	sbr	r5,0x1
800048ba:	50 0e       	stdsp	sp[0x0],lr
800048bc:	50 dc       	stdsp	sp[0x34],r12
800048be:	30 28       	mov	r8,2
800048c0:	37 80       	mov	r0,120
800048c2:	e0 8f 02 a3 	bral	80004e08 <_vfprintf_r+0x1538>
800048c6:	50 a7       	stdsp	sp[0x28],r7
800048c8:	50 80       	stdsp	sp[0x20],r0
800048ca:	10 90       	mov	r0,r8
800048cc:	30 08       	mov	r8,0
800048ce:	fb 68 06 bb 	st.b	sp[1723],r8
800048d2:	0c 97       	mov	r7,r6
800048d4:	04 94       	mov	r4,r2
800048d6:	06 96       	mov	r6,r3
800048d8:	02 92       	mov	r2,r1
800048da:	40 93       	lddsp	r3,sp[0x24]
800048dc:	40 41       	lddsp	r1,sp[0x10]
800048de:	0e 99       	mov	r9,r7
800048e0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800048e4:	40 3b       	lddsp	r11,sp[0xc]
800048e6:	58 0b       	cp.w	r11,0
800048e8:	c1 d0       	breq	80004922 <_vfprintf_r+0x1052>
800048ea:	10 36       	cp.w	r6,r8
800048ec:	c0 64       	brge	800048f8 <_vfprintf_r+0x1028>
800048ee:	fa ca f9 44 	sub	r10,sp,-1724
800048f2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800048f6:	c1 d8       	rjmp	80004930 <_vfprintf_r+0x1060>
800048f8:	fa c8 f9 50 	sub	r8,sp,-1712
800048fc:	1a d8       	st.w	--sp,r8
800048fe:	fa c8 fa b8 	sub	r8,sp,-1352
80004902:	1a d8       	st.w	--sp,r8
80004904:	fa c8 fb b4 	sub	r8,sp,-1100
80004908:	0c 9b       	mov	r11,r6
8000490a:	1a d8       	st.w	--sp,r8
8000490c:	04 9a       	mov	r10,r2
8000490e:	fa c8 f9 40 	sub	r8,sp,-1728
80004912:	fa c9 ff b4 	sub	r9,sp,-76
80004916:	08 9c       	mov	r12,r4
80004918:	fe b0 f6 44 	rcall	800035a0 <get_arg>
8000491c:	2f dd       	sub	sp,-12
8000491e:	78 06       	ld.w	r6,r12[0x0]
80004920:	c2 08       	rjmp	80004960 <_vfprintf_r+0x1090>
80004922:	2f f7       	sub	r7,-1
80004924:	10 39       	cp.w	r9,r8
80004926:	c0 84       	brge	80004936 <_vfprintf_r+0x1066>
80004928:	fa c9 f9 44 	sub	r9,sp,-1724
8000492c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004930:	ec f6 fd 88 	ld.w	r6,r6[-632]
80004934:	c1 68       	rjmp	80004960 <_vfprintf_r+0x1090>
80004936:	41 09       	lddsp	r9,sp[0x40]
80004938:	59 f8       	cp.w	r8,31
8000493a:	e0 89 00 10 	brgt	8000495a <_vfprintf_r+0x108a>
8000493e:	f2 ca ff fc 	sub	r10,r9,-4
80004942:	51 0a       	stdsp	sp[0x40],r10
80004944:	72 06       	ld.w	r6,r9[0x0]
80004946:	fa ce f9 44 	sub	lr,sp,-1724
8000494a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000494e:	f3 46 fd 88 	st.w	r9[-632],r6
80004952:	2f f8       	sub	r8,-1
80004954:	fb 48 06 b4 	st.w	sp[1716],r8
80004958:	c0 48       	rjmp	80004960 <_vfprintf_r+0x1090>
8000495a:	72 06       	ld.w	r6,r9[0x0]
8000495c:	2f c9       	sub	r9,-4
8000495e:	51 09       	stdsp	sp[0x40],r9
80004960:	40 2c       	lddsp	r12,sp[0x8]
80004962:	58 0c       	cp.w	r12,0
80004964:	c1 05       	brlt	80004984 <_vfprintf_r+0x10b4>
80004966:	18 9a       	mov	r10,r12
80004968:	30 0b       	mov	r11,0
8000496a:	0c 9c       	mov	r12,r6
8000496c:	e0 a0 14 58 	rcall	8000721c <memchr>
80004970:	e0 80 02 df 	breq	80004f2e <_vfprintf_r+0x165e>
80004974:	f8 06 01 02 	sub	r2,r12,r6
80004978:	40 2b       	lddsp	r11,sp[0x8]
8000497a:	16 32       	cp.w	r2,r11
8000497c:	e0 89 02 d9 	brgt	80004f2e <_vfprintf_r+0x165e>
80004980:	e0 8f 02 d4 	bral	80004f28 <_vfprintf_r+0x1658>
80004984:	30 0a       	mov	r10,0
80004986:	0c 9c       	mov	r12,r6
80004988:	50 2a       	stdsp	sp[0x8],r10
8000498a:	e0 a0 19 33 	rcall	80007bf0 <strlen>
8000498e:	18 92       	mov	r2,r12
80004990:	e0 8f 02 d2 	bral	80004f34 <_vfprintf_r+0x1664>
80004994:	50 a7       	stdsp	sp[0x28],r7
80004996:	50 80       	stdsp	sp[0x20],r0
80004998:	0c 97       	mov	r7,r6
8000499a:	04 94       	mov	r4,r2
8000499c:	06 96       	mov	r6,r3
8000499e:	02 92       	mov	r2,r1
800049a0:	40 93       	lddsp	r3,sp[0x24]
800049a2:	10 90       	mov	r0,r8
800049a4:	40 41       	lddsp	r1,sp[0x10]
800049a6:	a5 a5       	sbr	r5,0x4
800049a8:	c0 a8       	rjmp	800049bc <_vfprintf_r+0x10ec>
800049aa:	50 a7       	stdsp	sp[0x28],r7
800049ac:	50 80       	stdsp	sp[0x20],r0
800049ae:	0c 97       	mov	r7,r6
800049b0:	04 94       	mov	r4,r2
800049b2:	06 96       	mov	r6,r3
800049b4:	02 92       	mov	r2,r1
800049b6:	40 93       	lddsp	r3,sp[0x24]
800049b8:	10 90       	mov	r0,r8
800049ba:	40 41       	lddsp	r1,sp[0x10]
800049bc:	ed b5 00 05 	bld	r5,0x5
800049c0:	c5 61       	brne	80004a6c <_vfprintf_r+0x119c>
800049c2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800049c6:	40 39       	lddsp	r9,sp[0xc]
800049c8:	58 09       	cp.w	r9,0
800049ca:	c2 10       	breq	80004a0c <_vfprintf_r+0x113c>
800049cc:	10 36       	cp.w	r6,r8
800049ce:	c0 74       	brge	800049dc <_vfprintf_r+0x110c>
800049d0:	fa c8 f9 44 	sub	r8,sp,-1724
800049d4:	f0 06 00 36 	add	r6,r8,r6<<0x3
800049d8:	c2 38       	rjmp	80004a1e <_vfprintf_r+0x114e>
800049da:	d7 03       	nop
800049dc:	fa c8 f9 50 	sub	r8,sp,-1712
800049e0:	1a d8       	st.w	--sp,r8
800049e2:	fa c8 fa b8 	sub	r8,sp,-1352
800049e6:	1a d8       	st.w	--sp,r8
800049e8:	fa c8 fb b4 	sub	r8,sp,-1100
800049ec:	1a d8       	st.w	--sp,r8
800049ee:	fa c8 f9 40 	sub	r8,sp,-1728
800049f2:	fa c9 ff b4 	sub	r9,sp,-76
800049f6:	04 9a       	mov	r10,r2
800049f8:	0c 9b       	mov	r11,r6
800049fa:	08 9c       	mov	r12,r4
800049fc:	fe b0 f5 d2 	rcall	800035a0 <get_arg>
80004a00:	2f dd       	sub	sp,-12
80004a02:	f8 e8 00 00 	ld.d	r8,r12[0]
80004a06:	fa e9 00 00 	st.d	sp[0],r8
80004a0a:	c2 e8       	rjmp	80004a66 <_vfprintf_r+0x1196>
80004a0c:	ee ca ff ff 	sub	r10,r7,-1
80004a10:	10 37       	cp.w	r7,r8
80004a12:	c0 b4       	brge	80004a28 <_vfprintf_r+0x1158>
80004a14:	fa c8 f9 44 	sub	r8,sp,-1724
80004a18:	14 97       	mov	r7,r10
80004a1a:	f0 06 00 36 	add	r6,r8,r6<<0x3
80004a1e:	ec ea fd 88 	ld.d	r10,r6[-632]
80004a22:	fa eb 00 00 	st.d	sp[0],r10
80004a26:	c2 08       	rjmp	80004a66 <_vfprintf_r+0x1196>
80004a28:	41 09       	lddsp	r9,sp[0x40]
80004a2a:	59 f8       	cp.w	r8,31
80004a2c:	e0 89 00 16 	brgt	80004a58 <_vfprintf_r+0x1188>
80004a30:	f2 e6 00 00 	ld.d	r6,r9[0]
80004a34:	f2 cb ff f8 	sub	r11,r9,-8
80004a38:	fa e7 00 00 	st.d	sp[0],r6
80004a3c:	51 0b       	stdsp	sp[0x40],r11
80004a3e:	fa c6 f9 44 	sub	r6,sp,-1724
80004a42:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004a46:	fa e6 00 00 	ld.d	r6,sp[0]
80004a4a:	f2 e7 fd 88 	st.d	r9[-632],r6
80004a4e:	2f f8       	sub	r8,-1
80004a50:	14 97       	mov	r7,r10
80004a52:	fb 48 06 b4 	st.w	sp[1716],r8
80004a56:	c0 88       	rjmp	80004a66 <_vfprintf_r+0x1196>
80004a58:	f2 e6 00 00 	ld.d	r6,r9[0]
80004a5c:	2f 89       	sub	r9,-8
80004a5e:	fa e7 00 00 	st.d	sp[0],r6
80004a62:	51 09       	stdsp	sp[0x40],r9
80004a64:	14 97       	mov	r7,r10
80004a66:	30 18       	mov	r8,1
80004a68:	e0 8f 01 d0 	bral	80004e08 <_vfprintf_r+0x1538>
80004a6c:	ed b5 00 04 	bld	r5,0x4
80004a70:	c1 61       	brne	80004a9c <_vfprintf_r+0x11cc>
80004a72:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004a76:	40 3e       	lddsp	lr,sp[0xc]
80004a78:	58 0e       	cp.w	lr,0
80004a7a:	c0 80       	breq	80004a8a <_vfprintf_r+0x11ba>
80004a7c:	10 36       	cp.w	r6,r8
80004a7e:	c6 74       	brge	80004b4c <_vfprintf_r+0x127c>
80004a80:	fa cc f9 44 	sub	r12,sp,-1724
80004a84:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004a88:	c8 08       	rjmp	80004b88 <_vfprintf_r+0x12b8>
80004a8a:	ee ca ff ff 	sub	r10,r7,-1
80004a8e:	10 37       	cp.w	r7,r8
80004a90:	c7 f4       	brge	80004b8e <_vfprintf_r+0x12be>
80004a92:	fa cb f9 44 	sub	r11,sp,-1724
80004a96:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004a9a:	c7 68       	rjmp	80004b86 <_vfprintf_r+0x12b6>
80004a9c:	ed b5 00 06 	bld	r5,0x6
80004aa0:	c4 a1       	brne	80004b34 <_vfprintf_r+0x1264>
80004aa2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004aa6:	40 3c       	lddsp	r12,sp[0xc]
80004aa8:	58 0c       	cp.w	r12,0
80004aaa:	c1 d0       	breq	80004ae4 <_vfprintf_r+0x1214>
80004aac:	10 36       	cp.w	r6,r8
80004aae:	c0 64       	brge	80004aba <_vfprintf_r+0x11ea>
80004ab0:	fa cb f9 44 	sub	r11,sp,-1724
80004ab4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ab8:	c1 f8       	rjmp	80004af6 <_vfprintf_r+0x1226>
80004aba:	fa c8 f9 50 	sub	r8,sp,-1712
80004abe:	1a d8       	st.w	--sp,r8
80004ac0:	fa c8 fa b8 	sub	r8,sp,-1352
80004ac4:	1a d8       	st.w	--sp,r8
80004ac6:	fa c8 fb b4 	sub	r8,sp,-1100
80004aca:	1a d8       	st.w	--sp,r8
80004acc:	fa c8 f9 40 	sub	r8,sp,-1728
80004ad0:	fa c9 ff b4 	sub	r9,sp,-76
80004ad4:	04 9a       	mov	r10,r2
80004ad6:	0c 9b       	mov	r11,r6
80004ad8:	08 9c       	mov	r12,r4
80004ada:	fe b0 f5 63 	rcall	800035a0 <get_arg>
80004ade:	2f dd       	sub	sp,-12
80004ae0:	98 18       	ld.sh	r8,r12[0x2]
80004ae2:	c2 68       	rjmp	80004b2e <_vfprintf_r+0x125e>
80004ae4:	ee ca ff ff 	sub	r10,r7,-1
80004ae8:	10 37       	cp.w	r7,r8
80004aea:	c0 94       	brge	80004afc <_vfprintf_r+0x122c>
80004aec:	fa c9 f9 44 	sub	r9,sp,-1724
80004af0:	14 97       	mov	r7,r10
80004af2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004af6:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004afa:	c1 a8       	rjmp	80004b2e <_vfprintf_r+0x125e>
80004afc:	41 09       	lddsp	r9,sp[0x40]
80004afe:	59 f8       	cp.w	r8,31
80004b00:	e0 89 00 13 	brgt	80004b26 <_vfprintf_r+0x1256>
80004b04:	f2 cb ff fc 	sub	r11,r9,-4
80004b08:	51 0b       	stdsp	sp[0x40],r11
80004b0a:	72 09       	ld.w	r9,r9[0x0]
80004b0c:	fa c6 f9 44 	sub	r6,sp,-1724
80004b10:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004b14:	2f f8       	sub	r8,-1
80004b16:	f7 49 fd 88 	st.w	r11[-632],r9
80004b1a:	fb 48 06 b4 	st.w	sp[1716],r8
80004b1e:	14 97       	mov	r7,r10
80004b20:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004b24:	c0 58       	rjmp	80004b2e <_vfprintf_r+0x125e>
80004b26:	92 18       	ld.sh	r8,r9[0x2]
80004b28:	14 97       	mov	r7,r10
80004b2a:	2f c9       	sub	r9,-4
80004b2c:	51 09       	stdsp	sp[0x40],r9
80004b2e:	5c 78       	castu.h	r8
80004b30:	50 18       	stdsp	sp[0x4],r8
80004b32:	c4 68       	rjmp	80004bbe <_vfprintf_r+0x12ee>
80004b34:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b38:	40 3c       	lddsp	r12,sp[0xc]
80004b3a:	58 0c       	cp.w	r12,0
80004b3c:	c1 d0       	breq	80004b76 <_vfprintf_r+0x12a6>
80004b3e:	10 36       	cp.w	r6,r8
80004b40:	c0 64       	brge	80004b4c <_vfprintf_r+0x127c>
80004b42:	fa cb f9 44 	sub	r11,sp,-1724
80004b46:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004b4a:	c1 f8       	rjmp	80004b88 <_vfprintf_r+0x12b8>
80004b4c:	fa c8 f9 50 	sub	r8,sp,-1712
80004b50:	1a d8       	st.w	--sp,r8
80004b52:	fa c8 fa b8 	sub	r8,sp,-1352
80004b56:	0c 9b       	mov	r11,r6
80004b58:	1a d8       	st.w	--sp,r8
80004b5a:	fa c8 fb b4 	sub	r8,sp,-1100
80004b5e:	04 9a       	mov	r10,r2
80004b60:	1a d8       	st.w	--sp,r8
80004b62:	08 9c       	mov	r12,r4
80004b64:	fa c8 f9 40 	sub	r8,sp,-1728
80004b68:	fa c9 ff b4 	sub	r9,sp,-76
80004b6c:	fe b0 f5 1a 	rcall	800035a0 <get_arg>
80004b70:	2f dd       	sub	sp,-12
80004b72:	78 0b       	ld.w	r11,r12[0x0]
80004b74:	c2 48       	rjmp	80004bbc <_vfprintf_r+0x12ec>
80004b76:	ee ca ff ff 	sub	r10,r7,-1
80004b7a:	10 37       	cp.w	r7,r8
80004b7c:	c0 94       	brge	80004b8e <_vfprintf_r+0x12be>
80004b7e:	fa c9 f9 44 	sub	r9,sp,-1724
80004b82:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004b86:	14 97       	mov	r7,r10
80004b88:	ec fb fd 88 	ld.w	r11,r6[-632]
80004b8c:	c1 88       	rjmp	80004bbc <_vfprintf_r+0x12ec>
80004b8e:	41 09       	lddsp	r9,sp[0x40]
80004b90:	59 f8       	cp.w	r8,31
80004b92:	e0 89 00 11 	brgt	80004bb4 <_vfprintf_r+0x12e4>
80004b96:	f2 cb ff fc 	sub	r11,r9,-4
80004b9a:	51 0b       	stdsp	sp[0x40],r11
80004b9c:	fa c6 f9 44 	sub	r6,sp,-1724
80004ba0:	72 0b       	ld.w	r11,r9[0x0]
80004ba2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004ba6:	f3 4b fd 88 	st.w	r9[-632],r11
80004baa:	2f f8       	sub	r8,-1
80004bac:	14 97       	mov	r7,r10
80004bae:	fb 48 06 b4 	st.w	sp[1716],r8
80004bb2:	c0 58       	rjmp	80004bbc <_vfprintf_r+0x12ec>
80004bb4:	72 0b       	ld.w	r11,r9[0x0]
80004bb6:	14 97       	mov	r7,r10
80004bb8:	2f c9       	sub	r9,-4
80004bba:	51 09       	stdsp	sp[0x40],r9
80004bbc:	50 1b       	stdsp	sp[0x4],r11
80004bbe:	30 0e       	mov	lr,0
80004bc0:	30 18       	mov	r8,1
80004bc2:	50 0e       	stdsp	sp[0x0],lr
80004bc4:	c2 29       	rjmp	80004e08 <_vfprintf_r+0x1538>
80004bc6:	50 a7       	stdsp	sp[0x28],r7
80004bc8:	50 80       	stdsp	sp[0x20],r0
80004bca:	0c 97       	mov	r7,r6
80004bcc:	04 94       	mov	r4,r2
80004bce:	06 96       	mov	r6,r3
80004bd0:	02 92       	mov	r2,r1
80004bd2:	fe cc b7 72 	sub	r12,pc,-18574
80004bd6:	40 93       	lddsp	r3,sp[0x24]
80004bd8:	10 90       	mov	r0,r8
80004bda:	40 41       	lddsp	r1,sp[0x10]
80004bdc:	50 dc       	stdsp	sp[0x34],r12
80004bde:	ed b5 00 05 	bld	r5,0x5
80004be2:	c5 51       	brne	80004c8c <_vfprintf_r+0x13bc>
80004be4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004be8:	40 3b       	lddsp	r11,sp[0xc]
80004bea:	58 0b       	cp.w	r11,0
80004bec:	c2 20       	breq	80004c30 <_vfprintf_r+0x1360>
80004bee:	10 36       	cp.w	r6,r8
80004bf0:	c0 a4       	brge	80004c04 <_vfprintf_r+0x1334>
80004bf2:	fa ca f9 44 	sub	r10,sp,-1724
80004bf6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004bfa:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004bfe:	fa e9 00 00 	st.d	sp[0],r8
80004c02:	cf 28       	rjmp	80004de6 <_vfprintf_r+0x1516>
80004c04:	fa c8 f9 50 	sub	r8,sp,-1712
80004c08:	1a d8       	st.w	--sp,r8
80004c0a:	fa c8 fa b8 	sub	r8,sp,-1352
80004c0e:	04 9a       	mov	r10,r2
80004c10:	1a d8       	st.w	--sp,r8
80004c12:	0c 9b       	mov	r11,r6
80004c14:	fa c8 fb b4 	sub	r8,sp,-1100
80004c18:	08 9c       	mov	r12,r4
80004c1a:	1a d8       	st.w	--sp,r8
80004c1c:	fa c8 f9 40 	sub	r8,sp,-1728
80004c20:	fa c9 ff b4 	sub	r9,sp,-76
80004c24:	fe b0 f4 be 	rcall	800035a0 <get_arg>
80004c28:	2f dd       	sub	sp,-12
80004c2a:	f8 ea 00 00 	ld.d	r10,r12[0]
80004c2e:	c0 c8       	rjmp	80004c46 <_vfprintf_r+0x1376>
80004c30:	ee ca ff ff 	sub	r10,r7,-1
80004c34:	10 37       	cp.w	r7,r8
80004c36:	c0 b4       	brge	80004c4c <_vfprintf_r+0x137c>
80004c38:	fa c9 f9 44 	sub	r9,sp,-1724
80004c3c:	14 97       	mov	r7,r10
80004c3e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004c42:	ec ea fd 88 	ld.d	r10,r6[-632]
80004c46:	fa eb 00 00 	st.d	sp[0],r10
80004c4a:	cc e8       	rjmp	80004de6 <_vfprintf_r+0x1516>
80004c4c:	41 09       	lddsp	r9,sp[0x40]
80004c4e:	59 f8       	cp.w	r8,31
80004c50:	e0 89 00 16 	brgt	80004c7c <_vfprintf_r+0x13ac>
80004c54:	f2 e6 00 00 	ld.d	r6,r9[0]
80004c58:	f2 cb ff f8 	sub	r11,r9,-8
80004c5c:	fa e7 00 00 	st.d	sp[0],r6
80004c60:	51 0b       	stdsp	sp[0x40],r11
80004c62:	fa c6 f9 44 	sub	r6,sp,-1724
80004c66:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004c6a:	fa e6 00 00 	ld.d	r6,sp[0]
80004c6e:	f2 e7 fd 88 	st.d	r9[-632],r6
80004c72:	2f f8       	sub	r8,-1
80004c74:	14 97       	mov	r7,r10
80004c76:	fb 48 06 b4 	st.w	sp[1716],r8
80004c7a:	cb 68       	rjmp	80004de6 <_vfprintf_r+0x1516>
80004c7c:	f2 e6 00 00 	ld.d	r6,r9[0]
80004c80:	2f 89       	sub	r9,-8
80004c82:	fa e7 00 00 	st.d	sp[0],r6
80004c86:	51 09       	stdsp	sp[0x40],r9
80004c88:	14 97       	mov	r7,r10
80004c8a:	ca e8       	rjmp	80004de6 <_vfprintf_r+0x1516>
80004c8c:	ed b5 00 04 	bld	r5,0x4
80004c90:	c1 71       	brne	80004cbe <_vfprintf_r+0x13ee>
80004c92:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c96:	40 3e       	lddsp	lr,sp[0xc]
80004c98:	58 0e       	cp.w	lr,0
80004c9a:	c0 80       	breq	80004caa <_vfprintf_r+0x13da>
80004c9c:	10 36       	cp.w	r6,r8
80004c9e:	c6 94       	brge	80004d70 <_vfprintf_r+0x14a0>
80004ca0:	fa cc f9 44 	sub	r12,sp,-1724
80004ca4:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004ca8:	c8 28       	rjmp	80004dac <_vfprintf_r+0x14dc>
80004caa:	ee ca ff ff 	sub	r10,r7,-1
80004cae:	10 37       	cp.w	r7,r8
80004cb0:	e0 84 00 81 	brge	80004db2 <_vfprintf_r+0x14e2>
80004cb4:	fa cb f9 44 	sub	r11,sp,-1724
80004cb8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004cbc:	c7 78       	rjmp	80004daa <_vfprintf_r+0x14da>
80004cbe:	ed b5 00 06 	bld	r5,0x6
80004cc2:	c4 b1       	brne	80004d58 <_vfprintf_r+0x1488>
80004cc4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004cc8:	40 3c       	lddsp	r12,sp[0xc]
80004cca:	58 0c       	cp.w	r12,0
80004ccc:	c1 d0       	breq	80004d06 <_vfprintf_r+0x1436>
80004cce:	10 36       	cp.w	r6,r8
80004cd0:	c0 64       	brge	80004cdc <_vfprintf_r+0x140c>
80004cd2:	fa cb f9 44 	sub	r11,sp,-1724
80004cd6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004cda:	c1 f8       	rjmp	80004d18 <_vfprintf_r+0x1448>
80004cdc:	fa c8 f9 50 	sub	r8,sp,-1712
80004ce0:	1a d8       	st.w	--sp,r8
80004ce2:	fa c8 fa b8 	sub	r8,sp,-1352
80004ce6:	1a d8       	st.w	--sp,r8
80004ce8:	fa c8 fb b4 	sub	r8,sp,-1100
80004cec:	1a d8       	st.w	--sp,r8
80004cee:	fa c8 f9 40 	sub	r8,sp,-1728
80004cf2:	fa c9 ff b4 	sub	r9,sp,-76
80004cf6:	04 9a       	mov	r10,r2
80004cf8:	0c 9b       	mov	r11,r6
80004cfa:	08 9c       	mov	r12,r4
80004cfc:	fe b0 f4 52 	rcall	800035a0 <get_arg>
80004d00:	2f dd       	sub	sp,-12
80004d02:	98 18       	ld.sh	r8,r12[0x2]
80004d04:	c2 78       	rjmp	80004d52 <_vfprintf_r+0x1482>
80004d06:	ee ca ff ff 	sub	r10,r7,-1
80004d0a:	10 37       	cp.w	r7,r8
80004d0c:	c0 a4       	brge	80004d20 <_vfprintf_r+0x1450>
80004d0e:	fa c9 f9 44 	sub	r9,sp,-1724
80004d12:	14 97       	mov	r7,r10
80004d14:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004d18:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004d1c:	c1 b8       	rjmp	80004d52 <_vfprintf_r+0x1482>
80004d1e:	d7 03       	nop
80004d20:	41 09       	lddsp	r9,sp[0x40]
80004d22:	59 f8       	cp.w	r8,31
80004d24:	e0 89 00 13 	brgt	80004d4a <_vfprintf_r+0x147a>
80004d28:	f2 cb ff fc 	sub	r11,r9,-4
80004d2c:	51 0b       	stdsp	sp[0x40],r11
80004d2e:	72 09       	ld.w	r9,r9[0x0]
80004d30:	fa c6 f9 44 	sub	r6,sp,-1724
80004d34:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004d38:	2f f8       	sub	r8,-1
80004d3a:	f7 49 fd 88 	st.w	r11[-632],r9
80004d3e:	fb 48 06 b4 	st.w	sp[1716],r8
80004d42:	14 97       	mov	r7,r10
80004d44:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004d48:	c0 58       	rjmp	80004d52 <_vfprintf_r+0x1482>
80004d4a:	92 18       	ld.sh	r8,r9[0x2]
80004d4c:	14 97       	mov	r7,r10
80004d4e:	2f c9       	sub	r9,-4
80004d50:	51 09       	stdsp	sp[0x40],r9
80004d52:	5c 78       	castu.h	r8
80004d54:	50 18       	stdsp	sp[0x4],r8
80004d56:	c4 68       	rjmp	80004de2 <_vfprintf_r+0x1512>
80004d58:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d5c:	40 3c       	lddsp	r12,sp[0xc]
80004d5e:	58 0c       	cp.w	r12,0
80004d60:	c1 d0       	breq	80004d9a <_vfprintf_r+0x14ca>
80004d62:	10 36       	cp.w	r6,r8
80004d64:	c0 64       	brge	80004d70 <_vfprintf_r+0x14a0>
80004d66:	fa cb f9 44 	sub	r11,sp,-1724
80004d6a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d6e:	c1 f8       	rjmp	80004dac <_vfprintf_r+0x14dc>
80004d70:	fa c8 f9 50 	sub	r8,sp,-1712
80004d74:	1a d8       	st.w	--sp,r8
80004d76:	fa c8 fa b8 	sub	r8,sp,-1352
80004d7a:	0c 9b       	mov	r11,r6
80004d7c:	1a d8       	st.w	--sp,r8
80004d7e:	fa c8 fb b4 	sub	r8,sp,-1100
80004d82:	04 9a       	mov	r10,r2
80004d84:	1a d8       	st.w	--sp,r8
80004d86:	08 9c       	mov	r12,r4
80004d88:	fa c8 f9 40 	sub	r8,sp,-1728
80004d8c:	fa c9 ff b4 	sub	r9,sp,-76
80004d90:	fe b0 f4 08 	rcall	800035a0 <get_arg>
80004d94:	2f dd       	sub	sp,-12
80004d96:	78 0b       	ld.w	r11,r12[0x0]
80004d98:	c2 48       	rjmp	80004de0 <_vfprintf_r+0x1510>
80004d9a:	ee ca ff ff 	sub	r10,r7,-1
80004d9e:	10 37       	cp.w	r7,r8
80004da0:	c0 94       	brge	80004db2 <_vfprintf_r+0x14e2>
80004da2:	fa c9 f9 44 	sub	r9,sp,-1724
80004da6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004daa:	14 97       	mov	r7,r10
80004dac:	ec fb fd 88 	ld.w	r11,r6[-632]
80004db0:	c1 88       	rjmp	80004de0 <_vfprintf_r+0x1510>
80004db2:	41 09       	lddsp	r9,sp[0x40]
80004db4:	59 f8       	cp.w	r8,31
80004db6:	e0 89 00 11 	brgt	80004dd8 <_vfprintf_r+0x1508>
80004dba:	f2 cb ff fc 	sub	r11,r9,-4
80004dbe:	51 0b       	stdsp	sp[0x40],r11
80004dc0:	fa c6 f9 44 	sub	r6,sp,-1724
80004dc4:	72 0b       	ld.w	r11,r9[0x0]
80004dc6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004dca:	f3 4b fd 88 	st.w	r9[-632],r11
80004dce:	2f f8       	sub	r8,-1
80004dd0:	14 97       	mov	r7,r10
80004dd2:	fb 48 06 b4 	st.w	sp[1716],r8
80004dd6:	c0 58       	rjmp	80004de0 <_vfprintf_r+0x1510>
80004dd8:	72 0b       	ld.w	r11,r9[0x0]
80004dda:	14 97       	mov	r7,r10
80004ddc:	2f c9       	sub	r9,-4
80004dde:	51 09       	stdsp	sp[0x40],r9
80004de0:	50 1b       	stdsp	sp[0x4],r11
80004de2:	30 0e       	mov	lr,0
80004de4:	50 0e       	stdsp	sp[0x0],lr
80004de6:	40 08       	lddsp	r8,sp[0x0]
80004de8:	40 1c       	lddsp	r12,sp[0x4]
80004dea:	18 48       	or	r8,r12
80004dec:	5f 19       	srne	r9
80004dee:	0a 98       	mov	r8,r5
80004df0:	eb e9 00 09 	and	r9,r5,r9
80004df4:	a1 b8       	sbr	r8,0x1
80004df6:	58 09       	cp.w	r9,0
80004df8:	c0 70       	breq	80004e06 <_vfprintf_r+0x1536>
80004dfa:	10 95       	mov	r5,r8
80004dfc:	fb 60 06 b9 	st.b	sp[1721],r0
80004e00:	33 08       	mov	r8,48
80004e02:	fb 68 06 b8 	st.b	sp[1720],r8
80004e06:	30 28       	mov	r8,2
80004e08:	30 09       	mov	r9,0
80004e0a:	fb 69 06 bb 	st.b	sp[1723],r9
80004e0e:	0a 99       	mov	r9,r5
80004e10:	a7 d9       	cbr	r9,0x7
80004e12:	40 2b       	lddsp	r11,sp[0x8]
80004e14:	40 16       	lddsp	r6,sp[0x4]
80004e16:	58 0b       	cp.w	r11,0
80004e18:	5f 1a       	srne	r10
80004e1a:	f2 05 17 40 	movge	r5,r9
80004e1e:	fa c2 f9 78 	sub	r2,sp,-1672
80004e22:	40 09       	lddsp	r9,sp[0x0]
80004e24:	0c 49       	or	r9,r6
80004e26:	5f 19       	srne	r9
80004e28:	f5 e9 10 09 	or	r9,r10,r9
80004e2c:	c5 c0       	breq	80004ee4 <_vfprintf_r+0x1614>
80004e2e:	30 19       	mov	r9,1
80004e30:	f2 08 18 00 	cp.b	r8,r9
80004e34:	c0 60       	breq	80004e40 <_vfprintf_r+0x1570>
80004e36:	30 29       	mov	r9,2
80004e38:	f2 08 18 00 	cp.b	r8,r9
80004e3c:	c0 41       	brne	80004e44 <_vfprintf_r+0x1574>
80004e3e:	c3 c8       	rjmp	80004eb6 <_vfprintf_r+0x15e6>
80004e40:	04 96       	mov	r6,r2
80004e42:	c3 08       	rjmp	80004ea2 <_vfprintf_r+0x15d2>
80004e44:	04 96       	mov	r6,r2
80004e46:	fa e8 00 00 	ld.d	r8,sp[0]
80004e4a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80004e4e:	2d 0a       	sub	r10,-48
80004e50:	0c fa       	st.b	--r6,r10
80004e52:	f0 0b 16 03 	lsr	r11,r8,0x3
80004e56:	f2 0c 16 03 	lsr	r12,r9,0x3
80004e5a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80004e5e:	18 99       	mov	r9,r12
80004e60:	16 98       	mov	r8,r11
80004e62:	58 08       	cp.w	r8,0
80004e64:	5c 29       	cpc	r9
80004e66:	cf 21       	brne	80004e4a <_vfprintf_r+0x157a>
80004e68:	fa e9 00 00 	st.d	sp[0],r8
80004e6c:	ed b5 00 00 	bld	r5,0x0
80004e70:	c4 51       	brne	80004efa <_vfprintf_r+0x162a>
80004e72:	33 09       	mov	r9,48
80004e74:	f2 0a 18 00 	cp.b	r10,r9
80004e78:	c4 10       	breq	80004efa <_vfprintf_r+0x162a>
80004e7a:	0c f9       	st.b	--r6,r9
80004e7c:	c3 f8       	rjmp	80004efa <_vfprintf_r+0x162a>
80004e7e:	fa ea 00 00 	ld.d	r10,sp[0]
80004e82:	30 a8       	mov	r8,10
80004e84:	30 09       	mov	r9,0
80004e86:	e0 a0 1e 31 	rcall	80008ae8 <__avr32_umod64>
80004e8a:	30 a8       	mov	r8,10
80004e8c:	2d 0a       	sub	r10,-48
80004e8e:	30 09       	mov	r9,0
80004e90:	ac 8a       	st.b	r6[0x0],r10
80004e92:	fa ea 00 00 	ld.d	r10,sp[0]
80004e96:	e0 a0 1c f7 	rcall	80008884 <__avr32_udiv64>
80004e9a:	16 99       	mov	r9,r11
80004e9c:	14 98       	mov	r8,r10
80004e9e:	fa e9 00 00 	st.d	sp[0],r8
80004ea2:	20 16       	sub	r6,1
80004ea4:	fa ea 00 00 	ld.d	r10,sp[0]
80004ea8:	58 9a       	cp.w	r10,9
80004eaa:	5c 2b       	cpc	r11
80004eac:	fe 9b ff e9 	brhi	80004e7e <_vfprintf_r+0x15ae>
80004eb0:	1b f8       	ld.ub	r8,sp[0x7]
80004eb2:	2d 08       	sub	r8,-48
80004eb4:	c2 08       	rjmp	80004ef4 <_vfprintf_r+0x1624>
80004eb6:	04 96       	mov	r6,r2
80004eb8:	fa e8 00 00 	ld.d	r8,sp[0]
80004ebc:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80004ec0:	40 de       	lddsp	lr,sp[0x34]
80004ec2:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80004ec6:	0c fa       	st.b	--r6,r10
80004ec8:	f2 0b 16 04 	lsr	r11,r9,0x4
80004ecc:	f0 0a 16 04 	lsr	r10,r8,0x4
80004ed0:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80004ed4:	16 99       	mov	r9,r11
80004ed6:	14 98       	mov	r8,r10
80004ed8:	58 08       	cp.w	r8,0
80004eda:	5c 29       	cpc	r9
80004edc:	cf 01       	brne	80004ebc <_vfprintf_r+0x15ec>
80004ede:	fa e9 00 00 	st.d	sp[0],r8
80004ee2:	c0 c8       	rjmp	80004efa <_vfprintf_r+0x162a>
80004ee4:	58 08       	cp.w	r8,0
80004ee6:	c0 91       	brne	80004ef8 <_vfprintf_r+0x1628>
80004ee8:	ed b5 00 00 	bld	r5,0x0
80004eec:	c0 61       	brne	80004ef8 <_vfprintf_r+0x1628>
80004eee:	fa c6 f9 79 	sub	r6,sp,-1671
80004ef2:	33 08       	mov	r8,48
80004ef4:	ac 88       	st.b	r6[0x0],r8
80004ef6:	c0 28       	rjmp	80004efa <_vfprintf_r+0x162a>
80004ef8:	04 96       	mov	r6,r2
80004efa:	0c 12       	sub	r2,r6
80004efc:	c1 c8       	rjmp	80004f34 <_vfprintf_r+0x1664>
80004efe:	50 a7       	stdsp	sp[0x28],r7
80004f00:	50 80       	stdsp	sp[0x20],r0
80004f02:	40 93       	lddsp	r3,sp[0x24]
80004f04:	0c 97       	mov	r7,r6
80004f06:	10 90       	mov	r0,r8
80004f08:	04 94       	mov	r4,r2
80004f0a:	40 41       	lddsp	r1,sp[0x10]
80004f0c:	58 08       	cp.w	r8,0
80004f0e:	e0 80 04 4f 	breq	800057ac <_vfprintf_r+0x1edc>
80004f12:	fb 68 06 60 	st.b	sp[1632],r8
80004f16:	30 0c       	mov	r12,0
80004f18:	30 08       	mov	r8,0
80004f1a:	30 12       	mov	r2,1
80004f1c:	fb 68 06 bb 	st.b	sp[1723],r8
80004f20:	50 2c       	stdsp	sp[0x8],r12
80004f22:	fa c6 f9 a0 	sub	r6,sp,-1632
80004f26:	c0 78       	rjmp	80004f34 <_vfprintf_r+0x1664>
80004f28:	30 0b       	mov	r11,0
80004f2a:	50 2b       	stdsp	sp[0x8],r11
80004f2c:	c0 48       	rjmp	80004f34 <_vfprintf_r+0x1664>
80004f2e:	40 22       	lddsp	r2,sp[0x8]
80004f30:	30 0a       	mov	r10,0
80004f32:	50 2a       	stdsp	sp[0x8],r10
80004f34:	40 29       	lddsp	r9,sp[0x8]
80004f36:	e4 09 0c 49 	max	r9,r2,r9
80004f3a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80004f3e:	50 39       	stdsp	sp[0xc],r9
80004f40:	0a 9e       	mov	lr,r5
80004f42:	30 09       	mov	r9,0
80004f44:	e2 1e 00 02 	andl	lr,0x2,COH
80004f48:	f2 08 18 00 	cp.b	r8,r9
80004f4c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80004f50:	f7 b8 01 ff 	subne	r8,-1
80004f54:	fb f8 1a 03 	st.wne	sp[0xc],r8
80004f58:	0a 9b       	mov	r11,r5
80004f5a:	58 0e       	cp.w	lr,0
80004f5c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80004f60:	f7 bc 01 fe 	subne	r12,-2
80004f64:	fb fc 1a 03 	st.wne	sp[0xc],r12
80004f68:	e2 1b 00 84 	andl	r11,0x84,COH
80004f6c:	50 fe       	stdsp	sp[0x3c],lr
80004f6e:	50 9b       	stdsp	sp[0x24],r11
80004f70:	c4 71       	brne	80004ffe <_vfprintf_r+0x172e>
80004f72:	40 8a       	lddsp	r10,sp[0x20]
80004f74:	40 39       	lddsp	r9,sp[0xc]
80004f76:	12 1a       	sub	r10,r9
80004f78:	50 4a       	stdsp	sp[0x10],r10
80004f7a:	58 0a       	cp.w	r10,0
80004f7c:	e0 89 00 20 	brgt	80004fbc <_vfprintf_r+0x16ec>
80004f80:	c3 f8       	rjmp	80004ffe <_vfprintf_r+0x172e>
80004f82:	2f 09       	sub	r9,-16
80004f84:	2f f8       	sub	r8,-1
80004f86:	fe ce bb 0e 	sub	lr,pc,-17650
80004f8a:	31 0c       	mov	r12,16
80004f8c:	fb 49 06 90 	st.w	sp[1680],r9
80004f90:	87 0e       	st.w	r3[0x0],lr
80004f92:	87 1c       	st.w	r3[0x4],r12
80004f94:	fb 48 06 8c 	st.w	sp[1676],r8
80004f98:	58 78       	cp.w	r8,7
80004f9a:	e0 89 00 04 	brgt	80004fa2 <_vfprintf_r+0x16d2>
80004f9e:	2f 83       	sub	r3,-8
80004fa0:	c0 b8       	rjmp	80004fb6 <_vfprintf_r+0x16e6>
80004fa2:	fa ca f9 78 	sub	r10,sp,-1672
80004fa6:	02 9b       	mov	r11,r1
80004fa8:	08 9c       	mov	r12,r4
80004faa:	fe b0 f4 85 	rcall	800038b4 <__sprint_r>
80004fae:	e0 81 04 10 	brne	800057ce <_vfprintf_r+0x1efe>
80004fb2:	fa c3 f9 e0 	sub	r3,sp,-1568
80004fb6:	40 4b       	lddsp	r11,sp[0x10]
80004fb8:	21 0b       	sub	r11,16
80004fba:	50 4b       	stdsp	sp[0x10],r11
80004fbc:	fa f9 06 90 	ld.w	r9,sp[1680]
80004fc0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004fc4:	fe ca bb 4c 	sub	r10,pc,-17588
80004fc8:	40 4e       	lddsp	lr,sp[0x10]
80004fca:	59 0e       	cp.w	lr,16
80004fcc:	fe 99 ff db 	brgt	80004f82 <_vfprintf_r+0x16b2>
80004fd0:	1c 09       	add	r9,lr
80004fd2:	2f f8       	sub	r8,-1
80004fd4:	87 0a       	st.w	r3[0x0],r10
80004fd6:	fb 49 06 90 	st.w	sp[1680],r9
80004fda:	87 1e       	st.w	r3[0x4],lr
80004fdc:	fb 48 06 8c 	st.w	sp[1676],r8
80004fe0:	58 78       	cp.w	r8,7
80004fe2:	e0 89 00 04 	brgt	80004fea <_vfprintf_r+0x171a>
80004fe6:	2f 83       	sub	r3,-8
80004fe8:	c0 b8       	rjmp	80004ffe <_vfprintf_r+0x172e>
80004fea:	fa ca f9 78 	sub	r10,sp,-1672
80004fee:	02 9b       	mov	r11,r1
80004ff0:	08 9c       	mov	r12,r4
80004ff2:	fe b0 f4 61 	rcall	800038b4 <__sprint_r>
80004ff6:	e0 81 03 ec 	brne	800057ce <_vfprintf_r+0x1efe>
80004ffa:	fa c3 f9 e0 	sub	r3,sp,-1568
80004ffe:	30 09       	mov	r9,0
80005000:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005004:	f2 08 18 00 	cp.b	r8,r9
80005008:	c1 f0       	breq	80005046 <_vfprintf_r+0x1776>
8000500a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000500e:	fa c9 f9 45 	sub	r9,sp,-1723
80005012:	2f f8       	sub	r8,-1
80005014:	87 09       	st.w	r3[0x0],r9
80005016:	fb 48 06 90 	st.w	sp[1680],r8
8000501a:	30 19       	mov	r9,1
8000501c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005020:	87 19       	st.w	r3[0x4],r9
80005022:	2f f8       	sub	r8,-1
80005024:	fb 48 06 8c 	st.w	sp[1676],r8
80005028:	58 78       	cp.w	r8,7
8000502a:	e0 89 00 04 	brgt	80005032 <_vfprintf_r+0x1762>
8000502e:	2f 83       	sub	r3,-8
80005030:	c0 b8       	rjmp	80005046 <_vfprintf_r+0x1776>
80005032:	fa ca f9 78 	sub	r10,sp,-1672
80005036:	02 9b       	mov	r11,r1
80005038:	08 9c       	mov	r12,r4
8000503a:	fe b0 f4 3d 	rcall	800038b4 <__sprint_r>
8000503e:	e0 81 03 c8 	brne	800057ce <_vfprintf_r+0x1efe>
80005042:	fa c3 f9 e0 	sub	r3,sp,-1568
80005046:	40 fc       	lddsp	r12,sp[0x3c]
80005048:	58 0c       	cp.w	r12,0
8000504a:	c1 f0       	breq	80005088 <_vfprintf_r+0x17b8>
8000504c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005050:	fa c9 f9 48 	sub	r9,sp,-1720
80005054:	2f e8       	sub	r8,-2
80005056:	87 09       	st.w	r3[0x0],r9
80005058:	fb 48 06 90 	st.w	sp[1680],r8
8000505c:	30 29       	mov	r9,2
8000505e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005062:	87 19       	st.w	r3[0x4],r9
80005064:	2f f8       	sub	r8,-1
80005066:	fb 48 06 8c 	st.w	sp[1676],r8
8000506a:	58 78       	cp.w	r8,7
8000506c:	e0 89 00 04 	brgt	80005074 <_vfprintf_r+0x17a4>
80005070:	2f 83       	sub	r3,-8
80005072:	c0 b8       	rjmp	80005088 <_vfprintf_r+0x17b8>
80005074:	fa ca f9 78 	sub	r10,sp,-1672
80005078:	02 9b       	mov	r11,r1
8000507a:	08 9c       	mov	r12,r4
8000507c:	fe b0 f4 1c 	rcall	800038b4 <__sprint_r>
80005080:	e0 81 03 a7 	brne	800057ce <_vfprintf_r+0x1efe>
80005084:	fa c3 f9 e0 	sub	r3,sp,-1568
80005088:	40 9b       	lddsp	r11,sp[0x24]
8000508a:	e0 4b 00 80 	cp.w	r11,128
8000508e:	c4 71       	brne	8000511c <_vfprintf_r+0x184c>
80005090:	40 8a       	lddsp	r10,sp[0x20]
80005092:	40 39       	lddsp	r9,sp[0xc]
80005094:	12 1a       	sub	r10,r9
80005096:	50 4a       	stdsp	sp[0x10],r10
80005098:	58 0a       	cp.w	r10,0
8000509a:	e0 89 00 20 	brgt	800050da <_vfprintf_r+0x180a>
8000509e:	c3 f8       	rjmp	8000511c <_vfprintf_r+0x184c>
800050a0:	2f 09       	sub	r9,-16
800050a2:	2f f8       	sub	r8,-1
800050a4:	fe ce bc 1c 	sub	lr,pc,-17380
800050a8:	31 0c       	mov	r12,16
800050aa:	fb 49 06 90 	st.w	sp[1680],r9
800050ae:	87 0e       	st.w	r3[0x0],lr
800050b0:	87 1c       	st.w	r3[0x4],r12
800050b2:	fb 48 06 8c 	st.w	sp[1676],r8
800050b6:	58 78       	cp.w	r8,7
800050b8:	e0 89 00 04 	brgt	800050c0 <_vfprintf_r+0x17f0>
800050bc:	2f 83       	sub	r3,-8
800050be:	c0 b8       	rjmp	800050d4 <_vfprintf_r+0x1804>
800050c0:	fa ca f9 78 	sub	r10,sp,-1672
800050c4:	02 9b       	mov	r11,r1
800050c6:	08 9c       	mov	r12,r4
800050c8:	fe b0 f3 f6 	rcall	800038b4 <__sprint_r>
800050cc:	e0 81 03 81 	brne	800057ce <_vfprintf_r+0x1efe>
800050d0:	fa c3 f9 e0 	sub	r3,sp,-1568
800050d4:	40 4b       	lddsp	r11,sp[0x10]
800050d6:	21 0b       	sub	r11,16
800050d8:	50 4b       	stdsp	sp[0x10],r11
800050da:	fa f9 06 90 	ld.w	r9,sp[1680]
800050de:	fa f8 06 8c 	ld.w	r8,sp[1676]
800050e2:	fe ca bc 5a 	sub	r10,pc,-17318
800050e6:	40 4e       	lddsp	lr,sp[0x10]
800050e8:	59 0e       	cp.w	lr,16
800050ea:	fe 99 ff db 	brgt	800050a0 <_vfprintf_r+0x17d0>
800050ee:	1c 09       	add	r9,lr
800050f0:	2f f8       	sub	r8,-1
800050f2:	87 0a       	st.w	r3[0x0],r10
800050f4:	fb 49 06 90 	st.w	sp[1680],r9
800050f8:	87 1e       	st.w	r3[0x4],lr
800050fa:	fb 48 06 8c 	st.w	sp[1676],r8
800050fe:	58 78       	cp.w	r8,7
80005100:	e0 89 00 04 	brgt	80005108 <_vfprintf_r+0x1838>
80005104:	2f 83       	sub	r3,-8
80005106:	c0 b8       	rjmp	8000511c <_vfprintf_r+0x184c>
80005108:	fa ca f9 78 	sub	r10,sp,-1672
8000510c:	02 9b       	mov	r11,r1
8000510e:	08 9c       	mov	r12,r4
80005110:	fe b0 f3 d2 	rcall	800038b4 <__sprint_r>
80005114:	e0 81 03 5d 	brne	800057ce <_vfprintf_r+0x1efe>
80005118:	fa c3 f9 e0 	sub	r3,sp,-1568
8000511c:	40 2c       	lddsp	r12,sp[0x8]
8000511e:	04 1c       	sub	r12,r2
80005120:	50 2c       	stdsp	sp[0x8],r12
80005122:	58 0c       	cp.w	r12,0
80005124:	e0 89 00 20 	brgt	80005164 <_vfprintf_r+0x1894>
80005128:	c3 f8       	rjmp	800051a6 <_vfprintf_r+0x18d6>
8000512a:	2f 09       	sub	r9,-16
8000512c:	2f f8       	sub	r8,-1
8000512e:	fe cb bc a6 	sub	r11,pc,-17242
80005132:	31 0a       	mov	r10,16
80005134:	fb 49 06 90 	st.w	sp[1680],r9
80005138:	87 0b       	st.w	r3[0x0],r11
8000513a:	87 1a       	st.w	r3[0x4],r10
8000513c:	fb 48 06 8c 	st.w	sp[1676],r8
80005140:	58 78       	cp.w	r8,7
80005142:	e0 89 00 04 	brgt	8000514a <_vfprintf_r+0x187a>
80005146:	2f 83       	sub	r3,-8
80005148:	c0 b8       	rjmp	8000515e <_vfprintf_r+0x188e>
8000514a:	fa ca f9 78 	sub	r10,sp,-1672
8000514e:	02 9b       	mov	r11,r1
80005150:	08 9c       	mov	r12,r4
80005152:	fe b0 f3 b1 	rcall	800038b4 <__sprint_r>
80005156:	e0 81 03 3c 	brne	800057ce <_vfprintf_r+0x1efe>
8000515a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000515e:	40 29       	lddsp	r9,sp[0x8]
80005160:	21 09       	sub	r9,16
80005162:	50 29       	stdsp	sp[0x8],r9
80005164:	fa f9 06 90 	ld.w	r9,sp[1680]
80005168:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000516c:	fe ca bc e4 	sub	r10,pc,-17180
80005170:	40 2e       	lddsp	lr,sp[0x8]
80005172:	59 0e       	cp.w	lr,16
80005174:	fe 99 ff db 	brgt	8000512a <_vfprintf_r+0x185a>
80005178:	1c 09       	add	r9,lr
8000517a:	2f f8       	sub	r8,-1
8000517c:	87 0a       	st.w	r3[0x0],r10
8000517e:	fb 49 06 90 	st.w	sp[1680],r9
80005182:	87 1e       	st.w	r3[0x4],lr
80005184:	fb 48 06 8c 	st.w	sp[1676],r8
80005188:	58 78       	cp.w	r8,7
8000518a:	e0 89 00 04 	brgt	80005192 <_vfprintf_r+0x18c2>
8000518e:	2f 83       	sub	r3,-8
80005190:	c0 b8       	rjmp	800051a6 <_vfprintf_r+0x18d6>
80005192:	fa ca f9 78 	sub	r10,sp,-1672
80005196:	02 9b       	mov	r11,r1
80005198:	08 9c       	mov	r12,r4
8000519a:	fe b0 f3 8d 	rcall	800038b4 <__sprint_r>
8000519e:	e0 81 03 18 	brne	800057ce <_vfprintf_r+0x1efe>
800051a2:	fa c3 f9 e0 	sub	r3,sp,-1568
800051a6:	ed b5 00 08 	bld	r5,0x8
800051aa:	c0 b0       	breq	800051c0 <_vfprintf_r+0x18f0>
800051ac:	fa f8 06 90 	ld.w	r8,sp[1680]
800051b0:	87 12       	st.w	r3[0x4],r2
800051b2:	87 06       	st.w	r3[0x0],r6
800051b4:	f0 02 00 02 	add	r2,r8,r2
800051b8:	fb 42 06 90 	st.w	sp[1680],r2
800051bc:	e0 8f 01 d4 	bral	80005564 <_vfprintf_r+0x1c94>
800051c0:	e0 40 00 65 	cp.w	r0,101
800051c4:	e0 8a 01 d6 	brle	80005570 <_vfprintf_r+0x1ca0>
800051c8:	30 08       	mov	r8,0
800051ca:	30 09       	mov	r9,0
800051cc:	40 5b       	lddsp	r11,sp[0x14]
800051ce:	40 7a       	lddsp	r10,sp[0x1c]
800051d0:	e0 a0 19 53 	rcall	80008476 <__avr32_f64_cmp_eq>
800051d4:	c7 90       	breq	800052c6 <_vfprintf_r+0x19f6>
800051d6:	fa f8 06 90 	ld.w	r8,sp[1680]
800051da:	fe c9 bd 66 	sub	r9,pc,-17050
800051de:	2f f8       	sub	r8,-1
800051e0:	87 09       	st.w	r3[0x0],r9
800051e2:	fb 48 06 90 	st.w	sp[1680],r8
800051e6:	30 19       	mov	r9,1
800051e8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800051ec:	87 19       	st.w	r3[0x4],r9
800051ee:	2f f8       	sub	r8,-1
800051f0:	fb 48 06 8c 	st.w	sp[1676],r8
800051f4:	58 78       	cp.w	r8,7
800051f6:	e0 89 00 05 	brgt	80005200 <_vfprintf_r+0x1930>
800051fa:	2f 83       	sub	r3,-8
800051fc:	c0 c8       	rjmp	80005214 <_vfprintf_r+0x1944>
800051fe:	d7 03       	nop
80005200:	fa ca f9 78 	sub	r10,sp,-1672
80005204:	02 9b       	mov	r11,r1
80005206:	08 9c       	mov	r12,r4
80005208:	fe b0 f3 56 	rcall	800038b4 <__sprint_r>
8000520c:	e0 81 02 e1 	brne	800057ce <_vfprintf_r+0x1efe>
80005210:	fa c3 f9 e0 	sub	r3,sp,-1568
80005214:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005218:	40 6c       	lddsp	r12,sp[0x18]
8000521a:	18 38       	cp.w	r8,r12
8000521c:	c0 55       	brlt	80005226 <_vfprintf_r+0x1956>
8000521e:	ed b5 00 00 	bld	r5,0x0
80005222:	e0 81 02 6b 	brne	800056f8 <_vfprintf_r+0x1e28>
80005226:	fa f8 06 90 	ld.w	r8,sp[1680]
8000522a:	2f f8       	sub	r8,-1
8000522c:	40 cb       	lddsp	r11,sp[0x30]
8000522e:	fb 48 06 90 	st.w	sp[1680],r8
80005232:	30 19       	mov	r9,1
80005234:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005238:	87 0b       	st.w	r3[0x0],r11
8000523a:	2f f8       	sub	r8,-1
8000523c:	87 19       	st.w	r3[0x4],r9
8000523e:	fb 48 06 8c 	st.w	sp[1676],r8
80005242:	58 78       	cp.w	r8,7
80005244:	e0 89 00 04 	brgt	8000524c <_vfprintf_r+0x197c>
80005248:	2f 83       	sub	r3,-8
8000524a:	c0 b8       	rjmp	80005260 <_vfprintf_r+0x1990>
8000524c:	fa ca f9 78 	sub	r10,sp,-1672
80005250:	02 9b       	mov	r11,r1
80005252:	08 9c       	mov	r12,r4
80005254:	fe b0 f3 30 	rcall	800038b4 <__sprint_r>
80005258:	e0 81 02 bb 	brne	800057ce <_vfprintf_r+0x1efe>
8000525c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005260:	40 66       	lddsp	r6,sp[0x18]
80005262:	20 16       	sub	r6,1
80005264:	58 06       	cp.w	r6,0
80005266:	e0 89 00 1d 	brgt	800052a0 <_vfprintf_r+0x19d0>
8000526a:	e0 8f 02 47 	bral	800056f8 <_vfprintf_r+0x1e28>
8000526e:	2f 09       	sub	r9,-16
80005270:	2f f8       	sub	r8,-1
80005272:	fb 49 06 90 	st.w	sp[1680],r9
80005276:	87 02       	st.w	r3[0x0],r2
80005278:	87 10       	st.w	r3[0x4],r0
8000527a:	fb 48 06 8c 	st.w	sp[1676],r8
8000527e:	58 78       	cp.w	r8,7
80005280:	e0 89 00 04 	brgt	80005288 <_vfprintf_r+0x19b8>
80005284:	2f 83       	sub	r3,-8
80005286:	c0 b8       	rjmp	8000529c <_vfprintf_r+0x19cc>
80005288:	fa ca f9 78 	sub	r10,sp,-1672
8000528c:	02 9b       	mov	r11,r1
8000528e:	08 9c       	mov	r12,r4
80005290:	fe b0 f3 12 	rcall	800038b4 <__sprint_r>
80005294:	e0 81 02 9d 	brne	800057ce <_vfprintf_r+0x1efe>
80005298:	fa c3 f9 e0 	sub	r3,sp,-1568
8000529c:	21 06       	sub	r6,16
8000529e:	c0 48       	rjmp	800052a6 <_vfprintf_r+0x19d6>
800052a0:	fe c2 be 18 	sub	r2,pc,-16872
800052a4:	31 00       	mov	r0,16
800052a6:	fa f9 06 90 	ld.w	r9,sp[1680]
800052aa:	fa f8 06 8c 	ld.w	r8,sp[1676]
800052ae:	fe ca be 26 	sub	r10,pc,-16858
800052b2:	59 06       	cp.w	r6,16
800052b4:	fe 99 ff dd 	brgt	8000526e <_vfprintf_r+0x199e>
800052b8:	0c 09       	add	r9,r6
800052ba:	87 0a       	st.w	r3[0x0],r10
800052bc:	fb 49 06 90 	st.w	sp[1680],r9
800052c0:	2f f8       	sub	r8,-1
800052c2:	87 16       	st.w	r3[0x4],r6
800052c4:	c5 39       	rjmp	8000556a <_vfprintf_r+0x1c9a>
800052c6:	fa fa 06 ac 	ld.w	r10,sp[1708]
800052ca:	58 0a       	cp.w	r10,0
800052cc:	e0 89 00 92 	brgt	800053f0 <_vfprintf_r+0x1b20>
800052d0:	fa f8 06 90 	ld.w	r8,sp[1680]
800052d4:	fe c9 be 60 	sub	r9,pc,-16800
800052d8:	2f f8       	sub	r8,-1
800052da:	87 09       	st.w	r3[0x0],r9
800052dc:	fb 48 06 90 	st.w	sp[1680],r8
800052e0:	30 19       	mov	r9,1
800052e2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800052e6:	87 19       	st.w	r3[0x4],r9
800052e8:	2f f8       	sub	r8,-1
800052ea:	fb 48 06 8c 	st.w	sp[1676],r8
800052ee:	58 78       	cp.w	r8,7
800052f0:	e0 89 00 04 	brgt	800052f8 <_vfprintf_r+0x1a28>
800052f4:	2f 83       	sub	r3,-8
800052f6:	c0 b8       	rjmp	8000530c <_vfprintf_r+0x1a3c>
800052f8:	fa ca f9 78 	sub	r10,sp,-1672
800052fc:	02 9b       	mov	r11,r1
800052fe:	08 9c       	mov	r12,r4
80005300:	fe b0 f2 da 	rcall	800038b4 <__sprint_r>
80005304:	e0 81 02 65 	brne	800057ce <_vfprintf_r+0x1efe>
80005308:	fa c3 f9 e0 	sub	r3,sp,-1568
8000530c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005310:	58 08       	cp.w	r8,0
80005312:	c0 81       	brne	80005322 <_vfprintf_r+0x1a52>
80005314:	40 6a       	lddsp	r10,sp[0x18]
80005316:	58 0a       	cp.w	r10,0
80005318:	c0 51       	brne	80005322 <_vfprintf_r+0x1a52>
8000531a:	ed b5 00 00 	bld	r5,0x0
8000531e:	e0 81 01 ed 	brne	800056f8 <_vfprintf_r+0x1e28>
80005322:	40 c9       	lddsp	r9,sp[0x30]
80005324:	fa f8 06 90 	ld.w	r8,sp[1680]
80005328:	2f f8       	sub	r8,-1
8000532a:	87 09       	st.w	r3[0x0],r9
8000532c:	fb 48 06 90 	st.w	sp[1680],r8
80005330:	30 19       	mov	r9,1
80005332:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005336:	87 19       	st.w	r3[0x4],r9
80005338:	2f f8       	sub	r8,-1
8000533a:	fb 48 06 8c 	st.w	sp[1676],r8
8000533e:	58 78       	cp.w	r8,7
80005340:	e0 89 00 04 	brgt	80005348 <_vfprintf_r+0x1a78>
80005344:	2f 83       	sub	r3,-8
80005346:	c0 b8       	rjmp	8000535c <_vfprintf_r+0x1a8c>
80005348:	fa ca f9 78 	sub	r10,sp,-1672
8000534c:	02 9b       	mov	r11,r1
8000534e:	08 9c       	mov	r12,r4
80005350:	fe b0 f2 b2 	rcall	800038b4 <__sprint_r>
80005354:	e0 81 02 3d 	brne	800057ce <_vfprintf_r+0x1efe>
80005358:	fa c3 f9 e0 	sub	r3,sp,-1568
8000535c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005360:	5c 32       	neg	r2
80005362:	58 02       	cp.w	r2,0
80005364:	e0 89 00 1d 	brgt	8000539e <_vfprintf_r+0x1ace>
80005368:	c3 d8       	rjmp	800053e2 <_vfprintf_r+0x1b12>
8000536a:	2f 09       	sub	r9,-16
8000536c:	2f f8       	sub	r8,-1
8000536e:	31 0e       	mov	lr,16
80005370:	fb 49 06 90 	st.w	sp[1680],r9
80005374:	87 00       	st.w	r3[0x0],r0
80005376:	87 1e       	st.w	r3[0x4],lr
80005378:	fb 48 06 8c 	st.w	sp[1676],r8
8000537c:	58 78       	cp.w	r8,7
8000537e:	e0 89 00 04 	brgt	80005386 <_vfprintf_r+0x1ab6>
80005382:	2f 83       	sub	r3,-8
80005384:	c0 b8       	rjmp	8000539a <_vfprintf_r+0x1aca>
80005386:	fa ca f9 78 	sub	r10,sp,-1672
8000538a:	02 9b       	mov	r11,r1
8000538c:	08 9c       	mov	r12,r4
8000538e:	fe b0 f2 93 	rcall	800038b4 <__sprint_r>
80005392:	e0 81 02 1e 	brne	800057ce <_vfprintf_r+0x1efe>
80005396:	fa c3 f9 e0 	sub	r3,sp,-1568
8000539a:	21 02       	sub	r2,16
8000539c:	c0 38       	rjmp	800053a2 <_vfprintf_r+0x1ad2>
8000539e:	fe c0 bf 16 	sub	r0,pc,-16618
800053a2:	fa f9 06 90 	ld.w	r9,sp[1680]
800053a6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800053aa:	fe ca bf 22 	sub	r10,pc,-16606
800053ae:	59 02       	cp.w	r2,16
800053b0:	fe 99 ff dd 	brgt	8000536a <_vfprintf_r+0x1a9a>
800053b4:	04 09       	add	r9,r2
800053b6:	2f f8       	sub	r8,-1
800053b8:	87 0a       	st.w	r3[0x0],r10
800053ba:	fb 49 06 90 	st.w	sp[1680],r9
800053be:	87 12       	st.w	r3[0x4],r2
800053c0:	fb 48 06 8c 	st.w	sp[1676],r8
800053c4:	58 78       	cp.w	r8,7
800053c6:	e0 89 00 04 	brgt	800053ce <_vfprintf_r+0x1afe>
800053ca:	2f 83       	sub	r3,-8
800053cc:	c0 b8       	rjmp	800053e2 <_vfprintf_r+0x1b12>
800053ce:	fa ca f9 78 	sub	r10,sp,-1672
800053d2:	02 9b       	mov	r11,r1
800053d4:	08 9c       	mov	r12,r4
800053d6:	fe b0 f2 6f 	rcall	800038b4 <__sprint_r>
800053da:	e0 81 01 fa 	brne	800057ce <_vfprintf_r+0x1efe>
800053de:	fa c3 f9 e0 	sub	r3,sp,-1568
800053e2:	40 6c       	lddsp	r12,sp[0x18]
800053e4:	fa f8 06 90 	ld.w	r8,sp[1680]
800053e8:	87 06       	st.w	r3[0x0],r6
800053ea:	87 1c       	st.w	r3[0x4],r12
800053ec:	18 08       	add	r8,r12
800053ee:	cb 98       	rjmp	80005560 <_vfprintf_r+0x1c90>
800053f0:	fa f9 06 90 	ld.w	r9,sp[1680]
800053f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800053f8:	40 6b       	lddsp	r11,sp[0x18]
800053fa:	16 3a       	cp.w	r10,r11
800053fc:	c6 f5       	brlt	800054da <_vfprintf_r+0x1c0a>
800053fe:	16 09       	add	r9,r11
80005400:	2f f8       	sub	r8,-1
80005402:	87 06       	st.w	r3[0x0],r6
80005404:	fb 49 06 90 	st.w	sp[1680],r9
80005408:	87 1b       	st.w	r3[0x4],r11
8000540a:	fb 48 06 8c 	st.w	sp[1676],r8
8000540e:	58 78       	cp.w	r8,7
80005410:	e0 89 00 04 	brgt	80005418 <_vfprintf_r+0x1b48>
80005414:	2f 83       	sub	r3,-8
80005416:	c0 b8       	rjmp	8000542c <_vfprintf_r+0x1b5c>
80005418:	fa ca f9 78 	sub	r10,sp,-1672
8000541c:	02 9b       	mov	r11,r1
8000541e:	08 9c       	mov	r12,r4
80005420:	fe b0 f2 4a 	rcall	800038b4 <__sprint_r>
80005424:	e0 81 01 d5 	brne	800057ce <_vfprintf_r+0x1efe>
80005428:	fa c3 f9 e0 	sub	r3,sp,-1568
8000542c:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005430:	40 6a       	lddsp	r10,sp[0x18]
80005432:	14 16       	sub	r6,r10
80005434:	58 06       	cp.w	r6,0
80005436:	e0 89 00 1c 	brgt	8000546e <_vfprintf_r+0x1b9e>
8000543a:	c3 d8       	rjmp	800054b4 <_vfprintf_r+0x1be4>
8000543c:	2f 09       	sub	r9,-16
8000543e:	2f f8       	sub	r8,-1
80005440:	fb 49 06 90 	st.w	sp[1680],r9
80005444:	87 02       	st.w	r3[0x0],r2
80005446:	87 10       	st.w	r3[0x4],r0
80005448:	fb 48 06 8c 	st.w	sp[1676],r8
8000544c:	58 78       	cp.w	r8,7
8000544e:	e0 89 00 04 	brgt	80005456 <_vfprintf_r+0x1b86>
80005452:	2f 83       	sub	r3,-8
80005454:	c0 b8       	rjmp	8000546a <_vfprintf_r+0x1b9a>
80005456:	fa ca f9 78 	sub	r10,sp,-1672
8000545a:	02 9b       	mov	r11,r1
8000545c:	08 9c       	mov	r12,r4
8000545e:	fe b0 f2 2b 	rcall	800038b4 <__sprint_r>
80005462:	e0 81 01 b6 	brne	800057ce <_vfprintf_r+0x1efe>
80005466:	fa c3 f9 e0 	sub	r3,sp,-1568
8000546a:	21 06       	sub	r6,16
8000546c:	c0 48       	rjmp	80005474 <_vfprintf_r+0x1ba4>
8000546e:	fe c2 bf e6 	sub	r2,pc,-16410
80005472:	31 00       	mov	r0,16
80005474:	fa f9 06 90 	ld.w	r9,sp[1680]
80005478:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000547c:	fe ca bf f4 	sub	r10,pc,-16396
80005480:	59 06       	cp.w	r6,16
80005482:	fe 99 ff dd 	brgt	8000543c <_vfprintf_r+0x1b6c>
80005486:	0c 09       	add	r9,r6
80005488:	2f f8       	sub	r8,-1
8000548a:	87 0a       	st.w	r3[0x0],r10
8000548c:	fb 49 06 90 	st.w	sp[1680],r9
80005490:	87 16       	st.w	r3[0x4],r6
80005492:	fb 48 06 8c 	st.w	sp[1676],r8
80005496:	58 78       	cp.w	r8,7
80005498:	e0 89 00 04 	brgt	800054a0 <_vfprintf_r+0x1bd0>
8000549c:	2f 83       	sub	r3,-8
8000549e:	c0 b8       	rjmp	800054b4 <_vfprintf_r+0x1be4>
800054a0:	fa ca f9 78 	sub	r10,sp,-1672
800054a4:	02 9b       	mov	r11,r1
800054a6:	08 9c       	mov	r12,r4
800054a8:	fe b0 f2 06 	rcall	800038b4 <__sprint_r>
800054ac:	e0 81 01 91 	brne	800057ce <_vfprintf_r+0x1efe>
800054b0:	fa c3 f9 e0 	sub	r3,sp,-1568
800054b4:	ed b5 00 00 	bld	r5,0x0
800054b8:	e0 81 01 20 	brne	800056f8 <_vfprintf_r+0x1e28>
800054bc:	40 c9       	lddsp	r9,sp[0x30]
800054be:	fa f8 06 90 	ld.w	r8,sp[1680]
800054c2:	2f f8       	sub	r8,-1
800054c4:	87 09       	st.w	r3[0x0],r9
800054c6:	fb 48 06 90 	st.w	sp[1680],r8
800054ca:	30 19       	mov	r9,1
800054cc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800054d0:	87 19       	st.w	r3[0x4],r9
800054d2:	2f f8       	sub	r8,-1
800054d4:	fb 48 06 8c 	st.w	sp[1676],r8
800054d8:	c0 29       	rjmp	800056dc <_vfprintf_r+0x1e0c>
800054da:	14 09       	add	r9,r10
800054dc:	2f f8       	sub	r8,-1
800054de:	fb 49 06 90 	st.w	sp[1680],r9
800054e2:	87 06       	st.w	r3[0x0],r6
800054e4:	87 1a       	st.w	r3[0x4],r10
800054e6:	fb 48 06 8c 	st.w	sp[1676],r8
800054ea:	58 78       	cp.w	r8,7
800054ec:	e0 89 00 04 	brgt	800054f4 <_vfprintf_r+0x1c24>
800054f0:	2f 83       	sub	r3,-8
800054f2:	c0 b8       	rjmp	80005508 <_vfprintf_r+0x1c38>
800054f4:	fa ca f9 78 	sub	r10,sp,-1672
800054f8:	02 9b       	mov	r11,r1
800054fa:	08 9c       	mov	r12,r4
800054fc:	fe b0 f1 dc 	rcall	800038b4 <__sprint_r>
80005500:	e0 81 01 67 	brne	800057ce <_vfprintf_r+0x1efe>
80005504:	fa c3 f9 e0 	sub	r3,sp,-1568
80005508:	40 c8       	lddsp	r8,sp[0x30]
8000550a:	87 08       	st.w	r3[0x0],r8
8000550c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005510:	2f f8       	sub	r8,-1
80005512:	30 19       	mov	r9,1
80005514:	fb 48 06 90 	st.w	sp[1680],r8
80005518:	87 19       	st.w	r3[0x4],r9
8000551a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000551e:	2f f8       	sub	r8,-1
80005520:	fb 48 06 8c 	st.w	sp[1676],r8
80005524:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005528:	58 78       	cp.w	r8,7
8000552a:	e0 89 00 04 	brgt	80005532 <_vfprintf_r+0x1c62>
8000552e:	2f 83       	sub	r3,-8
80005530:	c0 b8       	rjmp	80005546 <_vfprintf_r+0x1c76>
80005532:	fa ca f9 78 	sub	r10,sp,-1672
80005536:	02 9b       	mov	r11,r1
80005538:	08 9c       	mov	r12,r4
8000553a:	fe b0 f1 bd 	rcall	800038b4 <__sprint_r>
8000553e:	e0 81 01 48 	brne	800057ce <_vfprintf_r+0x1efe>
80005542:	fa c3 f9 e0 	sub	r3,sp,-1568
80005546:	04 06       	add	r6,r2
80005548:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000554c:	87 06       	st.w	r3[0x0],r6
8000554e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005552:	40 66       	lddsp	r6,sp[0x18]
80005554:	40 6e       	lddsp	lr,sp[0x18]
80005556:	10 16       	sub	r6,r8
80005558:	f2 08 01 08 	sub	r8,r9,r8
8000555c:	87 16       	st.w	r3[0x4],r6
8000555e:	1c 08       	add	r8,lr
80005560:	fb 48 06 90 	st.w	sp[1680],r8
80005564:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005568:	2f f8       	sub	r8,-1
8000556a:	fb 48 06 8c 	st.w	sp[1676],r8
8000556e:	cb 78       	rjmp	800056dc <_vfprintf_r+0x1e0c>
80005570:	40 6c       	lddsp	r12,sp[0x18]
80005572:	58 1c       	cp.w	r12,1
80005574:	e0 89 00 06 	brgt	80005580 <_vfprintf_r+0x1cb0>
80005578:	ed b5 00 00 	bld	r5,0x0
8000557c:	e0 81 00 85 	brne	80005686 <_vfprintf_r+0x1db6>
80005580:	fa f8 06 90 	ld.w	r8,sp[1680]
80005584:	2f f8       	sub	r8,-1
80005586:	30 19       	mov	r9,1
80005588:	fb 48 06 90 	st.w	sp[1680],r8
8000558c:	87 06       	st.w	r3[0x0],r6
8000558e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005592:	87 19       	st.w	r3[0x4],r9
80005594:	2f f8       	sub	r8,-1
80005596:	fb 48 06 8c 	st.w	sp[1676],r8
8000559a:	58 78       	cp.w	r8,7
8000559c:	e0 89 00 04 	brgt	800055a4 <_vfprintf_r+0x1cd4>
800055a0:	2f 83       	sub	r3,-8
800055a2:	c0 b8       	rjmp	800055b8 <_vfprintf_r+0x1ce8>
800055a4:	fa ca f9 78 	sub	r10,sp,-1672
800055a8:	02 9b       	mov	r11,r1
800055aa:	08 9c       	mov	r12,r4
800055ac:	fe b0 f1 84 	rcall	800038b4 <__sprint_r>
800055b0:	e0 81 01 0f 	brne	800057ce <_vfprintf_r+0x1efe>
800055b4:	fa c3 f9 e0 	sub	r3,sp,-1568
800055b8:	fa f8 06 90 	ld.w	r8,sp[1680]
800055bc:	2f f8       	sub	r8,-1
800055be:	40 cb       	lddsp	r11,sp[0x30]
800055c0:	fb 48 06 90 	st.w	sp[1680],r8
800055c4:	30 19       	mov	r9,1
800055c6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800055ca:	87 0b       	st.w	r3[0x0],r11
800055cc:	2f f8       	sub	r8,-1
800055ce:	87 19       	st.w	r3[0x4],r9
800055d0:	fb 48 06 8c 	st.w	sp[1676],r8
800055d4:	58 78       	cp.w	r8,7
800055d6:	e0 89 00 05 	brgt	800055e0 <_vfprintf_r+0x1d10>
800055da:	2f 83       	sub	r3,-8
800055dc:	c0 c8       	rjmp	800055f4 <_vfprintf_r+0x1d24>
800055de:	d7 03       	nop
800055e0:	fa ca f9 78 	sub	r10,sp,-1672
800055e4:	02 9b       	mov	r11,r1
800055e6:	08 9c       	mov	r12,r4
800055e8:	fe b0 f1 66 	rcall	800038b4 <__sprint_r>
800055ec:	e0 81 00 f1 	brne	800057ce <_vfprintf_r+0x1efe>
800055f0:	fa c3 f9 e0 	sub	r3,sp,-1568
800055f4:	30 08       	mov	r8,0
800055f6:	30 09       	mov	r9,0
800055f8:	40 5b       	lddsp	r11,sp[0x14]
800055fa:	40 7a       	lddsp	r10,sp[0x1c]
800055fc:	e0 a0 17 3d 	rcall	80008476 <__avr32_f64_cmp_eq>
80005600:	40 68       	lddsp	r8,sp[0x18]
80005602:	20 18       	sub	r8,1
80005604:	58 0c       	cp.w	r12,0
80005606:	c0 d1       	brne	80005620 <_vfprintf_r+0x1d50>
80005608:	2f f6       	sub	r6,-1
8000560a:	87 18       	st.w	r3[0x4],r8
8000560c:	87 06       	st.w	r3[0x0],r6
8000560e:	fa f6 06 90 	ld.w	r6,sp[1680]
80005612:	10 06       	add	r6,r8
80005614:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005618:	fb 46 06 90 	st.w	sp[1680],r6
8000561c:	2f f8       	sub	r8,-1
8000561e:	c3 18       	rjmp	80005680 <_vfprintf_r+0x1db0>
80005620:	10 96       	mov	r6,r8
80005622:	58 08       	cp.w	r8,0
80005624:	e0 89 00 1c 	brgt	8000565c <_vfprintf_r+0x1d8c>
80005628:	c4 b8       	rjmp	800056be <_vfprintf_r+0x1dee>
8000562a:	2f 09       	sub	r9,-16
8000562c:	2f f8       	sub	r8,-1
8000562e:	fb 49 06 90 	st.w	sp[1680],r9
80005632:	87 02       	st.w	r3[0x0],r2
80005634:	87 10       	st.w	r3[0x4],r0
80005636:	fb 48 06 8c 	st.w	sp[1676],r8
8000563a:	58 78       	cp.w	r8,7
8000563c:	e0 89 00 04 	brgt	80005644 <_vfprintf_r+0x1d74>
80005640:	2f 83       	sub	r3,-8
80005642:	c0 b8       	rjmp	80005658 <_vfprintf_r+0x1d88>
80005644:	fa ca f9 78 	sub	r10,sp,-1672
80005648:	02 9b       	mov	r11,r1
8000564a:	08 9c       	mov	r12,r4
8000564c:	fe b0 f1 34 	rcall	800038b4 <__sprint_r>
80005650:	e0 81 00 bf 	brne	800057ce <_vfprintf_r+0x1efe>
80005654:	fa c3 f9 e0 	sub	r3,sp,-1568
80005658:	21 06       	sub	r6,16
8000565a:	c0 48       	rjmp	80005662 <_vfprintf_r+0x1d92>
8000565c:	fe c2 c1 d4 	sub	r2,pc,-15916
80005660:	31 00       	mov	r0,16
80005662:	fa f9 06 90 	ld.w	r9,sp[1680]
80005666:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000566a:	fe ca c1 e2 	sub	r10,pc,-15902
8000566e:	59 06       	cp.w	r6,16
80005670:	fe 99 ff dd 	brgt	8000562a <_vfprintf_r+0x1d5a>
80005674:	0c 09       	add	r9,r6
80005676:	87 0a       	st.w	r3[0x0],r10
80005678:	fb 49 06 90 	st.w	sp[1680],r9
8000567c:	2f f8       	sub	r8,-1
8000567e:	87 16       	st.w	r3[0x4],r6
80005680:	fb 48 06 8c 	st.w	sp[1676],r8
80005684:	c0 e8       	rjmp	800056a0 <_vfprintf_r+0x1dd0>
80005686:	fa f8 06 90 	ld.w	r8,sp[1680]
8000568a:	2f f8       	sub	r8,-1
8000568c:	30 19       	mov	r9,1
8000568e:	fb 48 06 90 	st.w	sp[1680],r8
80005692:	87 06       	st.w	r3[0x0],r6
80005694:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005698:	87 19       	st.w	r3[0x4],r9
8000569a:	2f f8       	sub	r8,-1
8000569c:	fb 48 06 8c 	st.w	sp[1676],r8
800056a0:	58 78       	cp.w	r8,7
800056a2:	e0 89 00 04 	brgt	800056aa <_vfprintf_r+0x1dda>
800056a6:	2f 83       	sub	r3,-8
800056a8:	c0 b8       	rjmp	800056be <_vfprintf_r+0x1dee>
800056aa:	fa ca f9 78 	sub	r10,sp,-1672
800056ae:	02 9b       	mov	r11,r1
800056b0:	08 9c       	mov	r12,r4
800056b2:	fe b0 f1 01 	rcall	800038b4 <__sprint_r>
800056b6:	e0 81 00 8c 	brne	800057ce <_vfprintf_r+0x1efe>
800056ba:	fa c3 f9 e0 	sub	r3,sp,-1568
800056be:	40 ea       	lddsp	r10,sp[0x38]
800056c0:	fa f8 06 90 	ld.w	r8,sp[1680]
800056c4:	14 08       	add	r8,r10
800056c6:	fa c9 f9 64 	sub	r9,sp,-1692
800056ca:	fb 48 06 90 	st.w	sp[1680],r8
800056ce:	87 1a       	st.w	r3[0x4],r10
800056d0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800056d4:	87 09       	st.w	r3[0x0],r9
800056d6:	2f f8       	sub	r8,-1
800056d8:	fb 48 06 8c 	st.w	sp[1676],r8
800056dc:	58 78       	cp.w	r8,7
800056de:	e0 89 00 04 	brgt	800056e6 <_vfprintf_r+0x1e16>
800056e2:	2f 83       	sub	r3,-8
800056e4:	c0 a8       	rjmp	800056f8 <_vfprintf_r+0x1e28>
800056e6:	fa ca f9 78 	sub	r10,sp,-1672
800056ea:	02 9b       	mov	r11,r1
800056ec:	08 9c       	mov	r12,r4
800056ee:	fe b0 f0 e3 	rcall	800038b4 <__sprint_r>
800056f2:	c6 e1       	brne	800057ce <_vfprintf_r+0x1efe>
800056f4:	fa c3 f9 e0 	sub	r3,sp,-1568
800056f8:	e2 15 00 04 	andl	r5,0x4,COH
800056fc:	c3 f0       	breq	8000577a <_vfprintf_r+0x1eaa>
800056fe:	40 86       	lddsp	r6,sp[0x20]
80005700:	40 39       	lddsp	r9,sp[0xc]
80005702:	12 16       	sub	r6,r9
80005704:	58 06       	cp.w	r6,0
80005706:	e0 89 00 1a 	brgt	8000573a <_vfprintf_r+0x1e6a>
8000570a:	c3 88       	rjmp	8000577a <_vfprintf_r+0x1eaa>
8000570c:	2f 09       	sub	r9,-16
8000570e:	2f f8       	sub	r8,-1
80005710:	fb 49 06 90 	st.w	sp[1680],r9
80005714:	87 05       	st.w	r3[0x0],r5
80005716:	87 12       	st.w	r3[0x4],r2
80005718:	fb 48 06 8c 	st.w	sp[1676],r8
8000571c:	58 78       	cp.w	r8,7
8000571e:	e0 89 00 04 	brgt	80005726 <_vfprintf_r+0x1e56>
80005722:	2f 83       	sub	r3,-8
80005724:	c0 98       	rjmp	80005736 <_vfprintf_r+0x1e66>
80005726:	00 9a       	mov	r10,r0
80005728:	02 9b       	mov	r11,r1
8000572a:	08 9c       	mov	r12,r4
8000572c:	fe b0 f0 c4 	rcall	800038b4 <__sprint_r>
80005730:	c4 f1       	brne	800057ce <_vfprintf_r+0x1efe>
80005732:	fa c3 f9 e0 	sub	r3,sp,-1568
80005736:	21 06       	sub	r6,16
80005738:	c0 68       	rjmp	80005744 <_vfprintf_r+0x1e74>
8000573a:	fe c5 c2 c2 	sub	r5,pc,-15678
8000573e:	31 02       	mov	r2,16
80005740:	fa c0 f9 78 	sub	r0,sp,-1672
80005744:	fa f9 06 90 	ld.w	r9,sp[1680]
80005748:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000574c:	fe ca c2 d4 	sub	r10,pc,-15660
80005750:	59 06       	cp.w	r6,16
80005752:	fe 99 ff dd 	brgt	8000570c <_vfprintf_r+0x1e3c>
80005756:	0c 09       	add	r9,r6
80005758:	2f f8       	sub	r8,-1
8000575a:	87 0a       	st.w	r3[0x0],r10
8000575c:	87 16       	st.w	r3[0x4],r6
8000575e:	fb 49 06 90 	st.w	sp[1680],r9
80005762:	fb 48 06 8c 	st.w	sp[1676],r8
80005766:	58 78       	cp.w	r8,7
80005768:	e0 8a 00 09 	brle	8000577a <_vfprintf_r+0x1eaa>
8000576c:	fa ca f9 78 	sub	r10,sp,-1672
80005770:	02 9b       	mov	r11,r1
80005772:	08 9c       	mov	r12,r4
80005774:	fe b0 f0 a0 	rcall	800038b4 <__sprint_r>
80005778:	c2 b1       	brne	800057ce <_vfprintf_r+0x1efe>
8000577a:	40 bc       	lddsp	r12,sp[0x2c]
8000577c:	40 36       	lddsp	r6,sp[0xc]
8000577e:	40 8e       	lddsp	lr,sp[0x20]
80005780:	ec 0e 0c 48 	max	r8,r6,lr
80005784:	10 0c       	add	r12,r8
80005786:	50 bc       	stdsp	sp[0x2c],r12
80005788:	fa f8 06 90 	ld.w	r8,sp[1680]
8000578c:	58 08       	cp.w	r8,0
8000578e:	c0 80       	breq	8000579e <_vfprintf_r+0x1ece>
80005790:	fa ca f9 78 	sub	r10,sp,-1672
80005794:	02 9b       	mov	r11,r1
80005796:	08 9c       	mov	r12,r4
80005798:	fe b0 f0 8e 	rcall	800038b4 <__sprint_r>
8000579c:	c1 91       	brne	800057ce <_vfprintf_r+0x1efe>
8000579e:	30 0b       	mov	r11,0
800057a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800057a4:	fb 4b 06 8c 	st.w	sp[1676],r11
800057a8:	fe 9f f1 22 	bral	800039ec <_vfprintf_r+0x11c>
800057ac:	08 95       	mov	r5,r4
800057ae:	fa f8 06 90 	ld.w	r8,sp[1680]
800057b2:	58 08       	cp.w	r8,0
800057b4:	c0 80       	breq	800057c4 <_vfprintf_r+0x1ef4>
800057b6:	08 9c       	mov	r12,r4
800057b8:	fa ca f9 78 	sub	r10,sp,-1672
800057bc:	02 9b       	mov	r11,r1
800057be:	fe b0 f0 7b 	rcall	800038b4 <__sprint_r>
800057c2:	c0 61       	brne	800057ce <_vfprintf_r+0x1efe>
800057c4:	30 08       	mov	r8,0
800057c6:	fb 48 06 8c 	st.w	sp[1676],r8
800057ca:	c0 28       	rjmp	800057ce <_vfprintf_r+0x1efe>
800057cc:	40 41       	lddsp	r1,sp[0x10]
800057ce:	82 68       	ld.sh	r8,r1[0xc]
800057d0:	ed b8 00 06 	bld	r8,0x6
800057d4:	c0 31       	brne	800057da <_vfprintf_r+0x1f0a>
800057d6:	3f fa       	mov	r10,-1
800057d8:	50 ba       	stdsp	sp[0x2c],r10
800057da:	40 bc       	lddsp	r12,sp[0x2c]
800057dc:	fe 3d f9 44 	sub	sp,-1724
800057e0:	d8 32       	popm	r0-r7,pc
800057e2:	d7 03       	nop

800057e4 <__swsetup_r>:
800057e4:	d4 21       	pushm	r4-r7,lr
800057e6:	e0 68 01 00 	mov	r8,256
800057ea:	18 96       	mov	r6,r12
800057ec:	16 97       	mov	r7,r11
800057ee:	70 0c       	ld.w	r12,r8[0x0]
800057f0:	58 0c       	cp.w	r12,0
800057f2:	c0 60       	breq	800057fe <__swsetup_r+0x1a>
800057f4:	78 68       	ld.w	r8,r12[0x18]
800057f6:	58 08       	cp.w	r8,0
800057f8:	c0 31       	brne	800057fe <__swsetup_r+0x1a>
800057fa:	e0 a0 07 b9 	rcall	8000676c <__sinit>
800057fe:	fe c8 c2 56 	sub	r8,pc,-15786
80005802:	10 37       	cp.w	r7,r8
80005804:	c0 61       	brne	80005810 <__swsetup_r+0x2c>
80005806:	e0 68 01 00 	mov	r8,256
8000580a:	70 08       	ld.w	r8,r8[0x0]
8000580c:	70 07       	ld.w	r7,r8[0x0]
8000580e:	c1 28       	rjmp	80005832 <__swsetup_r+0x4e>
80005810:	fe c8 c2 48 	sub	r8,pc,-15800
80005814:	10 37       	cp.w	r7,r8
80005816:	c0 61       	brne	80005822 <__swsetup_r+0x3e>
80005818:	e0 68 01 00 	mov	r8,256
8000581c:	70 08       	ld.w	r8,r8[0x0]
8000581e:	70 17       	ld.w	r7,r8[0x4]
80005820:	c0 98       	rjmp	80005832 <__swsetup_r+0x4e>
80005822:	fe c8 c2 3a 	sub	r8,pc,-15814
80005826:	10 37       	cp.w	r7,r8
80005828:	c0 51       	brne	80005832 <__swsetup_r+0x4e>
8000582a:	e0 68 01 00 	mov	r8,256
8000582e:	70 08       	ld.w	r8,r8[0x0]
80005830:	70 27       	ld.w	r7,r8[0x8]
80005832:	8e 68       	ld.sh	r8,r7[0xc]
80005834:	ed b8 00 03 	bld	r8,0x3
80005838:	c1 e0       	breq	80005874 <__swsetup_r+0x90>
8000583a:	ed b8 00 04 	bld	r8,0x4
8000583e:	c3 e1       	brne	800058ba <__swsetup_r+0xd6>
80005840:	ed b8 00 02 	bld	r8,0x2
80005844:	c1 51       	brne	8000586e <__swsetup_r+0x8a>
80005846:	6e db       	ld.w	r11,r7[0x34]
80005848:	58 0b       	cp.w	r11,0
8000584a:	c0 a0       	breq	8000585e <__swsetup_r+0x7a>
8000584c:	ee c8 ff bc 	sub	r8,r7,-68
80005850:	10 3b       	cp.w	r11,r8
80005852:	c0 40       	breq	8000585a <__swsetup_r+0x76>
80005854:	0c 9c       	mov	r12,r6
80005856:	e0 a0 08 25 	rcall	800068a0 <_free_r>
8000585a:	30 08       	mov	r8,0
8000585c:	8f d8       	st.w	r7[0x34],r8
8000585e:	8e 68       	ld.sh	r8,r7[0xc]
80005860:	e0 18 ff db 	andl	r8,0xffdb
80005864:	ae 68       	st.h	r7[0xc],r8
80005866:	30 08       	mov	r8,0
80005868:	8f 18       	st.w	r7[0x4],r8
8000586a:	6e 48       	ld.w	r8,r7[0x10]
8000586c:	8f 08       	st.w	r7[0x0],r8
8000586e:	8e 68       	ld.sh	r8,r7[0xc]
80005870:	a3 b8       	sbr	r8,0x3
80005872:	ae 68       	st.h	r7[0xc],r8
80005874:	6e 48       	ld.w	r8,r7[0x10]
80005876:	58 08       	cp.w	r8,0
80005878:	c0 b1       	brne	8000588e <__swsetup_r+0xaa>
8000587a:	8e 68       	ld.sh	r8,r7[0xc]
8000587c:	e2 18 02 80 	andl	r8,0x280,COH
80005880:	e0 48 02 00 	cp.w	r8,512
80005884:	c0 50       	breq	8000588e <__swsetup_r+0xaa>
80005886:	0c 9c       	mov	r12,r6
80005888:	0e 9b       	mov	r11,r7
8000588a:	e0 a0 0a 4b 	rcall	80006d20 <__smakebuf_r>
8000588e:	8e 69       	ld.sh	r9,r7[0xc]
80005890:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80005894:	c0 70       	breq	800058a2 <__swsetup_r+0xbe>
80005896:	30 08       	mov	r8,0
80005898:	8f 28       	st.w	r7[0x8],r8
8000589a:	6e 58       	ld.w	r8,r7[0x14]
8000589c:	5c 38       	neg	r8
8000589e:	8f 68       	st.w	r7[0x18],r8
800058a0:	c0 68       	rjmp	800058ac <__swsetup_r+0xc8>
800058a2:	ed b9 00 01 	bld	r9,0x1
800058a6:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800058aa:	8f 28       	st.w	r7[0x8],r8
800058ac:	6e 48       	ld.w	r8,r7[0x10]
800058ae:	58 08       	cp.w	r8,0
800058b0:	c0 61       	brne	800058bc <__swsetup_r+0xd8>
800058b2:	8e 68       	ld.sh	r8,r7[0xc]
800058b4:	ed b8 00 07 	bld	r8,0x7
800058b8:	c0 21       	brne	800058bc <__swsetup_r+0xd8>
800058ba:	dc 2a       	popm	r4-r7,pc,r12=-1
800058bc:	d8 2a       	popm	r4-r7,pc,r12=0
800058be:	d7 03       	nop

800058c0 <quorem>:
800058c0:	d4 31       	pushm	r0-r7,lr
800058c2:	20 2d       	sub	sp,8
800058c4:	18 97       	mov	r7,r12
800058c6:	78 48       	ld.w	r8,r12[0x10]
800058c8:	76 46       	ld.w	r6,r11[0x10]
800058ca:	0c 38       	cp.w	r8,r6
800058cc:	c0 34       	brge	800058d2 <quorem+0x12>
800058ce:	30 0c       	mov	r12,0
800058d0:	c8 58       	rjmp	800059da <quorem+0x11a>
800058d2:	ec c2 ff fc 	sub	r2,r6,-4
800058d6:	f6 c3 ff ec 	sub	r3,r11,-20
800058da:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800058de:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800058e2:	2f f9       	sub	r9,-1
800058e4:	20 16       	sub	r6,1
800058e6:	f8 09 0d 08 	divu	r8,r12,r9
800058ea:	f6 02 00 22 	add	r2,r11,r2<<0x2
800058ee:	ee c4 ff ec 	sub	r4,r7,-20
800058f2:	10 95       	mov	r5,r8
800058f4:	58 08       	cp.w	r8,0
800058f6:	c4 10       	breq	80005978 <quorem+0xb8>
800058f8:	30 09       	mov	r9,0
800058fa:	06 9a       	mov	r10,r3
800058fc:	08 98       	mov	r8,r4
800058fe:	12 91       	mov	r1,r9
80005900:	50 0b       	stdsp	sp[0x0],r11
80005902:	70 0e       	ld.w	lr,r8[0x0]
80005904:	b1 8e       	lsr	lr,0x10
80005906:	50 1e       	stdsp	sp[0x4],lr
80005908:	15 0e       	ld.w	lr,r10++
8000590a:	fc 00 16 10 	lsr	r0,lr,0x10
8000590e:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80005912:	ea 0e 03 41 	mac	r1,r5,lr
80005916:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000591a:	b1 81       	lsr	r1,0x10
8000591c:	40 1b       	lddsp	r11,sp[0x4]
8000591e:	ea 00 02 40 	mul	r0,r5,r0
80005922:	e2 00 00 00 	add	r0,r1,r0
80005926:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000592a:	02 1b       	sub	r11,r1
8000592c:	50 1b       	stdsp	sp[0x4],r11
8000592e:	70 0b       	ld.w	r11,r8[0x0]
80005930:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80005934:	02 09       	add	r9,r1
80005936:	f2 0e 01 0e 	sub	lr,r9,lr
8000593a:	b0 1e       	st.h	r8[0x2],lr
8000593c:	fc 09 14 10 	asr	r9,lr,0x10
80005940:	40 1e       	lddsp	lr,sp[0x4]
80005942:	fc 09 00 09 	add	r9,lr,r9
80005946:	b0 09       	st.h	r8[0x0],r9
80005948:	e0 01 16 10 	lsr	r1,r0,0x10
8000594c:	2f c8       	sub	r8,-4
8000594e:	b1 49       	asr	r9,0x10
80005950:	04 3a       	cp.w	r10,r2
80005952:	fe 98 ff d8 	brls	80005902 <quorem+0x42>
80005956:	40 0b       	lddsp	r11,sp[0x0]
80005958:	58 0c       	cp.w	r12,0
8000595a:	c0 f1       	brne	80005978 <quorem+0xb8>
8000595c:	ec c8 ff fb 	sub	r8,r6,-5
80005960:	ee 08 00 28 	add	r8,r7,r8<<0x2
80005964:	c0 28       	rjmp	80005968 <quorem+0xa8>
80005966:	20 16       	sub	r6,1
80005968:	20 48       	sub	r8,4
8000596a:	08 38       	cp.w	r8,r4
8000596c:	e0 88 00 05 	brls	80005976 <quorem+0xb6>
80005970:	70 09       	ld.w	r9,r8[0x0]
80005972:	58 09       	cp.w	r9,0
80005974:	cf 90       	breq	80005966 <quorem+0xa6>
80005976:	8f 46       	st.w	r7[0x10],r6
80005978:	0e 9c       	mov	r12,r7
8000597a:	e0 a0 0c fb 	rcall	80007370 <__mcmp>
8000597e:	c2 d5       	brlt	800059d8 <quorem+0x118>
80005980:	2f f5       	sub	r5,-1
80005982:	08 98       	mov	r8,r4
80005984:	30 09       	mov	r9,0
80005986:	07 0b       	ld.w	r11,r3++
80005988:	f6 0a 16 10 	lsr	r10,r11,0x10
8000598c:	70 0c       	ld.w	r12,r8[0x0]
8000598e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80005992:	f8 0e 16 10 	lsr	lr,r12,0x10
80005996:	14 1e       	sub	lr,r10
80005998:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000599c:	16 1a       	sub	r10,r11
8000599e:	12 0a       	add	r10,r9
800059a0:	b0 1a       	st.h	r8[0x2],r10
800059a2:	b1 4a       	asr	r10,0x10
800059a4:	fc 0a 00 09 	add	r9,lr,r10
800059a8:	b0 09       	st.h	r8[0x0],r9
800059aa:	2f c8       	sub	r8,-4
800059ac:	b1 49       	asr	r9,0x10
800059ae:	04 33       	cp.w	r3,r2
800059b0:	fe 98 ff eb 	brls	80005986 <quorem+0xc6>
800059b4:	ec c8 ff fb 	sub	r8,r6,-5
800059b8:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800059bc:	58 09       	cp.w	r9,0
800059be:	c0 d1       	brne	800059d8 <quorem+0x118>
800059c0:	ee 08 00 28 	add	r8,r7,r8<<0x2
800059c4:	c0 28       	rjmp	800059c8 <quorem+0x108>
800059c6:	20 16       	sub	r6,1
800059c8:	20 48       	sub	r8,4
800059ca:	08 38       	cp.w	r8,r4
800059cc:	e0 88 00 05 	brls	800059d6 <quorem+0x116>
800059d0:	70 09       	ld.w	r9,r8[0x0]
800059d2:	58 09       	cp.w	r9,0
800059d4:	cf 90       	breq	800059c6 <quorem+0x106>
800059d6:	8f 46       	st.w	r7[0x10],r6
800059d8:	0a 9c       	mov	r12,r5
800059da:	2f ed       	sub	sp,-8
800059dc:	d8 32       	popm	r0-r7,pc
800059de:	d7 03       	nop

800059e0 <_dtoa_r>:
800059e0:	d4 31       	pushm	r0-r7,lr
800059e2:	21 ad       	sub	sp,104
800059e4:	fa c4 ff 74 	sub	r4,sp,-140
800059e8:	18 97       	mov	r7,r12
800059ea:	16 95       	mov	r5,r11
800059ec:	68 2c       	ld.w	r12,r4[0x8]
800059ee:	50 c9       	stdsp	sp[0x30],r9
800059f0:	68 16       	ld.w	r6,r4[0x4]
800059f2:	68 09       	ld.w	r9,r4[0x0]
800059f4:	50 e8       	stdsp	sp[0x38],r8
800059f6:	14 94       	mov	r4,r10
800059f8:	51 2c       	stdsp	sp[0x48],r12
800059fa:	fa e5 00 08 	st.d	sp[8],r4
800059fe:	51 59       	stdsp	sp[0x54],r9
80005a00:	6e 95       	ld.w	r5,r7[0x24]
80005a02:	58 05       	cp.w	r5,0
80005a04:	c0 91       	brne	80005a16 <_dtoa_r+0x36>
80005a06:	31 0c       	mov	r12,16
80005a08:	e0 a0 09 ea 	rcall	80006ddc <malloc>
80005a0c:	99 35       	st.w	r12[0xc],r5
80005a0e:	8f 9c       	st.w	r7[0x24],r12
80005a10:	99 15       	st.w	r12[0x4],r5
80005a12:	99 25       	st.w	r12[0x8],r5
80005a14:	99 05       	st.w	r12[0x0],r5
80005a16:	6e 99       	ld.w	r9,r7[0x24]
80005a18:	72 08       	ld.w	r8,r9[0x0]
80005a1a:	58 08       	cp.w	r8,0
80005a1c:	c0 f0       	breq	80005a3a <_dtoa_r+0x5a>
80005a1e:	72 1a       	ld.w	r10,r9[0x4]
80005a20:	91 1a       	st.w	r8[0x4],r10
80005a22:	30 1a       	mov	r10,1
80005a24:	72 19       	ld.w	r9,r9[0x4]
80005a26:	f4 09 09 49 	lsl	r9,r10,r9
80005a2a:	10 9b       	mov	r11,r8
80005a2c:	91 29       	st.w	r8[0x8],r9
80005a2e:	0e 9c       	mov	r12,r7
80005a30:	e0 a0 0c ba 	rcall	800073a4 <_Bfree>
80005a34:	6e 98       	ld.w	r8,r7[0x24]
80005a36:	30 09       	mov	r9,0
80005a38:	91 09       	st.w	r8[0x0],r9
80005a3a:	40 28       	lddsp	r8,sp[0x8]
80005a3c:	10 94       	mov	r4,r8
80005a3e:	58 08       	cp.w	r8,0
80005a40:	c0 64       	brge	80005a4c <_dtoa_r+0x6c>
80005a42:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80005a46:	50 28       	stdsp	sp[0x8],r8
80005a48:	30 18       	mov	r8,1
80005a4a:	c0 28       	rjmp	80005a4e <_dtoa_r+0x6e>
80005a4c:	30 08       	mov	r8,0
80005a4e:	8d 08       	st.w	r6[0x0],r8
80005a50:	fc 1c 7f f0 	movh	r12,0x7ff0
80005a54:	40 26       	lddsp	r6,sp[0x8]
80005a56:	0c 98       	mov	r8,r6
80005a58:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80005a5c:	18 38       	cp.w	r8,r12
80005a5e:	c2 01       	brne	80005a9e <_dtoa_r+0xbe>
80005a60:	e0 68 27 0f 	mov	r8,9999
80005a64:	41 5b       	lddsp	r11,sp[0x54]
80005a66:	97 08       	st.w	r11[0x0],r8
80005a68:	40 3a       	lddsp	r10,sp[0xc]
80005a6a:	58 0a       	cp.w	r10,0
80005a6c:	c0 71       	brne	80005a7a <_dtoa_r+0x9a>
80005a6e:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80005a72:	c0 41       	brne	80005a7a <_dtoa_r+0x9a>
80005a74:	fe cc c4 dc 	sub	r12,pc,-15140
80005a78:	c0 38       	rjmp	80005a7e <_dtoa_r+0x9e>
80005a7a:	fe cc c4 d6 	sub	r12,pc,-15146
80005a7e:	41 29       	lddsp	r9,sp[0x48]
80005a80:	58 09       	cp.w	r9,0
80005a82:	e0 80 05 9a 	breq	800065b6 <_dtoa_r+0xbd6>
80005a86:	f8 c8 ff fd 	sub	r8,r12,-3
80005a8a:	f8 c9 ff f8 	sub	r9,r12,-8
80005a8e:	11 8b       	ld.ub	r11,r8[0x0]
80005a90:	30 0a       	mov	r10,0
80005a92:	41 25       	lddsp	r5,sp[0x48]
80005a94:	f4 0b 18 00 	cp.b	r11,r10
80005a98:	f2 08 17 10 	movne	r8,r9
80005a9c:	c1 68       	rjmp	80005ac8 <_dtoa_r+0xe8>
80005a9e:	fa ea 00 08 	ld.d	r10,sp[8]
80005aa2:	30 08       	mov	r8,0
80005aa4:	fa eb 00 3c 	st.d	sp[60],r10
80005aa8:	30 09       	mov	r9,0
80005aaa:	e0 a0 14 e6 	rcall	80008476 <__avr32_f64_cmp_eq>
80005aae:	c1 00       	breq	80005ace <_dtoa_r+0xee>
80005ab0:	30 18       	mov	r8,1
80005ab2:	41 5a       	lddsp	r10,sp[0x54]
80005ab4:	95 08       	st.w	r10[0x0],r8
80005ab6:	fe cc c6 42 	sub	r12,pc,-14782
80005aba:	41 29       	lddsp	r9,sp[0x48]
80005abc:	f8 08 00 08 	add	r8,r12,r8
80005ac0:	58 09       	cp.w	r9,0
80005ac2:	e0 80 05 7a 	breq	800065b6 <_dtoa_r+0xbd6>
80005ac6:	12 95       	mov	r5,r9
80005ac8:	8b 08       	st.w	r5[0x0],r8
80005aca:	e0 8f 05 76 	bral	800065b6 <_dtoa_r+0xbd6>
80005ace:	fa c8 ff 9c 	sub	r8,sp,-100
80005ad2:	fa c9 ff a0 	sub	r9,sp,-96
80005ad6:	fa ea 00 3c 	ld.d	r10,sp[60]
80005ada:	0e 9c       	mov	r12,r7
80005adc:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80005ae0:	e0 a0 0c b4 	rcall	80007448 <__d2b>
80005ae4:	18 93       	mov	r3,r12
80005ae6:	58 05       	cp.w	r5,0
80005ae8:	c0 d0       	breq	80005b02 <_dtoa_r+0x122>
80005aea:	fa ea 00 3c 	ld.d	r10,sp[60]
80005aee:	30 04       	mov	r4,0
80005af0:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80005af4:	ea c5 03 ff 	sub	r5,r5,1023
80005af8:	10 9b       	mov	r11,r8
80005afa:	51 74       	stdsp	sp[0x5c],r4
80005afc:	ea 1b 3f f0 	orh	r11,0x3ff0
80005b00:	c2 58       	rjmp	80005b4a <_dtoa_r+0x16a>
80005b02:	41 88       	lddsp	r8,sp[0x60]
80005b04:	41 9c       	lddsp	r12,sp[0x64]
80005b06:	10 0c       	add	r12,r8
80005b08:	f8 c5 fb ce 	sub	r5,r12,-1074
80005b0c:	e0 45 00 20 	cp.w	r5,32
80005b10:	e0 8a 00 0e 	brle	80005b2c <_dtoa_r+0x14c>
80005b14:	f8 cc fb ee 	sub	r12,r12,-1042
80005b18:	40 3b       	lddsp	r11,sp[0xc]
80005b1a:	ea 08 11 40 	rsub	r8,r5,64
80005b1e:	f6 0c 0a 4c 	lsr	r12,r11,r12
80005b22:	ec 08 09 46 	lsl	r6,r6,r8
80005b26:	0c 4c       	or	r12,r6
80005b28:	c0 78       	rjmp	80005b36 <_dtoa_r+0x156>
80005b2a:	d7 03       	nop
80005b2c:	ea 0c 11 20 	rsub	r12,r5,32
80005b30:	40 3a       	lddsp	r10,sp[0xc]
80005b32:	f4 0c 09 4c 	lsl	r12,r10,r12
80005b36:	e0 a0 14 2c 	rcall	8000838e <__avr32_u32_to_f64>
80005b3a:	fc 18 fe 10 	movh	r8,0xfe10
80005b3e:	30 19       	mov	r9,1
80005b40:	ea c5 04 33 	sub	r5,r5,1075
80005b44:	f0 0b 00 0b 	add	r11,r8,r11
80005b48:	51 79       	stdsp	sp[0x5c],r9
80005b4a:	30 08       	mov	r8,0
80005b4c:	fc 19 3f f8 	movh	r9,0x3ff8
80005b50:	e0 a0 12 b4 	rcall	800080b8 <__avr32_f64_sub>
80005b54:	e0 68 43 61 	mov	r8,17249
80005b58:	ea 18 63 6f 	orh	r8,0x636f
80005b5c:	e0 69 87 a7 	mov	r9,34727
80005b60:	ea 19 3f d2 	orh	r9,0x3fd2
80005b64:	e0 a0 11 be 	rcall	80007ee0 <__avr32_f64_mul>
80005b68:	e0 68 c8 b3 	mov	r8,51379
80005b6c:	ea 18 8b 60 	orh	r8,0x8b60
80005b70:	e0 69 8a 28 	mov	r9,35368
80005b74:	ea 19 3f c6 	orh	r9,0x3fc6
80005b78:	e0 a0 13 6e 	rcall	80008254 <__avr32_f64_add>
80005b7c:	0a 9c       	mov	r12,r5
80005b7e:	14 90       	mov	r0,r10
80005b80:	16 91       	mov	r1,r11
80005b82:	e0 a0 14 0a 	rcall	80008396 <__avr32_s32_to_f64>
80005b86:	e0 68 79 fb 	mov	r8,31227
80005b8a:	ea 18 50 9f 	orh	r8,0x509f
80005b8e:	e0 69 44 13 	mov	r9,17427
80005b92:	ea 19 3f d3 	orh	r9,0x3fd3
80005b96:	e0 a0 11 a5 	rcall	80007ee0 <__avr32_f64_mul>
80005b9a:	14 98       	mov	r8,r10
80005b9c:	16 99       	mov	r9,r11
80005b9e:	00 9a       	mov	r10,r0
80005ba0:	02 9b       	mov	r11,r1
80005ba2:	e0 a0 13 59 	rcall	80008254 <__avr32_f64_add>
80005ba6:	14 90       	mov	r0,r10
80005ba8:	16 91       	mov	r1,r11
80005baa:	e0 a0 13 df 	rcall	80008368 <__avr32_f64_to_s32>
80005bae:	30 08       	mov	r8,0
80005bb0:	18 96       	mov	r6,r12
80005bb2:	30 09       	mov	r9,0
80005bb4:	00 9a       	mov	r10,r0
80005bb6:	02 9b       	mov	r11,r1
80005bb8:	e0 a0 14 a6 	rcall	80008504 <__avr32_f64_cmp_lt>
80005bbc:	c0 c0       	breq	80005bd4 <_dtoa_r+0x1f4>
80005bbe:	0c 9c       	mov	r12,r6
80005bc0:	e0 a0 13 eb 	rcall	80008396 <__avr32_s32_to_f64>
80005bc4:	14 98       	mov	r8,r10
80005bc6:	16 99       	mov	r9,r11
80005bc8:	00 9a       	mov	r10,r0
80005bca:	02 9b       	mov	r11,r1
80005bcc:	e0 a0 14 55 	rcall	80008476 <__avr32_f64_cmp_eq>
80005bd0:	f7 b6 00 01 	subeq	r6,1
80005bd4:	59 66       	cp.w	r6,22
80005bd6:	e0 88 00 05 	brls	80005be0 <_dtoa_r+0x200>
80005bda:	30 18       	mov	r8,1
80005bdc:	51 48       	stdsp	sp[0x50],r8
80005bde:	c1 38       	rjmp	80005c04 <_dtoa_r+0x224>
80005be0:	fe c8 c5 8c 	sub	r8,pc,-14964
80005be4:	fa ea 00 3c 	ld.d	r10,sp[60]
80005be8:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80005bec:	e0 a0 14 8c 	rcall	80008504 <__avr32_f64_cmp_lt>
80005bf0:	f9 b4 00 00 	moveq	r4,0
80005bf4:	fb f4 0a 14 	st.weq	sp[0x50],r4
80005bf8:	f7 b6 01 01 	subne	r6,1
80005bfc:	f9 bc 01 00 	movne	r12,0
80005c00:	fb fc 1a 14 	st.wne	sp[0x50],r12
80005c04:	41 90       	lddsp	r0,sp[0x64]
80005c06:	20 10       	sub	r0,1
80005c08:	0a 10       	sub	r0,r5
80005c0a:	c0 46       	brmi	80005c12 <_dtoa_r+0x232>
80005c0c:	50 40       	stdsp	sp[0x10],r0
80005c0e:	30 00       	mov	r0,0
80005c10:	c0 48       	rjmp	80005c18 <_dtoa_r+0x238>
80005c12:	30 0b       	mov	r11,0
80005c14:	5c 30       	neg	r0
80005c16:	50 4b       	stdsp	sp[0x10],r11
80005c18:	ec 02 11 00 	rsub	r2,r6,0
80005c1c:	58 06       	cp.w	r6,0
80005c1e:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80005c22:	f5 d6 e4 0a 	addge	r10,r10,r6
80005c26:	fb fa 4a 04 	st.wge	sp[0x10],r10
80005c2a:	fb f6 4a 11 	st.wge	sp[0x44],r6
80005c2e:	f9 b2 04 00 	movge	r2,0
80005c32:	e1 d6 e5 10 	sublt	r0,r0,r6
80005c36:	f9 b9 05 00 	movlt	r9,0
80005c3a:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80005c3e:	40 c8       	lddsp	r8,sp[0x30]
80005c40:	58 98       	cp.w	r8,9
80005c42:	e0 8b 00 20 	brhi	80005c82 <_dtoa_r+0x2a2>
80005c46:	58 58       	cp.w	r8,5
80005c48:	f9 b4 0a 01 	movle	r4,1
80005c4c:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80005c50:	f7 b5 09 04 	subgt	r5,4
80005c54:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80005c58:	f9 b4 09 00 	movgt	r4,0
80005c5c:	40 cc       	lddsp	r12,sp[0x30]
80005c5e:	58 3c       	cp.w	r12,3
80005c60:	c2 d0       	breq	80005cba <_dtoa_r+0x2da>
80005c62:	e0 89 00 05 	brgt	80005c6c <_dtoa_r+0x28c>
80005c66:	58 2c       	cp.w	r12,2
80005c68:	c1 01       	brne	80005c88 <_dtoa_r+0x2a8>
80005c6a:	c1 88       	rjmp	80005c9a <_dtoa_r+0x2ba>
80005c6c:	40 cb       	lddsp	r11,sp[0x30]
80005c6e:	58 4b       	cp.w	r11,4
80005c70:	c0 60       	breq	80005c7c <_dtoa_r+0x29c>
80005c72:	58 5b       	cp.w	r11,5
80005c74:	c0 a1       	brne	80005c88 <_dtoa_r+0x2a8>
80005c76:	30 1a       	mov	r10,1
80005c78:	50 da       	stdsp	sp[0x34],r10
80005c7a:	c2 28       	rjmp	80005cbe <_dtoa_r+0x2de>
80005c7c:	30 19       	mov	r9,1
80005c7e:	50 d9       	stdsp	sp[0x34],r9
80005c80:	c0 f8       	rjmp	80005c9e <_dtoa_r+0x2be>
80005c82:	30 08       	mov	r8,0
80005c84:	30 14       	mov	r4,1
80005c86:	50 c8       	stdsp	sp[0x30],r8
80005c88:	3f f5       	mov	r5,-1
80005c8a:	30 1c       	mov	r12,1
80005c8c:	30 0b       	mov	r11,0
80005c8e:	50 95       	stdsp	sp[0x24],r5
80005c90:	50 dc       	stdsp	sp[0x34],r12
80005c92:	0a 91       	mov	r1,r5
80005c94:	31 28       	mov	r8,18
80005c96:	50 eb       	stdsp	sp[0x38],r11
80005c98:	c2 08       	rjmp	80005cd8 <_dtoa_r+0x2f8>
80005c9a:	30 0a       	mov	r10,0
80005c9c:	50 da       	stdsp	sp[0x34],r10
80005c9e:	40 e9       	lddsp	r9,sp[0x38]
80005ca0:	58 09       	cp.w	r9,0
80005ca2:	e0 89 00 07 	brgt	80005cb0 <_dtoa_r+0x2d0>
80005ca6:	30 18       	mov	r8,1
80005ca8:	50 98       	stdsp	sp[0x24],r8
80005caa:	10 91       	mov	r1,r8
80005cac:	50 e8       	stdsp	sp[0x38],r8
80005cae:	c1 58       	rjmp	80005cd8 <_dtoa_r+0x2f8>
80005cb0:	40 e5       	lddsp	r5,sp[0x38]
80005cb2:	50 95       	stdsp	sp[0x24],r5
80005cb4:	0a 91       	mov	r1,r5
80005cb6:	0a 98       	mov	r8,r5
80005cb8:	c1 08       	rjmp	80005cd8 <_dtoa_r+0x2f8>
80005cba:	30 0c       	mov	r12,0
80005cbc:	50 dc       	stdsp	sp[0x34],r12
80005cbe:	40 eb       	lddsp	r11,sp[0x38]
80005cc0:	ec 0b 00 0b 	add	r11,r6,r11
80005cc4:	50 9b       	stdsp	sp[0x24],r11
80005cc6:	16 98       	mov	r8,r11
80005cc8:	2f f8       	sub	r8,-1
80005cca:	58 08       	cp.w	r8,0
80005ccc:	e0 89 00 05 	brgt	80005cd6 <_dtoa_r+0x2f6>
80005cd0:	10 91       	mov	r1,r8
80005cd2:	30 18       	mov	r8,1
80005cd4:	c0 28       	rjmp	80005cd8 <_dtoa_r+0x2f8>
80005cd6:	10 91       	mov	r1,r8
80005cd8:	30 09       	mov	r9,0
80005cda:	6e 9a       	ld.w	r10,r7[0x24]
80005cdc:	95 19       	st.w	r10[0x4],r9
80005cde:	30 49       	mov	r9,4
80005ce0:	c0 68       	rjmp	80005cec <_dtoa_r+0x30c>
80005ce2:	d7 03       	nop
80005ce4:	6a 1a       	ld.w	r10,r5[0x4]
80005ce6:	a1 79       	lsl	r9,0x1
80005ce8:	2f fa       	sub	r10,-1
80005cea:	8b 1a       	st.w	r5[0x4],r10
80005cec:	6e 95       	ld.w	r5,r7[0x24]
80005cee:	f2 ca ff ec 	sub	r10,r9,-20
80005cf2:	10 3a       	cp.w	r10,r8
80005cf4:	fe 98 ff f8 	brls	80005ce4 <_dtoa_r+0x304>
80005cf8:	6a 1b       	ld.w	r11,r5[0x4]
80005cfa:	0e 9c       	mov	r12,r7
80005cfc:	e0 a0 0b 6e 	rcall	800073d8 <_Balloc>
80005d00:	58 e1       	cp.w	r1,14
80005d02:	5f 88       	srls	r8
80005d04:	8b 0c       	st.w	r5[0x0],r12
80005d06:	f1 e4 00 04 	and	r4,r8,r4
80005d0a:	6e 98       	ld.w	r8,r7[0x24]
80005d0c:	70 08       	ld.w	r8,r8[0x0]
80005d0e:	50 88       	stdsp	sp[0x20],r8
80005d10:	e0 80 01 82 	breq	80006014 <_dtoa_r+0x634>
80005d14:	58 06       	cp.w	r6,0
80005d16:	e0 8a 00 43 	brle	80005d9c <_dtoa_r+0x3bc>
80005d1a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80005d1e:	fe c8 c6 ca 	sub	r8,pc,-14646
80005d22:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80005d26:	fa e5 00 18 	st.d	sp[24],r4
80005d2a:	ec 04 14 04 	asr	r4,r6,0x4
80005d2e:	ed b4 00 04 	bld	r4,0x4
80005d32:	c0 30       	breq	80005d38 <_dtoa_r+0x358>
80005d34:	30 25       	mov	r5,2
80005d36:	c1 08       	rjmp	80005d56 <_dtoa_r+0x376>
80005d38:	fe c8 c6 1c 	sub	r8,pc,-14820
80005d3c:	f0 e8 00 20 	ld.d	r8,r8[32]
80005d40:	fa ea 00 3c 	ld.d	r10,sp[60]
80005d44:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80005d48:	e0 a0 14 12 	rcall	8000856c <__avr32_f64_div>
80005d4c:	30 35       	mov	r5,3
80005d4e:	14 98       	mov	r8,r10
80005d50:	16 99       	mov	r9,r11
80005d52:	fa e9 00 08 	st.d	sp[8],r8
80005d56:	fe cc c6 3a 	sub	r12,pc,-14790
80005d5a:	50 a3       	stdsp	sp[0x28],r3
80005d5c:	0c 93       	mov	r3,r6
80005d5e:	18 96       	mov	r6,r12
80005d60:	c0 f8       	rjmp	80005d7e <_dtoa_r+0x39e>
80005d62:	fa ea 00 18 	ld.d	r10,sp[24]
80005d66:	ed b4 00 00 	bld	r4,0x0
80005d6a:	c0 81       	brne	80005d7a <_dtoa_r+0x39a>
80005d6c:	ec e8 00 00 	ld.d	r8,r6[0]
80005d70:	2f f5       	sub	r5,-1
80005d72:	e0 a0 10 b7 	rcall	80007ee0 <__avr32_f64_mul>
80005d76:	fa eb 00 18 	st.d	sp[24],r10
80005d7a:	a1 54       	asr	r4,0x1
80005d7c:	2f 86       	sub	r6,-8
80005d7e:	58 04       	cp.w	r4,0
80005d80:	cf 11       	brne	80005d62 <_dtoa_r+0x382>
80005d82:	fa e8 00 18 	ld.d	r8,sp[24]
80005d86:	fa ea 00 08 	ld.d	r10,sp[8]
80005d8a:	06 96       	mov	r6,r3
80005d8c:	e0 a0 13 f0 	rcall	8000856c <__avr32_f64_div>
80005d90:	40 a3       	lddsp	r3,sp[0x28]
80005d92:	14 98       	mov	r8,r10
80005d94:	16 99       	mov	r9,r11
80005d96:	fa e9 00 08 	st.d	sp[8],r8
80005d9a:	c2 f8       	rjmp	80005df8 <_dtoa_r+0x418>
80005d9c:	ec 08 11 00 	rsub	r8,r6,0
80005da0:	c0 31       	brne	80005da6 <_dtoa_r+0x3c6>
80005da2:	30 25       	mov	r5,2
80005da4:	c2 a8       	rjmp	80005df8 <_dtoa_r+0x418>
80005da6:	fe cc c6 8a 	sub	r12,pc,-14710
80005daa:	f0 04 14 04 	asr	r4,r8,0x4
80005dae:	50 1c       	stdsp	sp[0x4],r12
80005db0:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80005db4:	fe c9 c7 60 	sub	r9,pc,-14496
80005db8:	fa ea 00 3c 	ld.d	r10,sp[60]
80005dbc:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80005dc0:	e0 a0 10 90 	rcall	80007ee0 <__avr32_f64_mul>
80005dc4:	40 1c       	lddsp	r12,sp[0x4]
80005dc6:	50 63       	stdsp	sp[0x18],r3
80005dc8:	30 25       	mov	r5,2
80005dca:	0c 93       	mov	r3,r6
80005dcc:	fa eb 00 08 	st.d	sp[8],r10
80005dd0:	18 96       	mov	r6,r12
80005dd2:	c0 f8       	rjmp	80005df0 <_dtoa_r+0x410>
80005dd4:	fa ea 00 08 	ld.d	r10,sp[8]
80005dd8:	ed b4 00 00 	bld	r4,0x0
80005ddc:	c0 81       	brne	80005dec <_dtoa_r+0x40c>
80005dde:	ec e8 00 00 	ld.d	r8,r6[0]
80005de2:	2f f5       	sub	r5,-1
80005de4:	e0 a0 10 7e 	rcall	80007ee0 <__avr32_f64_mul>
80005de8:	fa eb 00 08 	st.d	sp[8],r10
80005dec:	a1 54       	asr	r4,0x1
80005dee:	2f 86       	sub	r6,-8
80005df0:	58 04       	cp.w	r4,0
80005df2:	cf 11       	brne	80005dd4 <_dtoa_r+0x3f4>
80005df4:	06 96       	mov	r6,r3
80005df6:	40 63       	lddsp	r3,sp[0x18]
80005df8:	41 4a       	lddsp	r10,sp[0x50]
80005dfa:	58 0a       	cp.w	r10,0
80005dfc:	c2 a0       	breq	80005e50 <_dtoa_r+0x470>
80005dfe:	fa e8 00 08 	ld.d	r8,sp[8]
80005e02:	58 01       	cp.w	r1,0
80005e04:	5f 94       	srgt	r4
80005e06:	fa e9 00 18 	st.d	sp[24],r8
80005e0a:	30 08       	mov	r8,0
80005e0c:	fc 19 3f f0 	movh	r9,0x3ff0
80005e10:	fa ea 00 18 	ld.d	r10,sp[24]
80005e14:	e0 a0 13 78 	rcall	80008504 <__avr32_f64_cmp_lt>
80005e18:	f9 bc 00 00 	moveq	r12,0
80005e1c:	f9 bc 01 01 	movne	r12,1
80005e20:	e9 ec 00 0c 	and	r12,r4,r12
80005e24:	c1 60       	breq	80005e50 <_dtoa_r+0x470>
80005e26:	40 98       	lddsp	r8,sp[0x24]
80005e28:	58 08       	cp.w	r8,0
80005e2a:	e0 8a 00 f1 	brle	8000600c <_dtoa_r+0x62c>
80005e2e:	30 08       	mov	r8,0
80005e30:	fc 19 40 24 	movh	r9,0x4024
80005e34:	ec c4 00 01 	sub	r4,r6,1
80005e38:	fa ea 00 18 	ld.d	r10,sp[24]
80005e3c:	2f f5       	sub	r5,-1
80005e3e:	50 64       	stdsp	sp[0x18],r4
80005e40:	e0 a0 10 50 	rcall	80007ee0 <__avr32_f64_mul>
80005e44:	40 94       	lddsp	r4,sp[0x24]
80005e46:	14 98       	mov	r8,r10
80005e48:	16 99       	mov	r9,r11
80005e4a:	fa e9 00 08 	st.d	sp[8],r8
80005e4e:	c0 38       	rjmp	80005e54 <_dtoa_r+0x474>
80005e50:	50 66       	stdsp	sp[0x18],r6
80005e52:	02 94       	mov	r4,r1
80005e54:	0a 9c       	mov	r12,r5
80005e56:	e0 a0 12 a0 	rcall	80008396 <__avr32_s32_to_f64>
80005e5a:	fa e8 00 08 	ld.d	r8,sp[8]
80005e5e:	e0 a0 10 41 	rcall	80007ee0 <__avr32_f64_mul>
80005e62:	30 08       	mov	r8,0
80005e64:	fc 19 40 1c 	movh	r9,0x401c
80005e68:	e0 a0 11 f6 	rcall	80008254 <__avr32_f64_add>
80005e6c:	14 98       	mov	r8,r10
80005e6e:	16 99       	mov	r9,r11
80005e70:	fa e9 00 28 	st.d	sp[40],r8
80005e74:	fc 18 fc c0 	movh	r8,0xfcc0
80005e78:	40 a5       	lddsp	r5,sp[0x28]
80005e7a:	10 05       	add	r5,r8
80005e7c:	50 a5       	stdsp	sp[0x28],r5
80005e7e:	58 04       	cp.w	r4,0
80005e80:	c2 11       	brne	80005ec2 <_dtoa_r+0x4e2>
80005e82:	fa ea 00 08 	ld.d	r10,sp[8]
80005e86:	30 08       	mov	r8,0
80005e88:	fc 19 40 14 	movh	r9,0x4014
80005e8c:	e0 a0 11 16 	rcall	800080b8 <__avr32_f64_sub>
80005e90:	40 bc       	lddsp	r12,sp[0x2c]
80005e92:	fa eb 00 08 	st.d	sp[8],r10
80005e96:	14 98       	mov	r8,r10
80005e98:	16 99       	mov	r9,r11
80005e9a:	18 9a       	mov	r10,r12
80005e9c:	0a 9b       	mov	r11,r5
80005e9e:	e0 a0 13 33 	rcall	80008504 <__avr32_f64_cmp_lt>
80005ea2:	e0 81 02 54 	brne	8000634a <_dtoa_r+0x96a>
80005ea6:	0a 98       	mov	r8,r5
80005ea8:	40 b9       	lddsp	r9,sp[0x2c]
80005eaa:	ee 18 80 00 	eorh	r8,0x8000
80005eae:	fa ea 00 08 	ld.d	r10,sp[8]
80005eb2:	10 95       	mov	r5,r8
80005eb4:	12 98       	mov	r8,r9
80005eb6:	0a 99       	mov	r9,r5
80005eb8:	e0 a0 13 26 	rcall	80008504 <__avr32_f64_cmp_lt>
80005ebc:	e0 81 02 3e 	brne	80006338 <_dtoa_r+0x958>
80005ec0:	ca 68       	rjmp	8000600c <_dtoa_r+0x62c>
80005ec2:	fe c9 c8 6e 	sub	r9,pc,-14226
80005ec6:	e8 c8 00 01 	sub	r8,r4,1
80005eca:	40 d5       	lddsp	r5,sp[0x34]
80005ecc:	58 05       	cp.w	r5,0
80005ece:	c4 f0       	breq	80005f6c <_dtoa_r+0x58c>
80005ed0:	30 0c       	mov	r12,0
80005ed2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80005ed6:	51 3c       	stdsp	sp[0x4c],r12
80005ed8:	30 0a       	mov	r10,0
80005eda:	fc 1b 3f e0 	movh	r11,0x3fe0
80005ede:	e0 a0 13 47 	rcall	8000856c <__avr32_f64_div>
80005ee2:	fa e8 00 28 	ld.d	r8,sp[40]
80005ee6:	40 85       	lddsp	r5,sp[0x20]
80005ee8:	e0 a0 10 e8 	rcall	800080b8 <__avr32_f64_sub>
80005eec:	fa eb 00 28 	st.d	sp[40],r10
80005ef0:	fa ea 00 08 	ld.d	r10,sp[8]
80005ef4:	e0 a0 12 3a 	rcall	80008368 <__avr32_f64_to_s32>
80005ef8:	51 6c       	stdsp	sp[0x58],r12
80005efa:	e0 a0 12 4e 	rcall	80008396 <__avr32_s32_to_f64>
80005efe:	14 98       	mov	r8,r10
80005f00:	16 99       	mov	r9,r11
80005f02:	fa ea 00 08 	ld.d	r10,sp[8]
80005f06:	e0 a0 10 d9 	rcall	800080b8 <__avr32_f64_sub>
80005f0a:	fa eb 00 08 	st.d	sp[8],r10
80005f0e:	41 68       	lddsp	r8,sp[0x58]
80005f10:	2d 08       	sub	r8,-48
80005f12:	0a c8       	st.b	r5++,r8
80005f14:	41 39       	lddsp	r9,sp[0x4c]
80005f16:	2f f9       	sub	r9,-1
80005f18:	51 39       	stdsp	sp[0x4c],r9
80005f1a:	fa e8 00 28 	ld.d	r8,sp[40]
80005f1e:	e0 a0 12 f3 	rcall	80008504 <__avr32_f64_cmp_lt>
80005f22:	e0 81 03 39 	brne	80006594 <_dtoa_r+0xbb4>
80005f26:	fa e8 00 08 	ld.d	r8,sp[8]
80005f2a:	30 0a       	mov	r10,0
80005f2c:	fc 1b 3f f0 	movh	r11,0x3ff0
80005f30:	e0 a0 10 c4 	rcall	800080b8 <__avr32_f64_sub>
80005f34:	fa e8 00 28 	ld.d	r8,sp[40]
80005f38:	e0 a0 12 e6 	rcall	80008504 <__avr32_f64_cmp_lt>
80005f3c:	fa ea 00 28 	ld.d	r10,sp[40]
80005f40:	30 08       	mov	r8,0
80005f42:	fc 19 40 24 	movh	r9,0x4024
80005f46:	e0 81 00 da 	brne	800060fa <_dtoa_r+0x71a>
80005f4a:	41 3c       	lddsp	r12,sp[0x4c]
80005f4c:	08 3c       	cp.w	r12,r4
80005f4e:	c5 f4       	brge	8000600c <_dtoa_r+0x62c>
80005f50:	e0 a0 0f c8 	rcall	80007ee0 <__avr32_f64_mul>
80005f54:	30 08       	mov	r8,0
80005f56:	fa eb 00 28 	st.d	sp[40],r10
80005f5a:	fc 19 40 24 	movh	r9,0x4024
80005f5e:	fa ea 00 08 	ld.d	r10,sp[8]
80005f62:	e0 a0 0f bf 	rcall	80007ee0 <__avr32_f64_mul>
80005f66:	fa eb 00 08 	st.d	sp[8],r10
80005f6a:	cc 3b       	rjmp	80005ef0 <_dtoa_r+0x510>
80005f6c:	40 85       	lddsp	r5,sp[0x20]
80005f6e:	08 05       	add	r5,r4
80005f70:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80005f74:	51 35       	stdsp	sp[0x4c],r5
80005f76:	fa e8 00 28 	ld.d	r8,sp[40]
80005f7a:	40 85       	lddsp	r5,sp[0x20]
80005f7c:	e0 a0 0f b2 	rcall	80007ee0 <__avr32_f64_mul>
80005f80:	fa eb 00 28 	st.d	sp[40],r10
80005f84:	fa ea 00 08 	ld.d	r10,sp[8]
80005f88:	e0 a0 11 f0 	rcall	80008368 <__avr32_f64_to_s32>
80005f8c:	51 6c       	stdsp	sp[0x58],r12
80005f8e:	e0 a0 12 04 	rcall	80008396 <__avr32_s32_to_f64>
80005f92:	14 98       	mov	r8,r10
80005f94:	16 99       	mov	r9,r11
80005f96:	fa ea 00 08 	ld.d	r10,sp[8]
80005f9a:	e0 a0 10 8f 	rcall	800080b8 <__avr32_f64_sub>
80005f9e:	fa eb 00 08 	st.d	sp[8],r10
80005fa2:	41 68       	lddsp	r8,sp[0x58]
80005fa4:	2d 08       	sub	r8,-48
80005fa6:	0a c8       	st.b	r5++,r8
80005fa8:	41 3c       	lddsp	r12,sp[0x4c]
80005faa:	18 35       	cp.w	r5,r12
80005fac:	c2 81       	brne	80005ffc <_dtoa_r+0x61c>
80005fae:	30 08       	mov	r8,0
80005fb0:	fc 19 3f e0 	movh	r9,0x3fe0
80005fb4:	fa ea 00 28 	ld.d	r10,sp[40]
80005fb8:	e0 a0 11 4e 	rcall	80008254 <__avr32_f64_add>
80005fbc:	40 85       	lddsp	r5,sp[0x20]
80005fbe:	fa e8 00 08 	ld.d	r8,sp[8]
80005fc2:	08 05       	add	r5,r4
80005fc4:	e0 a0 12 a0 	rcall	80008504 <__avr32_f64_cmp_lt>
80005fc8:	e0 81 00 99 	brne	800060fa <_dtoa_r+0x71a>
80005fcc:	fa e8 00 28 	ld.d	r8,sp[40]
80005fd0:	30 0a       	mov	r10,0
80005fd2:	fc 1b 3f e0 	movh	r11,0x3fe0
80005fd6:	e0 a0 10 71 	rcall	800080b8 <__avr32_f64_sub>
80005fda:	14 98       	mov	r8,r10
80005fdc:	16 99       	mov	r9,r11
80005fde:	fa ea 00 08 	ld.d	r10,sp[8]
80005fe2:	e0 a0 12 91 	rcall	80008504 <__avr32_f64_cmp_lt>
80005fe6:	c1 30       	breq	8000600c <_dtoa_r+0x62c>
80005fe8:	33 09       	mov	r9,48
80005fea:	0a 98       	mov	r8,r5
80005fec:	11 7a       	ld.ub	r10,--r8
80005fee:	f2 0a 18 00 	cp.b	r10,r9
80005ff2:	e0 81 02 d1 	brne	80006594 <_dtoa_r+0xbb4>
80005ff6:	10 95       	mov	r5,r8
80005ff8:	cf 9b       	rjmp	80005fea <_dtoa_r+0x60a>
80005ffa:	d7 03       	nop
80005ffc:	30 08       	mov	r8,0
80005ffe:	fc 19 40 24 	movh	r9,0x4024
80006002:	e0 a0 0f 6f 	rcall	80007ee0 <__avr32_f64_mul>
80006006:	fa eb 00 08 	st.d	sp[8],r10
8000600a:	cb db       	rjmp	80005f84 <_dtoa_r+0x5a4>
8000600c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006010:	fa eb 00 08 	st.d	sp[8],r10
80006014:	58 e6       	cp.w	r6,14
80006016:	5f ab       	srle	r11
80006018:	41 8a       	lddsp	r10,sp[0x60]
8000601a:	30 08       	mov	r8,0
8000601c:	f4 09 11 ff 	rsub	r9,r10,-1
80006020:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006024:	f0 09 18 00 	cp.b	r9,r8
80006028:	e0 80 00 82 	breq	8000612c <_dtoa_r+0x74c>
8000602c:	40 ea       	lddsp	r10,sp[0x38]
8000602e:	58 01       	cp.w	r1,0
80006030:	5f a9       	srle	r9
80006032:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80006036:	fe ca c9 e2 	sub	r10,pc,-13854
8000603a:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000603e:	fa e5 00 10 	st.d	sp[16],r4
80006042:	f0 09 18 00 	cp.b	r9,r8
80006046:	c1 40       	breq	8000606e <_dtoa_r+0x68e>
80006048:	58 01       	cp.w	r1,0
8000604a:	e0 81 01 77 	brne	80006338 <_dtoa_r+0x958>
8000604e:	30 08       	mov	r8,0
80006050:	fc 19 40 14 	movh	r9,0x4014
80006054:	08 9a       	mov	r10,r4
80006056:	0a 9b       	mov	r11,r5
80006058:	e0 a0 0f 44 	rcall	80007ee0 <__avr32_f64_mul>
8000605c:	fa e8 00 08 	ld.d	r8,sp[8]
80006060:	e0 a0 12 1e 	rcall	8000849c <__avr32_f64_cmp_ge>
80006064:	e0 81 01 6a 	brne	80006338 <_dtoa_r+0x958>
80006068:	02 92       	mov	r2,r1
8000606a:	e0 8f 01 72 	bral	8000634e <_dtoa_r+0x96e>
8000606e:	40 85       	lddsp	r5,sp[0x20]
80006070:	30 14       	mov	r4,1
80006072:	fa e8 00 10 	ld.d	r8,sp[16]
80006076:	fa ea 00 08 	ld.d	r10,sp[8]
8000607a:	e0 a0 12 79 	rcall	8000856c <__avr32_f64_div>
8000607e:	e0 a0 11 75 	rcall	80008368 <__avr32_f64_to_s32>
80006082:	18 92       	mov	r2,r12
80006084:	e0 a0 11 89 	rcall	80008396 <__avr32_s32_to_f64>
80006088:	fa e8 00 10 	ld.d	r8,sp[16]
8000608c:	e0 a0 0f 2a 	rcall	80007ee0 <__avr32_f64_mul>
80006090:	14 98       	mov	r8,r10
80006092:	16 99       	mov	r9,r11
80006094:	fa ea 00 08 	ld.d	r10,sp[8]
80006098:	e0 a0 10 10 	rcall	800080b8 <__avr32_f64_sub>
8000609c:	fa eb 00 08 	st.d	sp[8],r10
800060a0:	e4 c8 ff d0 	sub	r8,r2,-48
800060a4:	0a c8       	st.b	r5++,r8
800060a6:	fc 19 40 24 	movh	r9,0x4024
800060aa:	30 08       	mov	r8,0
800060ac:	02 34       	cp.w	r4,r1
800060ae:	c3 31       	brne	80006114 <_dtoa_r+0x734>
800060b0:	fa e8 00 08 	ld.d	r8,sp[8]
800060b4:	e0 a0 10 d0 	rcall	80008254 <__avr32_f64_add>
800060b8:	16 91       	mov	r1,r11
800060ba:	14 90       	mov	r0,r10
800060bc:	14 98       	mov	r8,r10
800060be:	02 99       	mov	r9,r1
800060c0:	fa ea 00 10 	ld.d	r10,sp[16]
800060c4:	e0 a0 12 20 	rcall	80008504 <__avr32_f64_cmp_lt>
800060c8:	c1 a1       	brne	800060fc <_dtoa_r+0x71c>
800060ca:	fa e8 00 10 	ld.d	r8,sp[16]
800060ce:	00 9a       	mov	r10,r0
800060d0:	02 9b       	mov	r11,r1
800060d2:	e0 a0 11 d2 	rcall	80008476 <__avr32_f64_cmp_eq>
800060d6:	e0 80 02 5e 	breq	80006592 <_dtoa_r+0xbb2>
800060da:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
800060de:	c0 f1       	brne	800060fc <_dtoa_r+0x71c>
800060e0:	e0 8f 02 59 	bral	80006592 <_dtoa_r+0xbb2>
800060e4:	40 8a       	lddsp	r10,sp[0x20]
800060e6:	14 38       	cp.w	r8,r10
800060e8:	c0 30       	breq	800060ee <_dtoa_r+0x70e>
800060ea:	10 95       	mov	r5,r8
800060ec:	c0 98       	rjmp	800060fe <_dtoa_r+0x71e>
800060ee:	33 08       	mov	r8,48
800060f0:	40 89       	lddsp	r9,sp[0x20]
800060f2:	2f f6       	sub	r6,-1
800060f4:	b2 88       	st.b	r9[0x0],r8
800060f6:	40 88       	lddsp	r8,sp[0x20]
800060f8:	c0 88       	rjmp	80006108 <_dtoa_r+0x728>
800060fa:	40 66       	lddsp	r6,sp[0x18]
800060fc:	33 99       	mov	r9,57
800060fe:	0a 98       	mov	r8,r5
80006100:	11 7a       	ld.ub	r10,--r8
80006102:	f2 0a 18 00 	cp.b	r10,r9
80006106:	ce f0       	breq	800060e4 <_dtoa_r+0x704>
80006108:	50 66       	stdsp	sp[0x18],r6
8000610a:	11 89       	ld.ub	r9,r8[0x0]
8000610c:	2f f9       	sub	r9,-1
8000610e:	b0 89       	st.b	r8[0x0],r9
80006110:	e0 8f 02 42 	bral	80006594 <_dtoa_r+0xbb4>
80006114:	e0 a0 0e e6 	rcall	80007ee0 <__avr32_f64_mul>
80006118:	2f f4       	sub	r4,-1
8000611a:	fa eb 00 08 	st.d	sp[8],r10
8000611e:	30 08       	mov	r8,0
80006120:	30 09       	mov	r9,0
80006122:	e0 a0 11 aa 	rcall	80008476 <__avr32_f64_cmp_eq>
80006126:	ca 60       	breq	80006072 <_dtoa_r+0x692>
80006128:	e0 8f 02 35 	bral	80006592 <_dtoa_r+0xbb2>
8000612c:	40 d8       	lddsp	r8,sp[0x34]
8000612e:	58 08       	cp.w	r8,0
80006130:	c0 51       	brne	8000613a <_dtoa_r+0x75a>
80006132:	04 98       	mov	r8,r2
80006134:	00 95       	mov	r5,r0
80006136:	40 d4       	lddsp	r4,sp[0x34]
80006138:	c3 78       	rjmp	800061a6 <_dtoa_r+0x7c6>
8000613a:	40 c5       	lddsp	r5,sp[0x30]
8000613c:	58 15       	cp.w	r5,1
8000613e:	e0 89 00 0f 	brgt	8000615c <_dtoa_r+0x77c>
80006142:	41 74       	lddsp	r4,sp[0x5c]
80006144:	58 04       	cp.w	r4,0
80006146:	c0 40       	breq	8000614e <_dtoa_r+0x76e>
80006148:	f4 c9 fb cd 	sub	r9,r10,-1075
8000614c:	c0 48       	rjmp	80006154 <_dtoa_r+0x774>
8000614e:	41 99       	lddsp	r9,sp[0x64]
80006150:	f2 09 11 36 	rsub	r9,r9,54
80006154:	04 98       	mov	r8,r2
80006156:	00 95       	mov	r5,r0
80006158:	c1 c8       	rjmp	80006190 <_dtoa_r+0x7b0>
8000615a:	d7 03       	nop
8000615c:	e2 c8 00 01 	sub	r8,r1,1
80006160:	58 01       	cp.w	r1,0
80006162:	e0 05 17 40 	movge	r5,r0
80006166:	e2 09 17 40 	movge	r9,r1
8000616a:	e1 d1 e5 15 	sublt	r5,r0,r1
8000616e:	f9 b9 05 00 	movlt	r9,0
80006172:	10 32       	cp.w	r2,r8
80006174:	e5 d8 e4 18 	subge	r8,r2,r8
80006178:	f1 d2 e5 18 	sublt	r8,r8,r2
8000617c:	e5 d8 e5 02 	addlt	r2,r2,r8
80006180:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006184:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006188:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000618c:	f9 b8 05 00 	movlt	r8,0
80006190:	40 4b       	lddsp	r11,sp[0x10]
80006192:	12 0b       	add	r11,r9
80006194:	50 08       	stdsp	sp[0x0],r8
80006196:	50 4b       	stdsp	sp[0x10],r11
80006198:	12 00       	add	r0,r9
8000619a:	30 1b       	mov	r11,1
8000619c:	0e 9c       	mov	r12,r7
8000619e:	e0 a0 0a d1 	rcall	80007740 <__i2b>
800061a2:	40 08       	lddsp	r8,sp[0x0]
800061a4:	18 94       	mov	r4,r12
800061a6:	40 4a       	lddsp	r10,sp[0x10]
800061a8:	58 05       	cp.w	r5,0
800061aa:	5f 99       	srgt	r9
800061ac:	58 0a       	cp.w	r10,0
800061ae:	5f 9a       	srgt	r10
800061b0:	f5 e9 00 09 	and	r9,r10,r9
800061b4:	c0 80       	breq	800061c4 <_dtoa_r+0x7e4>
800061b6:	40 4c       	lddsp	r12,sp[0x10]
800061b8:	f8 05 0d 49 	min	r9,r12,r5
800061bc:	12 1c       	sub	r12,r9
800061be:	12 10       	sub	r0,r9
800061c0:	50 4c       	stdsp	sp[0x10],r12
800061c2:	12 15       	sub	r5,r9
800061c4:	58 02       	cp.w	r2,0
800061c6:	e0 8a 00 27 	brle	80006214 <_dtoa_r+0x834>
800061ca:	40 db       	lddsp	r11,sp[0x34]
800061cc:	58 0b       	cp.w	r11,0
800061ce:	c1 d0       	breq	80006208 <_dtoa_r+0x828>
800061d0:	58 08       	cp.w	r8,0
800061d2:	e0 8a 00 17 	brle	80006200 <_dtoa_r+0x820>
800061d6:	10 9a       	mov	r10,r8
800061d8:	50 08       	stdsp	sp[0x0],r8
800061da:	08 9b       	mov	r11,r4
800061dc:	0e 9c       	mov	r12,r7
800061de:	e0 a0 0a f7 	rcall	800077cc <__pow5mult>
800061e2:	06 9a       	mov	r10,r3
800061e4:	18 9b       	mov	r11,r12
800061e6:	18 94       	mov	r4,r12
800061e8:	0e 9c       	mov	r12,r7
800061ea:	e0 a0 0a 2b 	rcall	80007640 <__multiply>
800061ee:	18 99       	mov	r9,r12
800061f0:	06 9b       	mov	r11,r3
800061f2:	50 19       	stdsp	sp[0x4],r9
800061f4:	0e 9c       	mov	r12,r7
800061f6:	e0 a0 08 d7 	rcall	800073a4 <_Bfree>
800061fa:	40 19       	lddsp	r9,sp[0x4]
800061fc:	40 08       	lddsp	r8,sp[0x0]
800061fe:	12 93       	mov	r3,r9
80006200:	e4 08 01 0a 	sub	r10,r2,r8
80006204:	c0 80       	breq	80006214 <_dtoa_r+0x834>
80006206:	c0 28       	rjmp	8000620a <_dtoa_r+0x82a>
80006208:	04 9a       	mov	r10,r2
8000620a:	06 9b       	mov	r11,r3
8000620c:	0e 9c       	mov	r12,r7
8000620e:	e0 a0 0a df 	rcall	800077cc <__pow5mult>
80006212:	18 93       	mov	r3,r12
80006214:	30 1b       	mov	r11,1
80006216:	0e 9c       	mov	r12,r7
80006218:	e0 a0 0a 94 	rcall	80007740 <__i2b>
8000621c:	41 1a       	lddsp	r10,sp[0x44]
8000621e:	18 92       	mov	r2,r12
80006220:	58 0a       	cp.w	r10,0
80006222:	e0 8a 00 07 	brle	80006230 <_dtoa_r+0x850>
80006226:	18 9b       	mov	r11,r12
80006228:	0e 9c       	mov	r12,r7
8000622a:	e0 a0 0a d1 	rcall	800077cc <__pow5mult>
8000622e:	18 92       	mov	r2,r12
80006230:	40 c9       	lddsp	r9,sp[0x30]
80006232:	58 19       	cp.w	r9,1
80006234:	e0 89 00 14 	brgt	8000625c <_dtoa_r+0x87c>
80006238:	40 38       	lddsp	r8,sp[0xc]
8000623a:	58 08       	cp.w	r8,0
8000623c:	c1 01       	brne	8000625c <_dtoa_r+0x87c>
8000623e:	40 29       	lddsp	r9,sp[0x8]
80006240:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006244:	c0 c1       	brne	8000625c <_dtoa_r+0x87c>
80006246:	12 98       	mov	r8,r9
80006248:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000624c:	c0 80       	breq	8000625c <_dtoa_r+0x87c>
8000624e:	40 4c       	lddsp	r12,sp[0x10]
80006250:	30 1b       	mov	r11,1
80006252:	2f fc       	sub	r12,-1
80006254:	2f f0       	sub	r0,-1
80006256:	50 4c       	stdsp	sp[0x10],r12
80006258:	50 6b       	stdsp	sp[0x18],r11
8000625a:	c0 38       	rjmp	80006260 <_dtoa_r+0x880>
8000625c:	30 0a       	mov	r10,0
8000625e:	50 6a       	stdsp	sp[0x18],r10
80006260:	41 19       	lddsp	r9,sp[0x44]
80006262:	58 09       	cp.w	r9,0
80006264:	c0 31       	brne	8000626a <_dtoa_r+0x88a>
80006266:	30 1c       	mov	r12,1
80006268:	c0 98       	rjmp	8000627a <_dtoa_r+0x89a>
8000626a:	64 48       	ld.w	r8,r2[0x10]
8000626c:	2f c8       	sub	r8,-4
8000626e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006272:	e0 a0 08 08 	rcall	80007282 <__hi0bits>
80006276:	f8 0c 11 20 	rsub	r12,r12,32
8000627a:	40 4b       	lddsp	r11,sp[0x10]
8000627c:	f8 0b 00 08 	add	r8,r12,r11
80006280:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006284:	c0 c0       	breq	8000629c <_dtoa_r+0x8bc>
80006286:	f0 08 11 20 	rsub	r8,r8,32
8000628a:	58 48       	cp.w	r8,4
8000628c:	e0 8a 00 06 	brle	80006298 <_dtoa_r+0x8b8>
80006290:	20 48       	sub	r8,4
80006292:	10 0b       	add	r11,r8
80006294:	50 4b       	stdsp	sp[0x10],r11
80006296:	c0 78       	rjmp	800062a4 <_dtoa_r+0x8c4>
80006298:	58 48       	cp.w	r8,4
8000629a:	c0 70       	breq	800062a8 <_dtoa_r+0x8c8>
8000629c:	40 4a       	lddsp	r10,sp[0x10]
8000629e:	2e 48       	sub	r8,-28
800062a0:	10 0a       	add	r10,r8
800062a2:	50 4a       	stdsp	sp[0x10],r10
800062a4:	10 00       	add	r0,r8
800062a6:	10 05       	add	r5,r8
800062a8:	58 00       	cp.w	r0,0
800062aa:	e0 8a 00 08 	brle	800062ba <_dtoa_r+0x8da>
800062ae:	06 9b       	mov	r11,r3
800062b0:	00 9a       	mov	r10,r0
800062b2:	0e 9c       	mov	r12,r7
800062b4:	e0 a0 09 82 	rcall	800075b8 <__lshift>
800062b8:	18 93       	mov	r3,r12
800062ba:	40 49       	lddsp	r9,sp[0x10]
800062bc:	58 09       	cp.w	r9,0
800062be:	e0 8a 00 08 	brle	800062ce <_dtoa_r+0x8ee>
800062c2:	04 9b       	mov	r11,r2
800062c4:	12 9a       	mov	r10,r9
800062c6:	0e 9c       	mov	r12,r7
800062c8:	e0 a0 09 78 	rcall	800075b8 <__lshift>
800062cc:	18 92       	mov	r2,r12
800062ce:	41 48       	lddsp	r8,sp[0x50]
800062d0:	58 08       	cp.w	r8,0
800062d2:	c1 b0       	breq	80006308 <_dtoa_r+0x928>
800062d4:	04 9b       	mov	r11,r2
800062d6:	06 9c       	mov	r12,r3
800062d8:	e0 a0 08 4c 	rcall	80007370 <__mcmp>
800062dc:	c1 64       	brge	80006308 <_dtoa_r+0x928>
800062de:	06 9b       	mov	r11,r3
800062e0:	30 09       	mov	r9,0
800062e2:	30 aa       	mov	r10,10
800062e4:	0e 9c       	mov	r12,r7
800062e6:	e0 a0 0a 35 	rcall	80007750 <__multadd>
800062ea:	20 16       	sub	r6,1
800062ec:	18 93       	mov	r3,r12
800062ee:	40 dc       	lddsp	r12,sp[0x34]
800062f0:	58 0c       	cp.w	r12,0
800062f2:	c0 31       	brne	800062f8 <_dtoa_r+0x918>
800062f4:	40 91       	lddsp	r1,sp[0x24]
800062f6:	c0 98       	rjmp	80006308 <_dtoa_r+0x928>
800062f8:	08 9b       	mov	r11,r4
800062fa:	40 91       	lddsp	r1,sp[0x24]
800062fc:	30 09       	mov	r9,0
800062fe:	30 aa       	mov	r10,10
80006300:	0e 9c       	mov	r12,r7
80006302:	e0 a0 0a 27 	rcall	80007750 <__multadd>
80006306:	18 94       	mov	r4,r12
80006308:	58 01       	cp.w	r1,0
8000630a:	5f a9       	srle	r9
8000630c:	40 cb       	lddsp	r11,sp[0x30]
8000630e:	58 2b       	cp.w	r11,2
80006310:	5f 98       	srgt	r8
80006312:	f3 e8 00 08 	and	r8,r9,r8
80006316:	c2 50       	breq	80006360 <_dtoa_r+0x980>
80006318:	58 01       	cp.w	r1,0
8000631a:	c1 11       	brne	8000633c <_dtoa_r+0x95c>
8000631c:	04 9b       	mov	r11,r2
8000631e:	02 99       	mov	r9,r1
80006320:	30 5a       	mov	r10,5
80006322:	0e 9c       	mov	r12,r7
80006324:	e0 a0 0a 16 	rcall	80007750 <__multadd>
80006328:	18 92       	mov	r2,r12
8000632a:	18 9b       	mov	r11,r12
8000632c:	06 9c       	mov	r12,r3
8000632e:	e0 a0 08 21 	rcall	80007370 <__mcmp>
80006332:	e0 89 00 0f 	brgt	80006350 <_dtoa_r+0x970>
80006336:	c0 38       	rjmp	8000633c <_dtoa_r+0x95c>
80006338:	30 02       	mov	r2,0
8000633a:	04 94       	mov	r4,r2
8000633c:	40 ea       	lddsp	r10,sp[0x38]
8000633e:	30 09       	mov	r9,0
80006340:	5c da       	com	r10
80006342:	40 85       	lddsp	r5,sp[0x20]
80006344:	50 6a       	stdsp	sp[0x18],r10
80006346:	50 49       	stdsp	sp[0x10],r9
80006348:	c0 f9       	rjmp	80006566 <_dtoa_r+0xb86>
8000634a:	08 92       	mov	r2,r4
8000634c:	40 66       	lddsp	r6,sp[0x18]
8000634e:	04 94       	mov	r4,r2
80006350:	2f f6       	sub	r6,-1
80006352:	50 66       	stdsp	sp[0x18],r6
80006354:	33 18       	mov	r8,49
80006356:	40 85       	lddsp	r5,sp[0x20]
80006358:	0a c8       	st.b	r5++,r8
8000635a:	30 08       	mov	r8,0
8000635c:	50 48       	stdsp	sp[0x10],r8
8000635e:	c0 49       	rjmp	80006566 <_dtoa_r+0xb86>
80006360:	40 dc       	lddsp	r12,sp[0x34]
80006362:	58 0c       	cp.w	r12,0
80006364:	e0 80 00 b5 	breq	800064ce <_dtoa_r+0xaee>
80006368:	58 05       	cp.w	r5,0
8000636a:	e0 8a 00 08 	brle	8000637a <_dtoa_r+0x99a>
8000636e:	08 9b       	mov	r11,r4
80006370:	0a 9a       	mov	r10,r5
80006372:	0e 9c       	mov	r12,r7
80006374:	e0 a0 09 22 	rcall	800075b8 <__lshift>
80006378:	18 94       	mov	r4,r12
8000637a:	40 6b       	lddsp	r11,sp[0x18]
8000637c:	58 0b       	cp.w	r11,0
8000637e:	c0 31       	brne	80006384 <_dtoa_r+0x9a4>
80006380:	08 9c       	mov	r12,r4
80006382:	c1 38       	rjmp	800063a8 <_dtoa_r+0x9c8>
80006384:	68 1b       	ld.w	r11,r4[0x4]
80006386:	0e 9c       	mov	r12,r7
80006388:	e0 a0 08 28 	rcall	800073d8 <_Balloc>
8000638c:	68 4a       	ld.w	r10,r4[0x10]
8000638e:	18 95       	mov	r5,r12
80006390:	e8 cb ff f4 	sub	r11,r4,-12
80006394:	2f ea       	sub	r10,-2
80006396:	2f 4c       	sub	r12,-12
80006398:	a3 6a       	lsl	r10,0x2
8000639a:	fe b0 e8 3f 	rcall	80003418 <memcpy>
8000639e:	0a 9b       	mov	r11,r5
800063a0:	30 1a       	mov	r10,1
800063a2:	0e 9c       	mov	r12,r7
800063a4:	e0 a0 09 0a 	rcall	800075b8 <__lshift>
800063a8:	50 44       	stdsp	sp[0x10],r4
800063aa:	40 3a       	lddsp	r10,sp[0xc]
800063ac:	30 19       	mov	r9,1
800063ae:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800063b2:	18 94       	mov	r4,r12
800063b4:	50 da       	stdsp	sp[0x34],r10
800063b6:	40 85       	lddsp	r5,sp[0x20]
800063b8:	50 99       	stdsp	sp[0x24],r9
800063ba:	50 26       	stdsp	sp[0x8],r6
800063bc:	50 e1       	stdsp	sp[0x38],r1
800063be:	04 9b       	mov	r11,r2
800063c0:	06 9c       	mov	r12,r3
800063c2:	fe b0 fa 7f 	rcall	800058c0 <quorem>
800063c6:	40 4b       	lddsp	r11,sp[0x10]
800063c8:	f8 c0 ff d0 	sub	r0,r12,-48
800063cc:	06 9c       	mov	r12,r3
800063ce:	e0 a0 07 d1 	rcall	80007370 <__mcmp>
800063d2:	08 9a       	mov	r10,r4
800063d4:	50 6c       	stdsp	sp[0x18],r12
800063d6:	04 9b       	mov	r11,r2
800063d8:	0e 9c       	mov	r12,r7
800063da:	e0 a0 08 87 	rcall	800074e8 <__mdiff>
800063de:	18 91       	mov	r1,r12
800063e0:	78 38       	ld.w	r8,r12[0xc]
800063e2:	58 08       	cp.w	r8,0
800063e4:	c0 30       	breq	800063ea <_dtoa_r+0xa0a>
800063e6:	30 16       	mov	r6,1
800063e8:	c0 68       	rjmp	800063f4 <_dtoa_r+0xa14>
800063ea:	18 9b       	mov	r11,r12
800063ec:	06 9c       	mov	r12,r3
800063ee:	e0 a0 07 c1 	rcall	80007370 <__mcmp>
800063f2:	18 96       	mov	r6,r12
800063f4:	0e 9c       	mov	r12,r7
800063f6:	02 9b       	mov	r11,r1
800063f8:	e0 a0 07 d6 	rcall	800073a4 <_Bfree>
800063fc:	40 cc       	lddsp	r12,sp[0x30]
800063fe:	ed ec 10 08 	or	r8,r6,r12
80006402:	c0 d1       	brne	8000641c <_dtoa_r+0xa3c>
80006404:	40 db       	lddsp	r11,sp[0x34]
80006406:	58 0b       	cp.w	r11,0
80006408:	c0 a1       	brne	8000641c <_dtoa_r+0xa3c>
8000640a:	40 26       	lddsp	r6,sp[0x8]
8000640c:	e0 40 00 39 	cp.w	r0,57
80006410:	c3 00       	breq	80006470 <_dtoa_r+0xa90>
80006412:	40 6a       	lddsp	r10,sp[0x18]
80006414:	58 0a       	cp.w	r10,0
80006416:	e0 89 00 24 	brgt	8000645e <_dtoa_r+0xa7e>
8000641a:	c2 f8       	rjmp	80006478 <_dtoa_r+0xa98>
8000641c:	40 69       	lddsp	r9,sp[0x18]
8000641e:	58 09       	cp.w	r9,0
80006420:	c0 85       	brlt	80006430 <_dtoa_r+0xa50>
80006422:	12 98       	mov	r8,r9
80006424:	40 cc       	lddsp	r12,sp[0x30]
80006426:	18 48       	or	r8,r12
80006428:	c1 d1       	brne	80006462 <_dtoa_r+0xa82>
8000642a:	40 db       	lddsp	r11,sp[0x34]
8000642c:	58 0b       	cp.w	r11,0
8000642e:	c1 a1       	brne	80006462 <_dtoa_r+0xa82>
80006430:	0c 99       	mov	r9,r6
80006432:	40 26       	lddsp	r6,sp[0x8]
80006434:	58 09       	cp.w	r9,0
80006436:	e0 8a 00 21 	brle	80006478 <_dtoa_r+0xa98>
8000643a:	06 9b       	mov	r11,r3
8000643c:	30 1a       	mov	r10,1
8000643e:	0e 9c       	mov	r12,r7
80006440:	e0 a0 08 bc 	rcall	800075b8 <__lshift>
80006444:	04 9b       	mov	r11,r2
80006446:	18 93       	mov	r3,r12
80006448:	e0 a0 07 94 	rcall	80007370 <__mcmp>
8000644c:	e0 89 00 06 	brgt	80006458 <_dtoa_r+0xa78>
80006450:	c1 41       	brne	80006478 <_dtoa_r+0xa98>
80006452:	ed b0 00 00 	bld	r0,0x0
80006456:	c1 11       	brne	80006478 <_dtoa_r+0xa98>
80006458:	e0 40 00 39 	cp.w	r0,57
8000645c:	c0 a0       	breq	80006470 <_dtoa_r+0xa90>
8000645e:	2f f0       	sub	r0,-1
80006460:	c0 c8       	rjmp	80006478 <_dtoa_r+0xa98>
80006462:	58 06       	cp.w	r6,0
80006464:	e0 8a 00 0c 	brle	8000647c <_dtoa_r+0xa9c>
80006468:	40 26       	lddsp	r6,sp[0x8]
8000646a:	e0 40 00 39 	cp.w	r0,57
8000646e:	c0 41       	brne	80006476 <_dtoa_r+0xa96>
80006470:	33 98       	mov	r8,57
80006472:	0a c8       	st.b	r5++,r8
80006474:	c6 78       	rjmp	80006542 <_dtoa_r+0xb62>
80006476:	2f f0       	sub	r0,-1
80006478:	0a c0       	st.b	r5++,r0
8000647a:	c7 58       	rjmp	80006564 <_dtoa_r+0xb84>
8000647c:	0a c0       	st.b	r5++,r0
8000647e:	40 9a       	lddsp	r10,sp[0x24]
80006480:	40 e9       	lddsp	r9,sp[0x38]
80006482:	12 3a       	cp.w	r10,r9
80006484:	c4 30       	breq	8000650a <_dtoa_r+0xb2a>
80006486:	06 9b       	mov	r11,r3
80006488:	30 09       	mov	r9,0
8000648a:	30 aa       	mov	r10,10
8000648c:	0e 9c       	mov	r12,r7
8000648e:	e0 a0 09 61 	rcall	80007750 <__multadd>
80006492:	40 48       	lddsp	r8,sp[0x10]
80006494:	18 93       	mov	r3,r12
80006496:	08 38       	cp.w	r8,r4
80006498:	c0 91       	brne	800064aa <_dtoa_r+0xaca>
8000649a:	10 9b       	mov	r11,r8
8000649c:	30 09       	mov	r9,0
8000649e:	30 aa       	mov	r10,10
800064a0:	0e 9c       	mov	r12,r7
800064a2:	e0 a0 09 57 	rcall	80007750 <__multadd>
800064a6:	50 4c       	stdsp	sp[0x10],r12
800064a8:	c0 e8       	rjmp	800064c4 <_dtoa_r+0xae4>
800064aa:	40 4b       	lddsp	r11,sp[0x10]
800064ac:	30 09       	mov	r9,0
800064ae:	30 aa       	mov	r10,10
800064b0:	0e 9c       	mov	r12,r7
800064b2:	e0 a0 09 4f 	rcall	80007750 <__multadd>
800064b6:	08 9b       	mov	r11,r4
800064b8:	50 4c       	stdsp	sp[0x10],r12
800064ba:	30 09       	mov	r9,0
800064bc:	30 aa       	mov	r10,10
800064be:	0e 9c       	mov	r12,r7
800064c0:	e0 a0 09 48 	rcall	80007750 <__multadd>
800064c4:	18 94       	mov	r4,r12
800064c6:	40 9c       	lddsp	r12,sp[0x24]
800064c8:	2f fc       	sub	r12,-1
800064ca:	50 9c       	stdsp	sp[0x24],r12
800064cc:	c7 9b       	rjmp	800063be <_dtoa_r+0x9de>
800064ce:	30 18       	mov	r8,1
800064d0:	06 90       	mov	r0,r3
800064d2:	40 85       	lddsp	r5,sp[0x20]
800064d4:	08 93       	mov	r3,r4
800064d6:	0c 94       	mov	r4,r6
800064d8:	10 96       	mov	r6,r8
800064da:	04 9b       	mov	r11,r2
800064dc:	00 9c       	mov	r12,r0
800064de:	fe b0 f9 f1 	rcall	800058c0 <quorem>
800064e2:	2d 0c       	sub	r12,-48
800064e4:	0a cc       	st.b	r5++,r12
800064e6:	02 36       	cp.w	r6,r1
800064e8:	c0 a4       	brge	800064fc <_dtoa_r+0xb1c>
800064ea:	00 9b       	mov	r11,r0
800064ec:	30 09       	mov	r9,0
800064ee:	30 aa       	mov	r10,10
800064f0:	0e 9c       	mov	r12,r7
800064f2:	2f f6       	sub	r6,-1
800064f4:	e0 a0 09 2e 	rcall	80007750 <__multadd>
800064f8:	18 90       	mov	r0,r12
800064fa:	cf 0b       	rjmp	800064da <_dtoa_r+0xafa>
800064fc:	08 96       	mov	r6,r4
800064fe:	30 0b       	mov	r11,0
80006500:	06 94       	mov	r4,r3
80006502:	50 4b       	stdsp	sp[0x10],r11
80006504:	00 93       	mov	r3,r0
80006506:	18 90       	mov	r0,r12
80006508:	c0 28       	rjmp	8000650c <_dtoa_r+0xb2c>
8000650a:	40 26       	lddsp	r6,sp[0x8]
8000650c:	06 9b       	mov	r11,r3
8000650e:	30 1a       	mov	r10,1
80006510:	0e 9c       	mov	r12,r7
80006512:	e0 a0 08 53 	rcall	800075b8 <__lshift>
80006516:	04 9b       	mov	r11,r2
80006518:	18 93       	mov	r3,r12
8000651a:	e0 a0 07 2b 	rcall	80007370 <__mcmp>
8000651e:	e0 89 00 12 	brgt	80006542 <_dtoa_r+0xb62>
80006522:	c1 b1       	brne	80006558 <_dtoa_r+0xb78>
80006524:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80006528:	c0 d1       	brne	80006542 <_dtoa_r+0xb62>
8000652a:	c1 78       	rjmp	80006558 <_dtoa_r+0xb78>
8000652c:	40 89       	lddsp	r9,sp[0x20]
8000652e:	12 38       	cp.w	r8,r9
80006530:	c0 30       	breq	80006536 <_dtoa_r+0xb56>
80006532:	10 95       	mov	r5,r8
80006534:	c0 88       	rjmp	80006544 <_dtoa_r+0xb64>
80006536:	2f f6       	sub	r6,-1
80006538:	50 66       	stdsp	sp[0x18],r6
8000653a:	33 18       	mov	r8,49
8000653c:	40 8c       	lddsp	r12,sp[0x20]
8000653e:	b8 88       	st.b	r12[0x0],r8
80006540:	c1 38       	rjmp	80006566 <_dtoa_r+0xb86>
80006542:	33 9a       	mov	r10,57
80006544:	0a 98       	mov	r8,r5
80006546:	11 79       	ld.ub	r9,--r8
80006548:	f4 09 18 00 	cp.b	r9,r10
8000654c:	cf 00       	breq	8000652c <_dtoa_r+0xb4c>
8000654e:	2f f9       	sub	r9,-1
80006550:	b0 89       	st.b	r8[0x0],r9
80006552:	c0 98       	rjmp	80006564 <_dtoa_r+0xb84>
80006554:	10 95       	mov	r5,r8
80006556:	c0 28       	rjmp	8000655a <_dtoa_r+0xb7a>
80006558:	33 09       	mov	r9,48
8000655a:	0a 98       	mov	r8,r5
8000655c:	11 7a       	ld.ub	r10,--r8
8000655e:	f2 0a 18 00 	cp.b	r10,r9
80006562:	cf 90       	breq	80006554 <_dtoa_r+0xb74>
80006564:	50 66       	stdsp	sp[0x18],r6
80006566:	04 9b       	mov	r11,r2
80006568:	0e 9c       	mov	r12,r7
8000656a:	e0 a0 07 1d 	rcall	800073a4 <_Bfree>
8000656e:	58 04       	cp.w	r4,0
80006570:	c1 20       	breq	80006594 <_dtoa_r+0xbb4>
80006572:	40 4b       	lddsp	r11,sp[0x10]
80006574:	08 3b       	cp.w	r11,r4
80006576:	5f 19       	srne	r9
80006578:	58 0b       	cp.w	r11,0
8000657a:	5f 18       	srne	r8
8000657c:	f3 e8 00 08 	and	r8,r9,r8
80006580:	c0 40       	breq	80006588 <_dtoa_r+0xba8>
80006582:	0e 9c       	mov	r12,r7
80006584:	e0 a0 07 10 	rcall	800073a4 <_Bfree>
80006588:	08 9b       	mov	r11,r4
8000658a:	0e 9c       	mov	r12,r7
8000658c:	e0 a0 07 0c 	rcall	800073a4 <_Bfree>
80006590:	c0 28       	rjmp	80006594 <_dtoa_r+0xbb4>
80006592:	50 66       	stdsp	sp[0x18],r6
80006594:	0e 9c       	mov	r12,r7
80006596:	06 9b       	mov	r11,r3
80006598:	e0 a0 07 06 	rcall	800073a4 <_Bfree>
8000659c:	30 08       	mov	r8,0
8000659e:	aa 88       	st.b	r5[0x0],r8
800065a0:	40 68       	lddsp	r8,sp[0x18]
800065a2:	41 5a       	lddsp	r10,sp[0x54]
800065a4:	2f f8       	sub	r8,-1
800065a6:	41 29       	lddsp	r9,sp[0x48]
800065a8:	95 08       	st.w	r10[0x0],r8
800065aa:	40 8c       	lddsp	r12,sp[0x20]
800065ac:	58 09       	cp.w	r9,0
800065ae:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800065b2:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800065b6:	2e 6d       	sub	sp,-104
800065b8:	d8 32       	popm	r0-r7,pc
800065ba:	d7 03       	nop

800065bc <_fflush_r>:
800065bc:	d4 21       	pushm	r4-r7,lr
800065be:	16 97       	mov	r7,r11
800065c0:	18 96       	mov	r6,r12
800065c2:	76 48       	ld.w	r8,r11[0x10]
800065c4:	58 08       	cp.w	r8,0
800065c6:	c7 f0       	breq	800066c4 <_fflush_r+0x108>
800065c8:	58 0c       	cp.w	r12,0
800065ca:	c0 50       	breq	800065d4 <_fflush_r+0x18>
800065cc:	78 68       	ld.w	r8,r12[0x18]
800065ce:	58 08       	cp.w	r8,0
800065d0:	c0 21       	brne	800065d4 <_fflush_r+0x18>
800065d2:	cc dc       	rcall	8000676c <__sinit>
800065d4:	fe c8 d0 2c 	sub	r8,pc,-12244
800065d8:	10 37       	cp.w	r7,r8
800065da:	c0 31       	brne	800065e0 <_fflush_r+0x24>
800065dc:	6c 07       	ld.w	r7,r6[0x0]
800065de:	c0 c8       	rjmp	800065f6 <_fflush_r+0x3a>
800065e0:	fe c8 d0 18 	sub	r8,pc,-12264
800065e4:	10 37       	cp.w	r7,r8
800065e6:	c0 31       	brne	800065ec <_fflush_r+0x30>
800065e8:	6c 17       	ld.w	r7,r6[0x4]
800065ea:	c0 68       	rjmp	800065f6 <_fflush_r+0x3a>
800065ec:	fe c8 d0 04 	sub	r8,pc,-12284
800065f0:	10 37       	cp.w	r7,r8
800065f2:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800065f6:	8e 6a       	ld.sh	r10,r7[0xc]
800065f8:	14 98       	mov	r8,r10
800065fa:	ed ba 00 03 	bld	r10,0x3
800065fe:	c4 20       	breq	80006682 <_fflush_r+0xc6>
80006600:	ab ba       	sbr	r10,0xb
80006602:	ae 6a       	st.h	r7[0xc],r10
80006604:	6e 18       	ld.w	r8,r7[0x4]
80006606:	58 08       	cp.w	r8,0
80006608:	e0 89 00 06 	brgt	80006614 <_fflush_r+0x58>
8000660c:	6f 08       	ld.w	r8,r7[0x40]
8000660e:	58 08       	cp.w	r8,0
80006610:	e0 8a 00 5a 	brle	800066c4 <_fflush_r+0x108>
80006614:	6e b8       	ld.w	r8,r7[0x2c]
80006616:	58 08       	cp.w	r8,0
80006618:	c5 60       	breq	800066c4 <_fflush_r+0x108>
8000661a:	e2 1a 10 00 	andl	r10,0x1000,COH
8000661e:	c0 30       	breq	80006624 <_fflush_r+0x68>
80006620:	6f 55       	ld.w	r5,r7[0x54]
80006622:	c0 f8       	rjmp	80006640 <_fflush_r+0x84>
80006624:	30 19       	mov	r9,1
80006626:	6e 8b       	ld.w	r11,r7[0x20]
80006628:	0c 9c       	mov	r12,r6
8000662a:	5d 18       	icall	r8
8000662c:	18 95       	mov	r5,r12
8000662e:	5b fc       	cp.w	r12,-1
80006630:	c0 81       	brne	80006640 <_fflush_r+0x84>
80006632:	6c 38       	ld.w	r8,r6[0xc]
80006634:	59 d8       	cp.w	r8,29
80006636:	c4 70       	breq	800066c4 <_fflush_r+0x108>
80006638:	8e 68       	ld.sh	r8,r7[0xc]
8000663a:	a7 a8       	sbr	r8,0x6
8000663c:	ae 68       	st.h	r7[0xc],r8
8000663e:	d8 22       	popm	r4-r7,pc
80006640:	8e 68       	ld.sh	r8,r7[0xc]
80006642:	ed b8 00 02 	bld	r8,0x2
80006646:	c0 91       	brne	80006658 <_fflush_r+0x9c>
80006648:	6e 18       	ld.w	r8,r7[0x4]
8000664a:	10 15       	sub	r5,r8
8000664c:	6e d8       	ld.w	r8,r7[0x34]
8000664e:	58 08       	cp.w	r8,0
80006650:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80006654:	eb d8 e1 15 	subne	r5,r5,r8
80006658:	6e b8       	ld.w	r8,r7[0x2c]
8000665a:	0c 9c       	mov	r12,r6
8000665c:	30 09       	mov	r9,0
8000665e:	0a 9a       	mov	r10,r5
80006660:	6e 8b       	ld.w	r11,r7[0x20]
80006662:	5d 18       	icall	r8
80006664:	8e 68       	ld.sh	r8,r7[0xc]
80006666:	0a 3c       	cp.w	r12,r5
80006668:	c2 61       	brne	800066b4 <_fflush_r+0xf8>
8000666a:	ab d8       	cbr	r8,0xb
8000666c:	30 0c       	mov	r12,0
8000666e:	6e 49       	ld.w	r9,r7[0x10]
80006670:	ae 68       	st.h	r7[0xc],r8
80006672:	8f 1c       	st.w	r7[0x4],r12
80006674:	8f 09       	st.w	r7[0x0],r9
80006676:	ed b8 00 0c 	bld	r8,0xc
8000667a:	c2 51       	brne	800066c4 <_fflush_r+0x108>
8000667c:	ef 45 00 54 	st.w	r7[84],r5
80006680:	d8 22       	popm	r4-r7,pc
80006682:	6e 45       	ld.w	r5,r7[0x10]
80006684:	58 05       	cp.w	r5,0
80006686:	c1 f0       	breq	800066c4 <_fflush_r+0x108>
80006688:	6e 04       	ld.w	r4,r7[0x0]
8000668a:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000668e:	8f 05       	st.w	r7[0x0],r5
80006690:	f9 b8 01 00 	movne	r8,0
80006694:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80006698:	0a 14       	sub	r4,r5
8000669a:	8f 28       	st.w	r7[0x8],r8
8000669c:	c1 18       	rjmp	800066be <_fflush_r+0x102>
8000669e:	08 99       	mov	r9,r4
800066a0:	0a 9a       	mov	r10,r5
800066a2:	6e a8       	ld.w	r8,r7[0x28]
800066a4:	6e 8b       	ld.w	r11,r7[0x20]
800066a6:	0c 9c       	mov	r12,r6
800066a8:	5d 18       	icall	r8
800066aa:	18 14       	sub	r4,r12
800066ac:	58 0c       	cp.w	r12,0
800066ae:	e0 89 00 07 	brgt	800066bc <_fflush_r+0x100>
800066b2:	8e 68       	ld.sh	r8,r7[0xc]
800066b4:	a7 a8       	sbr	r8,0x6
800066b6:	3f fc       	mov	r12,-1
800066b8:	ae 68       	st.h	r7[0xc],r8
800066ba:	d8 22       	popm	r4-r7,pc
800066bc:	18 05       	add	r5,r12
800066be:	58 04       	cp.w	r4,0
800066c0:	fe 99 ff ef 	brgt	8000669e <_fflush_r+0xe2>
800066c4:	d8 2a       	popm	r4-r7,pc,r12=0
800066c6:	d7 03       	nop

800066c8 <__sfp_lock_acquire>:
800066c8:	5e fc       	retal	r12

800066ca <__sfp_lock_release>:
800066ca:	5e fc       	retal	r12

800066cc <_cleanup_r>:
800066cc:	d4 01       	pushm	lr
800066ce:	fe cb e8 6a 	sub	r11,pc,-6038
800066d2:	e0 a0 02 fd 	rcall	80006ccc <_fwalk>
800066d6:	d8 02       	popm	pc

800066d8 <__sfmoreglue>:
800066d8:	d4 21       	pushm	r4-r7,lr
800066da:	16 95       	mov	r5,r11
800066dc:	f6 06 10 5c 	mul	r6,r11,92
800066e0:	ec cb ff f4 	sub	r11,r6,-12
800066e4:	e0 a0 03 84 	rcall	80006dec <_malloc_r>
800066e8:	18 97       	mov	r7,r12
800066ea:	c0 90       	breq	800066fc <__sfmoreglue+0x24>
800066ec:	99 15       	st.w	r12[0x4],r5
800066ee:	30 0b       	mov	r11,0
800066f0:	2f 4c       	sub	r12,-12
800066f2:	0c 9a       	mov	r10,r6
800066f4:	8f 2c       	st.w	r7[0x8],r12
800066f6:	8f 0b       	st.w	r7[0x0],r11
800066f8:	e0 a0 05 bc 	rcall	80007270 <memset>
800066fc:	0e 9c       	mov	r12,r7
800066fe:	d8 22       	popm	r4-r7,pc

80006700 <__sfp>:
80006700:	d4 21       	pushm	r4-r7,lr
80006702:	fe c8 d5 42 	sub	r8,pc,-10942
80006706:	18 96       	mov	r6,r12
80006708:	70 07       	ld.w	r7,r8[0x0]
8000670a:	6e 68       	ld.w	r8,r7[0x18]
8000670c:	58 08       	cp.w	r8,0
8000670e:	c0 31       	brne	80006714 <__sfp+0x14>
80006710:	0e 9c       	mov	r12,r7
80006712:	c2 dc       	rcall	8000676c <__sinit>
80006714:	ee c7 ff 28 	sub	r7,r7,-216
80006718:	30 05       	mov	r5,0
8000671a:	6e 2c       	ld.w	r12,r7[0x8]
8000671c:	6e 18       	ld.w	r8,r7[0x4]
8000671e:	c0 68       	rjmp	8000672a <__sfp+0x2a>
80006720:	98 69       	ld.sh	r9,r12[0xc]
80006722:	ea 09 19 00 	cp.h	r9,r5
80006726:	c1 10       	breq	80006748 <__sfp+0x48>
80006728:	2a 4c       	sub	r12,-92
8000672a:	20 18       	sub	r8,1
8000672c:	cf a7       	brpl	80006720 <__sfp+0x20>
8000672e:	6e 08       	ld.w	r8,r7[0x0]
80006730:	58 08       	cp.w	r8,0
80006732:	c0 61       	brne	8000673e <__sfp+0x3e>
80006734:	30 4b       	mov	r11,4
80006736:	0c 9c       	mov	r12,r6
80006738:	cd 0f       	rcall	800066d8 <__sfmoreglue>
8000673a:	8f 0c       	st.w	r7[0x0],r12
8000673c:	c0 30       	breq	80006742 <__sfp+0x42>
8000673e:	6e 07       	ld.w	r7,r7[0x0]
80006740:	ce db       	rjmp	8000671a <__sfp+0x1a>
80006742:	30 c8       	mov	r8,12
80006744:	8d 38       	st.w	r6[0xc],r8
80006746:	d8 22       	popm	r4-r7,pc
80006748:	30 08       	mov	r8,0
8000674a:	f9 48 00 4c 	st.w	r12[76],r8
8000674e:	99 08       	st.w	r12[0x0],r8
80006750:	99 28       	st.w	r12[0x8],r8
80006752:	99 18       	st.w	r12[0x4],r8
80006754:	99 48       	st.w	r12[0x10],r8
80006756:	99 58       	st.w	r12[0x14],r8
80006758:	99 68       	st.w	r12[0x18],r8
8000675a:	99 d8       	st.w	r12[0x34],r8
8000675c:	99 e8       	st.w	r12[0x38],r8
8000675e:	f9 48 00 48 	st.w	r12[72],r8
80006762:	3f f8       	mov	r8,-1
80006764:	b8 78       	st.h	r12[0xe],r8
80006766:	30 18       	mov	r8,1
80006768:	b8 68       	st.h	r12[0xc],r8
8000676a:	d8 22       	popm	r4-r7,pc

8000676c <__sinit>:
8000676c:	d4 21       	pushm	r4-r7,lr
8000676e:	18 96       	mov	r6,r12
80006770:	78 67       	ld.w	r7,r12[0x18]
80006772:	58 07       	cp.w	r7,0
80006774:	c4 91       	brne	80006806 <__sinit+0x9a>
80006776:	fe c8 00 aa 	sub	r8,pc,170
8000677a:	30 15       	mov	r5,1
8000677c:	99 a8       	st.w	r12[0x28],r8
8000677e:	f9 47 00 d8 	st.w	r12[216],r7
80006782:	f9 47 00 dc 	st.w	r12[220],r7
80006786:	f9 47 00 e0 	st.w	r12[224],r7
8000678a:	99 65       	st.w	r12[0x18],r5
8000678c:	cb af       	rcall	80006700 <__sfp>
8000678e:	8d 0c       	st.w	r6[0x0],r12
80006790:	0c 9c       	mov	r12,r6
80006792:	cb 7f       	rcall	80006700 <__sfp>
80006794:	8d 1c       	st.w	r6[0x4],r12
80006796:	0c 9c       	mov	r12,r6
80006798:	cb 4f       	rcall	80006700 <__sfp>
8000679a:	6c 09       	ld.w	r9,r6[0x0]
8000679c:	30 48       	mov	r8,4
8000679e:	93 07       	st.w	r9[0x0],r7
800067a0:	b2 68       	st.h	r9[0xc],r8
800067a2:	93 17       	st.w	r9[0x4],r7
800067a4:	93 27       	st.w	r9[0x8],r7
800067a6:	6c 18       	ld.w	r8,r6[0x4]
800067a8:	b2 77       	st.h	r9[0xe],r7
800067aa:	93 47       	st.w	r9[0x10],r7
800067ac:	93 57       	st.w	r9[0x14],r7
800067ae:	93 67       	st.w	r9[0x18],r7
800067b0:	93 89       	st.w	r9[0x20],r9
800067b2:	91 07       	st.w	r8[0x0],r7
800067b4:	91 17       	st.w	r8[0x4],r7
800067b6:	91 27       	st.w	r8[0x8],r7
800067b8:	fe ce eb e4 	sub	lr,pc,-5148
800067bc:	fe cb ec 14 	sub	r11,pc,-5100
800067c0:	93 9e       	st.w	r9[0x24],lr
800067c2:	93 ab       	st.w	r9[0x28],r11
800067c4:	fe ca ec 3c 	sub	r10,pc,-5060
800067c8:	fe c4 ec 48 	sub	r4,pc,-5048
800067cc:	93 ba       	st.w	r9[0x2c],r10
800067ce:	93 c4       	st.w	r9[0x30],r4
800067d0:	30 99       	mov	r9,9
800067d2:	b0 69       	st.h	r8[0xc],r9
800067d4:	b0 75       	st.h	r8[0xe],r5
800067d6:	91 c4       	st.w	r8[0x30],r4
800067d8:	91 47       	st.w	r8[0x10],r7
800067da:	91 57       	st.w	r8[0x14],r7
800067dc:	91 67       	st.w	r8[0x18],r7
800067de:	91 88       	st.w	r8[0x20],r8
800067e0:	91 9e       	st.w	r8[0x24],lr
800067e2:	91 ab       	st.w	r8[0x28],r11
800067e4:	91 ba       	st.w	r8[0x2c],r10
800067e6:	8d 2c       	st.w	r6[0x8],r12
800067e8:	31 28       	mov	r8,18
800067ea:	99 07       	st.w	r12[0x0],r7
800067ec:	b8 68       	st.h	r12[0xc],r8
800067ee:	99 17       	st.w	r12[0x4],r7
800067f0:	99 27       	st.w	r12[0x8],r7
800067f2:	30 28       	mov	r8,2
800067f4:	b8 78       	st.h	r12[0xe],r8
800067f6:	99 c4       	st.w	r12[0x30],r4
800067f8:	99 67       	st.w	r12[0x18],r7
800067fa:	99 9e       	st.w	r12[0x24],lr
800067fc:	99 ab       	st.w	r12[0x28],r11
800067fe:	99 ba       	st.w	r12[0x2c],r10
80006800:	99 47       	st.w	r12[0x10],r7
80006802:	99 57       	st.w	r12[0x14],r7
80006804:	99 8c       	st.w	r12[0x20],r12
80006806:	d8 22       	popm	r4-r7,pc

80006808 <_malloc_trim_r>:
80006808:	d4 21       	pushm	r4-r7,lr
8000680a:	16 95       	mov	r5,r11
8000680c:	18 97       	mov	r7,r12
8000680e:	e0 a0 05 38 	rcall	8000727e <__malloc_lock>
80006812:	e0 64 01 04 	mov	r4,260
80006816:	68 28       	ld.w	r8,r4[0x8]
80006818:	70 16       	ld.w	r6,r8[0x4]
8000681a:	e0 16 ff fc 	andl	r6,0xfffc
8000681e:	ec c8 ff 91 	sub	r8,r6,-111
80006822:	f0 05 01 05 	sub	r5,r8,r5
80006826:	e0 15 ff 80 	andl	r5,0xff80
8000682a:	ea c5 00 80 	sub	r5,r5,128
8000682e:	e0 45 00 7f 	cp.w	r5,127
80006832:	e0 8a 00 25 	brle	8000687c <_malloc_trim_r+0x74>
80006836:	30 0b       	mov	r11,0
80006838:	0e 9c       	mov	r12,r7
8000683a:	e0 a0 09 93 	rcall	80007b60 <_sbrk_r>
8000683e:	68 28       	ld.w	r8,r4[0x8]
80006840:	0c 08       	add	r8,r6
80006842:	10 3c       	cp.w	r12,r8
80006844:	c1 c1       	brne	8000687c <_malloc_trim_r+0x74>
80006846:	ea 0b 11 00 	rsub	r11,r5,0
8000684a:	0e 9c       	mov	r12,r7
8000684c:	e0 a0 09 8a 	rcall	80007b60 <_sbrk_r>
80006850:	5b fc       	cp.w	r12,-1
80006852:	c1 91       	brne	80006884 <_malloc_trim_r+0x7c>
80006854:	30 0b       	mov	r11,0
80006856:	0e 9c       	mov	r12,r7
80006858:	e0 a0 09 84 	rcall	80007b60 <_sbrk_r>
8000685c:	68 28       	ld.w	r8,r4[0x8]
8000685e:	f8 08 01 09 	sub	r9,r12,r8
80006862:	58 f9       	cp.w	r9,15
80006864:	e0 8a 00 0c 	brle	8000687c <_malloc_trim_r+0x74>
80006868:	a1 a9       	sbr	r9,0x0
8000686a:	91 19       	st.w	r8[0x4],r9
8000686c:	e0 68 05 10 	mov	r8,1296
80006870:	70 09       	ld.w	r9,r8[0x0]
80006872:	e0 68 06 34 	mov	r8,1588
80006876:	f8 09 01 09 	sub	r9,r12,r9
8000687a:	91 09       	st.w	r8[0x0],r9
8000687c:	0e 9c       	mov	r12,r7
8000687e:	e0 a0 05 01 	rcall	80007280 <__malloc_unlock>
80006882:	d8 2a       	popm	r4-r7,pc,r12=0
80006884:	68 28       	ld.w	r8,r4[0x8]
80006886:	0a 16       	sub	r6,r5
80006888:	a1 a6       	sbr	r6,0x0
8000688a:	91 16       	st.w	r8[0x4],r6
8000688c:	e0 68 06 34 	mov	r8,1588
80006890:	70 09       	ld.w	r9,r8[0x0]
80006892:	0a 19       	sub	r9,r5
80006894:	0e 9c       	mov	r12,r7
80006896:	91 09       	st.w	r8[0x0],r9
80006898:	e0 a0 04 f4 	rcall	80007280 <__malloc_unlock>
8000689c:	da 2a       	popm	r4-r7,pc,r12=1
8000689e:	d7 03       	nop

800068a0 <_free_r>:
800068a0:	d4 21       	pushm	r4-r7,lr
800068a2:	16 96       	mov	r6,r11
800068a4:	18 97       	mov	r7,r12
800068a6:	58 0b       	cp.w	r11,0
800068a8:	e0 80 00 c0 	breq	80006a28 <_free_r+0x188>
800068ac:	e0 a0 04 e9 	rcall	8000727e <__malloc_lock>
800068b0:	20 86       	sub	r6,8
800068b2:	e0 6a 01 04 	mov	r10,260
800068b6:	6c 18       	ld.w	r8,r6[0x4]
800068b8:	74 2e       	ld.w	lr,r10[0x8]
800068ba:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800068be:	a1 c8       	cbr	r8,0x0
800068c0:	ec 08 00 09 	add	r9,r6,r8
800068c4:	72 1b       	ld.w	r11,r9[0x4]
800068c6:	e0 1b ff fc 	andl	r11,0xfffc
800068ca:	1c 39       	cp.w	r9,lr
800068cc:	c1 e1       	brne	80006908 <_free_r+0x68>
800068ce:	f6 08 00 08 	add	r8,r11,r8
800068d2:	58 0c       	cp.w	r12,0
800068d4:	c0 81       	brne	800068e4 <_free_r+0x44>
800068d6:	6c 09       	ld.w	r9,r6[0x0]
800068d8:	12 16       	sub	r6,r9
800068da:	12 08       	add	r8,r9
800068dc:	6c 3b       	ld.w	r11,r6[0xc]
800068de:	6c 29       	ld.w	r9,r6[0x8]
800068e0:	97 29       	st.w	r11[0x8],r9
800068e2:	93 3b       	st.w	r9[0xc],r11
800068e4:	10 99       	mov	r9,r8
800068e6:	95 26       	st.w	r10[0x8],r6
800068e8:	a1 a9       	sbr	r9,0x0
800068ea:	8d 19       	st.w	r6[0x4],r9
800068ec:	e0 69 05 0c 	mov	r9,1292
800068f0:	72 09       	ld.w	r9,r9[0x0]
800068f2:	12 38       	cp.w	r8,r9
800068f4:	c0 63       	brcs	80006900 <_free_r+0x60>
800068f6:	e0 68 06 30 	mov	r8,1584
800068fa:	0e 9c       	mov	r12,r7
800068fc:	70 0b       	ld.w	r11,r8[0x0]
800068fe:	c8 5f       	rcall	80006808 <_malloc_trim_r>
80006900:	0e 9c       	mov	r12,r7
80006902:	e0 a0 04 bf 	rcall	80007280 <__malloc_unlock>
80006906:	d8 22       	popm	r4-r7,pc
80006908:	93 1b       	st.w	r9[0x4],r11
8000690a:	58 0c       	cp.w	r12,0
8000690c:	c0 30       	breq	80006912 <_free_r+0x72>
8000690e:	30 0c       	mov	r12,0
80006910:	c1 08       	rjmp	80006930 <_free_r+0x90>
80006912:	6c 0e       	ld.w	lr,r6[0x0]
80006914:	f4 c5 ff f8 	sub	r5,r10,-8
80006918:	1c 16       	sub	r6,lr
8000691a:	1c 08       	add	r8,lr
8000691c:	6c 2e       	ld.w	lr,r6[0x8]
8000691e:	0a 3e       	cp.w	lr,r5
80006920:	f9 bc 00 01 	moveq	r12,1
80006924:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80006928:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000692c:	fd f5 1a 03 	st.wne	lr[0xc],r5
80006930:	f2 0b 00 0e 	add	lr,r9,r11
80006934:	7c 1e       	ld.w	lr,lr[0x4]
80006936:	ed be 00 00 	bld	lr,0x0
8000693a:	c1 40       	breq	80006962 <_free_r+0xc2>
8000693c:	16 08       	add	r8,r11
8000693e:	58 0c       	cp.w	r12,0
80006940:	c0 d1       	brne	8000695a <_free_r+0xba>
80006942:	e0 6e 01 04 	mov	lr,260
80006946:	72 2b       	ld.w	r11,r9[0x8]
80006948:	2f 8e       	sub	lr,-8
8000694a:	1c 3b       	cp.w	r11,lr
8000694c:	c0 71       	brne	8000695a <_free_r+0xba>
8000694e:	97 36       	st.w	r11[0xc],r6
80006950:	97 26       	st.w	r11[0x8],r6
80006952:	8d 2b       	st.w	r6[0x8],r11
80006954:	8d 3b       	st.w	r6[0xc],r11
80006956:	30 1c       	mov	r12,1
80006958:	c0 58       	rjmp	80006962 <_free_r+0xc2>
8000695a:	72 2b       	ld.w	r11,r9[0x8]
8000695c:	72 39       	ld.w	r9,r9[0xc]
8000695e:	93 2b       	st.w	r9[0x8],r11
80006960:	97 39       	st.w	r11[0xc],r9
80006962:	10 99       	mov	r9,r8
80006964:	ec 08 09 08 	st.w	r6[r8],r8
80006968:	a1 a9       	sbr	r9,0x0
8000696a:	8d 19       	st.w	r6[0x4],r9
8000696c:	58 0c       	cp.w	r12,0
8000696e:	c5 a1       	brne	80006a22 <_free_r+0x182>
80006970:	e0 48 01 ff 	cp.w	r8,511
80006974:	e0 8b 00 13 	brhi	8000699a <_free_r+0xfa>
80006978:	a3 98       	lsr	r8,0x3
8000697a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000697e:	72 2b       	ld.w	r11,r9[0x8]
80006980:	8d 39       	st.w	r6[0xc],r9
80006982:	8d 2b       	st.w	r6[0x8],r11
80006984:	97 36       	st.w	r11[0xc],r6
80006986:	93 26       	st.w	r9[0x8],r6
80006988:	a3 48       	asr	r8,0x2
8000698a:	74 19       	ld.w	r9,r10[0x4]
8000698c:	30 1b       	mov	r11,1
8000698e:	f6 08 09 48 	lsl	r8,r11,r8
80006992:	f3 e8 10 08 	or	r8,r9,r8
80006996:	95 18       	st.w	r10[0x4],r8
80006998:	c4 58       	rjmp	80006a22 <_free_r+0x182>
8000699a:	f0 0b 16 09 	lsr	r11,r8,0x9
8000699e:	58 4b       	cp.w	r11,4
800069a0:	e0 8b 00 06 	brhi	800069ac <_free_r+0x10c>
800069a4:	f0 0b 16 06 	lsr	r11,r8,0x6
800069a8:	2c 8b       	sub	r11,-56
800069aa:	c2 08       	rjmp	800069ea <_free_r+0x14a>
800069ac:	59 4b       	cp.w	r11,20
800069ae:	e0 8b 00 04 	brhi	800069b6 <_free_r+0x116>
800069b2:	2a 5b       	sub	r11,-91
800069b4:	c1 b8       	rjmp	800069ea <_free_r+0x14a>
800069b6:	e0 4b 00 54 	cp.w	r11,84
800069ba:	e0 8b 00 06 	brhi	800069c6 <_free_r+0x126>
800069be:	f0 0b 16 0c 	lsr	r11,r8,0xc
800069c2:	29 2b       	sub	r11,-110
800069c4:	c1 38       	rjmp	800069ea <_free_r+0x14a>
800069c6:	e0 4b 01 54 	cp.w	r11,340
800069ca:	e0 8b 00 06 	brhi	800069d6 <_free_r+0x136>
800069ce:	f0 0b 16 0f 	lsr	r11,r8,0xf
800069d2:	28 9b       	sub	r11,-119
800069d4:	c0 b8       	rjmp	800069ea <_free_r+0x14a>
800069d6:	e0 4b 05 54 	cp.w	r11,1364
800069da:	e0 88 00 05 	brls	800069e4 <_free_r+0x144>
800069de:	37 eb       	mov	r11,126
800069e0:	c0 58       	rjmp	800069ea <_free_r+0x14a>
800069e2:	d7 03       	nop
800069e4:	f0 0b 16 12 	lsr	r11,r8,0x12
800069e8:	28 4b       	sub	r11,-124
800069ea:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800069ee:	78 29       	ld.w	r9,r12[0x8]
800069f0:	18 39       	cp.w	r9,r12
800069f2:	c0 e1       	brne	80006a0e <_free_r+0x16e>
800069f4:	74 18       	ld.w	r8,r10[0x4]
800069f6:	a3 4b       	asr	r11,0x2
800069f8:	30 1c       	mov	r12,1
800069fa:	f8 0b 09 4b 	lsl	r11,r12,r11
800069fe:	f1 eb 10 0b 	or	r11,r8,r11
80006a02:	12 98       	mov	r8,r9
80006a04:	95 1b       	st.w	r10[0x4],r11
80006a06:	c0 a8       	rjmp	80006a1a <_free_r+0x17a>
80006a08:	72 29       	ld.w	r9,r9[0x8]
80006a0a:	18 39       	cp.w	r9,r12
80006a0c:	c0 60       	breq	80006a18 <_free_r+0x178>
80006a0e:	72 1a       	ld.w	r10,r9[0x4]
80006a10:	e0 1a ff fc 	andl	r10,0xfffc
80006a14:	14 38       	cp.w	r8,r10
80006a16:	cf 93       	brcs	80006a08 <_free_r+0x168>
80006a18:	72 38       	ld.w	r8,r9[0xc]
80006a1a:	8d 38       	st.w	r6[0xc],r8
80006a1c:	8d 29       	st.w	r6[0x8],r9
80006a1e:	93 36       	st.w	r9[0xc],r6
80006a20:	91 26       	st.w	r8[0x8],r6
80006a22:	0e 9c       	mov	r12,r7
80006a24:	e0 a0 04 2e 	rcall	80007280 <__malloc_unlock>
80006a28:	d8 22       	popm	r4-r7,pc
80006a2a:	d7 03       	nop

80006a2c <__sfvwrite_r>:
80006a2c:	d4 31       	pushm	r0-r7,lr
80006a2e:	20 3d       	sub	sp,12
80006a30:	14 94       	mov	r4,r10
80006a32:	18 95       	mov	r5,r12
80006a34:	16 97       	mov	r7,r11
80006a36:	74 28       	ld.w	r8,r10[0x8]
80006a38:	58 08       	cp.w	r8,0
80006a3a:	e0 80 01 45 	breq	80006cc4 <__sfvwrite_r+0x298>
80006a3e:	96 68       	ld.sh	r8,r11[0xc]
80006a40:	ed b8 00 03 	bld	r8,0x3
80006a44:	c0 41       	brne	80006a4c <__sfvwrite_r+0x20>
80006a46:	76 48       	ld.w	r8,r11[0x10]
80006a48:	58 08       	cp.w	r8,0
80006a4a:	c0 c1       	brne	80006a62 <__sfvwrite_r+0x36>
80006a4c:	0e 9b       	mov	r11,r7
80006a4e:	0a 9c       	mov	r12,r5
80006a50:	fe b0 f6 ca 	rcall	800057e4 <__swsetup_r>
80006a54:	c0 70       	breq	80006a62 <__sfvwrite_r+0x36>
80006a56:	8e 68       	ld.sh	r8,r7[0xc]
80006a58:	a7 a8       	sbr	r8,0x6
80006a5a:	ae 68       	st.h	r7[0xc],r8
80006a5c:	30 98       	mov	r8,9
80006a5e:	8b 38       	st.w	r5[0xc],r8
80006a60:	c3 09       	rjmp	80006cc0 <__sfvwrite_r+0x294>
80006a62:	8e 63       	ld.sh	r3,r7[0xc]
80006a64:	68 00       	ld.w	r0,r4[0x0]
80006a66:	06 96       	mov	r6,r3
80006a68:	e2 16 00 02 	andl	r6,0x2,COH
80006a6c:	c2 10       	breq	80006aae <__sfvwrite_r+0x82>
80006a6e:	30 03       	mov	r3,0
80006a70:	e0 62 04 00 	mov	r2,1024
80006a74:	06 96       	mov	r6,r3
80006a76:	c0 48       	rjmp	80006a7e <__sfvwrite_r+0x52>
80006a78:	60 03       	ld.w	r3,r0[0x0]
80006a7a:	60 16       	ld.w	r6,r0[0x4]
80006a7c:	2f 80       	sub	r0,-8
80006a7e:	58 06       	cp.w	r6,0
80006a80:	cf c0       	breq	80006a78 <__sfvwrite_r+0x4c>
80006a82:	e0 46 04 00 	cp.w	r6,1024
80006a86:	ec 09 17 80 	movls	r9,r6
80006a8a:	e4 09 17 b0 	movhi	r9,r2
80006a8e:	06 9a       	mov	r10,r3
80006a90:	6e a8       	ld.w	r8,r7[0x28]
80006a92:	6e 8b       	ld.w	r11,r7[0x20]
80006a94:	0a 9c       	mov	r12,r5
80006a96:	5d 18       	icall	r8
80006a98:	18 16       	sub	r6,r12
80006a9a:	58 0c       	cp.w	r12,0
80006a9c:	e0 8a 01 0f 	brle	80006cba <__sfvwrite_r+0x28e>
80006aa0:	68 28       	ld.w	r8,r4[0x8]
80006aa2:	18 18       	sub	r8,r12
80006aa4:	89 28       	st.w	r4[0x8],r8
80006aa6:	e0 80 01 0f 	breq	80006cc4 <__sfvwrite_r+0x298>
80006aaa:	18 03       	add	r3,r12
80006aac:	ce 9b       	rjmp	80006a7e <__sfvwrite_r+0x52>
80006aae:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80006ab2:	c0 70       	breq	80006ac0 <__sfvwrite_r+0x94>
80006ab4:	50 06       	stdsp	sp[0x0],r6
80006ab6:	0c 93       	mov	r3,r6
80006ab8:	0c 91       	mov	r1,r6
80006aba:	50 15       	stdsp	sp[0x4],r5
80006abc:	08 92       	mov	r2,r4
80006abe:	c9 e8       	rjmp	80006bfa <__sfvwrite_r+0x1ce>
80006ac0:	06 96       	mov	r6,r3
80006ac2:	08 91       	mov	r1,r4
80006ac4:	c0 48       	rjmp	80006acc <__sfvwrite_r+0xa0>
80006ac6:	60 03       	ld.w	r3,r0[0x0]
80006ac8:	60 16       	ld.w	r6,r0[0x4]
80006aca:	2f 80       	sub	r0,-8
80006acc:	58 06       	cp.w	r6,0
80006ace:	cf c0       	breq	80006ac6 <__sfvwrite_r+0x9a>
80006ad0:	8e 68       	ld.sh	r8,r7[0xc]
80006ad2:	6e 24       	ld.w	r4,r7[0x8]
80006ad4:	10 99       	mov	r9,r8
80006ad6:	e2 19 02 00 	andl	r9,0x200,COH
80006ada:	c5 50       	breq	80006b84 <__sfvwrite_r+0x158>
80006adc:	08 36       	cp.w	r6,r4
80006ade:	c4 33       	brcs	80006b64 <__sfvwrite_r+0x138>
80006ae0:	10 99       	mov	r9,r8
80006ae2:	e2 19 04 80 	andl	r9,0x480,COH
80006ae6:	c3 f0       	breq	80006b64 <__sfvwrite_r+0x138>
80006ae8:	6e 4b       	ld.w	r11,r7[0x10]
80006aea:	6e 09       	ld.w	r9,r7[0x0]
80006aec:	16 19       	sub	r9,r11
80006aee:	50 09       	stdsp	sp[0x0],r9
80006af0:	6e 59       	ld.w	r9,r7[0x14]
80006af2:	10 9c       	mov	r12,r8
80006af4:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80006af8:	30 28       	mov	r8,2
80006afa:	f4 08 0c 08 	divs	r8,r10,r8
80006afe:	fa e9 00 04 	st.d	sp[4],r8
80006b02:	10 94       	mov	r4,r8
80006b04:	40 09       	lddsp	r9,sp[0x0]
80006b06:	e2 1c 04 00 	andl	r12,0x400,COH
80006b0a:	2f f9       	sub	r9,-1
80006b0c:	0c 09       	add	r9,r6
80006b0e:	12 38       	cp.w	r8,r9
80006b10:	f2 04 17 30 	movlo	r4,r9
80006b14:	58 0c       	cp.w	r12,0
80006b16:	c1 00       	breq	80006b36 <__sfvwrite_r+0x10a>
80006b18:	08 9b       	mov	r11,r4
80006b1a:	0a 9c       	mov	r12,r5
80006b1c:	c6 8d       	rcall	80006dec <_malloc_r>
80006b1e:	18 92       	mov	r2,r12
80006b20:	c1 40       	breq	80006b48 <__sfvwrite_r+0x11c>
80006b22:	40 0a       	lddsp	r10,sp[0x0]
80006b24:	6e 4b       	ld.w	r11,r7[0x10]
80006b26:	fe b0 e4 79 	rcall	80003418 <memcpy>
80006b2a:	8e 68       	ld.sh	r8,r7[0xc]
80006b2c:	e0 18 fb 7f 	andl	r8,0xfb7f
80006b30:	a7 b8       	sbr	r8,0x7
80006b32:	ae 68       	st.h	r7[0xc],r8
80006b34:	c0 d8       	rjmp	80006b4e <__sfvwrite_r+0x122>
80006b36:	08 9a       	mov	r10,r4
80006b38:	0a 9c       	mov	r12,r5
80006b3a:	e0 a0 06 8f 	rcall	80007858 <_realloc_r>
80006b3e:	18 92       	mov	r2,r12
80006b40:	c0 71       	brne	80006b4e <__sfvwrite_r+0x122>
80006b42:	6e 4b       	ld.w	r11,r7[0x10]
80006b44:	0a 9c       	mov	r12,r5
80006b46:	ca de       	rcall	800068a0 <_free_r>
80006b48:	30 c8       	mov	r8,12
80006b4a:	8b 38       	st.w	r5[0xc],r8
80006b4c:	cb 78       	rjmp	80006cba <__sfvwrite_r+0x28e>
80006b4e:	40 0a       	lddsp	r10,sp[0x0]
80006b50:	40 09       	lddsp	r9,sp[0x0]
80006b52:	e8 0a 01 0a 	sub	r10,r4,r10
80006b56:	e4 09 00 08 	add	r8,r2,r9
80006b5a:	8f 54       	st.w	r7[0x14],r4
80006b5c:	8f 2a       	st.w	r7[0x8],r10
80006b5e:	8f 08       	st.w	r7[0x0],r8
80006b60:	8f 42       	st.w	r7[0x10],r2
80006b62:	0c 94       	mov	r4,r6
80006b64:	08 36       	cp.w	r6,r4
80006b66:	ec 04 17 30 	movlo	r4,r6
80006b6a:	06 9b       	mov	r11,r3
80006b6c:	08 9a       	mov	r10,r4
80006b6e:	6e 0c       	ld.w	r12,r7[0x0]
80006b70:	e0 a0 03 61 	rcall	80007232 <memmove>
80006b74:	6e 08       	ld.w	r8,r7[0x0]
80006b76:	08 08       	add	r8,r4
80006b78:	8f 08       	st.w	r7[0x0],r8
80006b7a:	6e 28       	ld.w	r8,r7[0x8]
80006b7c:	08 18       	sub	r8,r4
80006b7e:	0c 94       	mov	r4,r6
80006b80:	8f 28       	st.w	r7[0x8],r8
80006b82:	c3 08       	rjmp	80006be2 <__sfvwrite_r+0x1b6>
80006b84:	08 36       	cp.w	r6,r4
80006b86:	5f ba       	srhi	r10
80006b88:	6e 0c       	ld.w	r12,r7[0x0]
80006b8a:	6e 48       	ld.w	r8,r7[0x10]
80006b8c:	10 3c       	cp.w	r12,r8
80006b8e:	5f b8       	srhi	r8
80006b90:	f5 e8 00 08 	and	r8,r10,r8
80006b94:	f2 08 18 00 	cp.b	r8,r9
80006b98:	c0 e0       	breq	80006bb4 <__sfvwrite_r+0x188>
80006b9a:	06 9b       	mov	r11,r3
80006b9c:	08 9a       	mov	r10,r4
80006b9e:	e0 a0 03 4a 	rcall	80007232 <memmove>
80006ba2:	6e 08       	ld.w	r8,r7[0x0]
80006ba4:	08 08       	add	r8,r4
80006ba6:	0e 9b       	mov	r11,r7
80006ba8:	8f 08       	st.w	r7[0x0],r8
80006baa:	0a 9c       	mov	r12,r5
80006bac:	fe b0 fd 08 	rcall	800065bc <_fflush_r>
80006bb0:	c1 90       	breq	80006be2 <__sfvwrite_r+0x1b6>
80006bb2:	c8 48       	rjmp	80006cba <__sfvwrite_r+0x28e>
80006bb4:	6e 59       	ld.w	r9,r7[0x14]
80006bb6:	12 36       	cp.w	r6,r9
80006bb8:	c0 a3       	brcs	80006bcc <__sfvwrite_r+0x1a0>
80006bba:	6e a8       	ld.w	r8,r7[0x28]
80006bbc:	06 9a       	mov	r10,r3
80006bbe:	6e 8b       	ld.w	r11,r7[0x20]
80006bc0:	0a 9c       	mov	r12,r5
80006bc2:	5d 18       	icall	r8
80006bc4:	18 94       	mov	r4,r12
80006bc6:	e0 89 00 0e 	brgt	80006be2 <__sfvwrite_r+0x1b6>
80006bca:	c7 88       	rjmp	80006cba <__sfvwrite_r+0x28e>
80006bcc:	0c 9a       	mov	r10,r6
80006bce:	06 9b       	mov	r11,r3
80006bd0:	e0 a0 03 31 	rcall	80007232 <memmove>
80006bd4:	6e 08       	ld.w	r8,r7[0x0]
80006bd6:	0c 08       	add	r8,r6
80006bd8:	0c 94       	mov	r4,r6
80006bda:	8f 08       	st.w	r7[0x0],r8
80006bdc:	6e 28       	ld.w	r8,r7[0x8]
80006bde:	0c 18       	sub	r8,r6
80006be0:	8f 28       	st.w	r7[0x8],r8
80006be2:	62 28       	ld.w	r8,r1[0x8]
80006be4:	08 18       	sub	r8,r4
80006be6:	83 28       	st.w	r1[0x8],r8
80006be8:	c6 e0       	breq	80006cc4 <__sfvwrite_r+0x298>
80006bea:	08 16       	sub	r6,r4
80006bec:	08 03       	add	r3,r4
80006bee:	c6 fb       	rjmp	80006acc <__sfvwrite_r+0xa0>
80006bf0:	60 03       	ld.w	r3,r0[0x0]
80006bf2:	60 11       	ld.w	r1,r0[0x4]
80006bf4:	30 08       	mov	r8,0
80006bf6:	2f 80       	sub	r0,-8
80006bf8:	50 08       	stdsp	sp[0x0],r8
80006bfa:	58 01       	cp.w	r1,0
80006bfc:	cf a0       	breq	80006bf0 <__sfvwrite_r+0x1c4>
80006bfe:	40 0a       	lddsp	r10,sp[0x0]
80006c00:	58 0a       	cp.w	r10,0
80006c02:	c1 51       	brne	80006c2c <__sfvwrite_r+0x200>
80006c04:	e2 c6 ff ff 	sub	r6,r1,-1
80006c08:	02 9a       	mov	r10,r1
80006c0a:	30 ab       	mov	r11,10
80006c0c:	06 9c       	mov	r12,r3
80006c0e:	e0 a0 03 07 	rcall	8000721c <memchr>
80006c12:	f8 c8 ff ff 	sub	r8,r12,-1
80006c16:	58 0c       	cp.w	r12,0
80006c18:	f1 d3 e1 16 	subne	r6,r8,r3
80006c1c:	f9 b9 01 01 	movne	r9,1
80006c20:	fb f9 1a 00 	st.wne	sp[0x0],r9
80006c24:	f9 b8 00 01 	moveq	r8,1
80006c28:	fb f8 0a 00 	st.weq	sp[0x0],r8
80006c2c:	02 36       	cp.w	r6,r1
80006c2e:	ec 04 17 80 	movls	r4,r6
80006c32:	e2 04 17 b0 	movhi	r4,r1
80006c36:	6e 59       	ld.w	r9,r7[0x14]
80006c38:	6e 25       	ld.w	r5,r7[0x8]
80006c3a:	f2 05 00 05 	add	r5,r9,r5
80006c3e:	0a 34       	cp.w	r4,r5
80006c40:	5f 9a       	srgt	r10
80006c42:	6e 0c       	ld.w	r12,r7[0x0]
80006c44:	6e 48       	ld.w	r8,r7[0x10]
80006c46:	10 3c       	cp.w	r12,r8
80006c48:	5f b8       	srhi	r8
80006c4a:	f5 e8 00 08 	and	r8,r10,r8
80006c4e:	30 0a       	mov	r10,0
80006c50:	f4 08 18 00 	cp.b	r8,r10
80006c54:	c0 e0       	breq	80006c70 <__sfvwrite_r+0x244>
80006c56:	06 9b       	mov	r11,r3
80006c58:	0a 9a       	mov	r10,r5
80006c5a:	e0 a0 02 ec 	rcall	80007232 <memmove>
80006c5e:	6e 08       	ld.w	r8,r7[0x0]
80006c60:	0a 08       	add	r8,r5
80006c62:	0e 9b       	mov	r11,r7
80006c64:	8f 08       	st.w	r7[0x0],r8
80006c66:	40 1c       	lddsp	r12,sp[0x4]
80006c68:	fe b0 fc aa 	rcall	800065bc <_fflush_r>
80006c6c:	c1 80       	breq	80006c9c <__sfvwrite_r+0x270>
80006c6e:	c2 68       	rjmp	80006cba <__sfvwrite_r+0x28e>
80006c70:	12 34       	cp.w	r4,r9
80006c72:	c0 a5       	brlt	80006c86 <__sfvwrite_r+0x25a>
80006c74:	6e a8       	ld.w	r8,r7[0x28]
80006c76:	06 9a       	mov	r10,r3
80006c78:	6e 8b       	ld.w	r11,r7[0x20]
80006c7a:	40 1c       	lddsp	r12,sp[0x4]
80006c7c:	5d 18       	icall	r8
80006c7e:	18 95       	mov	r5,r12
80006c80:	e0 89 00 0e 	brgt	80006c9c <__sfvwrite_r+0x270>
80006c84:	c1 b8       	rjmp	80006cba <__sfvwrite_r+0x28e>
80006c86:	08 9a       	mov	r10,r4
80006c88:	06 9b       	mov	r11,r3
80006c8a:	e0 a0 02 d4 	rcall	80007232 <memmove>
80006c8e:	6e 08       	ld.w	r8,r7[0x0]
80006c90:	08 08       	add	r8,r4
80006c92:	08 95       	mov	r5,r4
80006c94:	8f 08       	st.w	r7[0x0],r8
80006c96:	6e 28       	ld.w	r8,r7[0x8]
80006c98:	08 18       	sub	r8,r4
80006c9a:	8f 28       	st.w	r7[0x8],r8
80006c9c:	0a 16       	sub	r6,r5
80006c9e:	c0 71       	brne	80006cac <__sfvwrite_r+0x280>
80006ca0:	0e 9b       	mov	r11,r7
80006ca2:	40 1c       	lddsp	r12,sp[0x4]
80006ca4:	fe b0 fc 8c 	rcall	800065bc <_fflush_r>
80006ca8:	c0 91       	brne	80006cba <__sfvwrite_r+0x28e>
80006caa:	50 06       	stdsp	sp[0x0],r6
80006cac:	64 28       	ld.w	r8,r2[0x8]
80006cae:	0a 18       	sub	r8,r5
80006cb0:	85 28       	st.w	r2[0x8],r8
80006cb2:	c0 90       	breq	80006cc4 <__sfvwrite_r+0x298>
80006cb4:	0a 11       	sub	r1,r5
80006cb6:	0a 03       	add	r3,r5
80006cb8:	ca 1b       	rjmp	80006bfa <__sfvwrite_r+0x1ce>
80006cba:	8e 68       	ld.sh	r8,r7[0xc]
80006cbc:	a7 a8       	sbr	r8,0x6
80006cbe:	ae 68       	st.h	r7[0xc],r8
80006cc0:	3f fc       	mov	r12,-1
80006cc2:	c0 28       	rjmp	80006cc6 <__sfvwrite_r+0x29a>
80006cc4:	30 0c       	mov	r12,0
80006cc6:	2f dd       	sub	sp,-12
80006cc8:	d8 32       	popm	r0-r7,pc
80006cca:	d7 03       	nop

80006ccc <_fwalk>:
80006ccc:	d4 31       	pushm	r0-r7,lr
80006cce:	30 05       	mov	r5,0
80006cd0:	16 91       	mov	r1,r11
80006cd2:	f8 c7 ff 28 	sub	r7,r12,-216
80006cd6:	0a 92       	mov	r2,r5
80006cd8:	fe b0 fc f8 	rcall	800066c8 <__sfp_lock_acquire>
80006cdc:	3f f3       	mov	r3,-1
80006cde:	c1 68       	rjmp	80006d0a <_fwalk+0x3e>
80006ce0:	6e 26       	ld.w	r6,r7[0x8]
80006ce2:	6e 14       	ld.w	r4,r7[0x4]
80006ce4:	2f 46       	sub	r6,-12
80006ce6:	c0 c8       	rjmp	80006cfe <_fwalk+0x32>
80006ce8:	8c 08       	ld.sh	r8,r6[0x0]
80006cea:	e4 08 19 00 	cp.h	r8,r2
80006cee:	c0 70       	breq	80006cfc <_fwalk+0x30>
80006cf0:	8c 18       	ld.sh	r8,r6[0x2]
80006cf2:	e6 08 19 00 	cp.h	r8,r3
80006cf6:	c0 30       	breq	80006cfc <_fwalk+0x30>
80006cf8:	5d 11       	icall	r1
80006cfa:	18 45       	or	r5,r12
80006cfc:	2a 46       	sub	r6,-92
80006cfe:	20 14       	sub	r4,1
80006d00:	ec cc 00 0c 	sub	r12,r6,12
80006d04:	58 04       	cp.w	r4,0
80006d06:	cf 14       	brge	80006ce8 <_fwalk+0x1c>
80006d08:	6e 07       	ld.w	r7,r7[0x0]
80006d0a:	58 07       	cp.w	r7,0
80006d0c:	ce a1       	brne	80006ce0 <_fwalk+0x14>
80006d0e:	fe b0 fc de 	rcall	800066ca <__sfp_lock_release>
80006d12:	0a 9c       	mov	r12,r5
80006d14:	d8 32       	popm	r0-r7,pc
80006d16:	d7 03       	nop

80006d18 <_localeconv_r>:
80006d18:	fe cc d7 10 	sub	r12,pc,-10480
80006d1c:	5e fc       	retal	r12
80006d1e:	d7 03       	nop

80006d20 <__smakebuf_r>:
80006d20:	d4 21       	pushm	r4-r7,lr
80006d22:	20 fd       	sub	sp,60
80006d24:	96 68       	ld.sh	r8,r11[0xc]
80006d26:	16 97       	mov	r7,r11
80006d28:	18 96       	mov	r6,r12
80006d2a:	e2 18 00 02 	andl	r8,0x2,COH
80006d2e:	c3 c1       	brne	80006da6 <__smakebuf_r+0x86>
80006d30:	96 7b       	ld.sh	r11,r11[0xe]
80006d32:	f0 0b 19 00 	cp.h	r11,r8
80006d36:	c0 55       	brlt	80006d40 <__smakebuf_r+0x20>
80006d38:	1a 9a       	mov	r10,sp
80006d3a:	e0 a0 08 9d 	rcall	80007e74 <_fstat_r>
80006d3e:	c0 f4       	brge	80006d5c <__smakebuf_r+0x3c>
80006d40:	8e 65       	ld.sh	r5,r7[0xc]
80006d42:	0a 98       	mov	r8,r5
80006d44:	ab b8       	sbr	r8,0xb
80006d46:	e2 15 00 80 	andl	r5,0x80,COH
80006d4a:	ae 68       	st.h	r7[0xc],r8
80006d4c:	30 04       	mov	r4,0
80006d4e:	e0 68 04 00 	mov	r8,1024
80006d52:	f9 b5 01 40 	movne	r5,64
80006d56:	f0 05 17 00 	moveq	r5,r8
80006d5a:	c1 c8       	rjmp	80006d92 <__smakebuf_r+0x72>
80006d5c:	40 18       	lddsp	r8,sp[0x4]
80006d5e:	e2 18 f0 00 	andl	r8,0xf000,COH
80006d62:	e0 48 20 00 	cp.w	r8,8192
80006d66:	5f 04       	sreq	r4
80006d68:	e0 48 80 00 	cp.w	r8,32768
80006d6c:	c0 e1       	brne	80006d88 <__smakebuf_r+0x68>
80006d6e:	6e b9       	ld.w	r9,r7[0x2c]
80006d70:	fe c8 f1 e8 	sub	r8,pc,-3608
80006d74:	10 39       	cp.w	r9,r8
80006d76:	c0 91       	brne	80006d88 <__smakebuf_r+0x68>
80006d78:	8e 68       	ld.sh	r8,r7[0xc]
80006d7a:	e0 65 04 00 	mov	r5,1024
80006d7e:	ab a8       	sbr	r8,0xa
80006d80:	ef 45 00 50 	st.w	r7[80],r5
80006d84:	ae 68       	st.h	r7[0xc],r8
80006d86:	c0 68       	rjmp	80006d92 <__smakebuf_r+0x72>
80006d88:	8e 68       	ld.sh	r8,r7[0xc]
80006d8a:	e0 65 04 00 	mov	r5,1024
80006d8e:	ab b8       	sbr	r8,0xb
80006d90:	ae 68       	st.h	r7[0xc],r8
80006d92:	0a 9b       	mov	r11,r5
80006d94:	0c 9c       	mov	r12,r6
80006d96:	c2 bc       	rcall	80006dec <_malloc_r>
80006d98:	8e 68       	ld.sh	r8,r7[0xc]
80006d9a:	c0 d1       	brne	80006db4 <__smakebuf_r+0x94>
80006d9c:	ed b8 00 09 	bld	r8,0x9
80006da0:	c1 b0       	breq	80006dd6 <__smakebuf_r+0xb6>
80006da2:	a1 b8       	sbr	r8,0x1
80006da4:	ae 68       	st.h	r7[0xc],r8
80006da6:	ee c8 ff b9 	sub	r8,r7,-71
80006daa:	8f 48       	st.w	r7[0x10],r8
80006dac:	8f 08       	st.w	r7[0x0],r8
80006dae:	30 18       	mov	r8,1
80006db0:	8f 58       	st.w	r7[0x14],r8
80006db2:	c1 28       	rjmp	80006dd6 <__smakebuf_r+0xb6>
80006db4:	a7 b8       	sbr	r8,0x7
80006db6:	8f 4c       	st.w	r7[0x10],r12
80006db8:	ae 68       	st.h	r7[0xc],r8
80006dba:	8f 55       	st.w	r7[0x14],r5
80006dbc:	fe c8 06 f0 	sub	r8,pc,1776
80006dc0:	8f 0c       	st.w	r7[0x0],r12
80006dc2:	8d a8       	st.w	r6[0x28],r8
80006dc4:	58 04       	cp.w	r4,0
80006dc6:	c0 80       	breq	80006dd6 <__smakebuf_r+0xb6>
80006dc8:	8e 7c       	ld.sh	r12,r7[0xe]
80006dca:	e0 a0 07 47 	rcall	80007c58 <isatty>
80006dce:	c0 40       	breq	80006dd6 <__smakebuf_r+0xb6>
80006dd0:	8e 68       	ld.sh	r8,r7[0xc]
80006dd2:	a1 a8       	sbr	r8,0x0
80006dd4:	ae 68       	st.h	r7[0xc],r8
80006dd6:	2f 1d       	sub	sp,-60
80006dd8:	d8 22       	popm	r4-r7,pc
80006dda:	d7 03       	nop

80006ddc <malloc>:
80006ddc:	d4 01       	pushm	lr
80006dde:	e0 68 01 00 	mov	r8,256
80006de2:	18 9b       	mov	r11,r12
80006de4:	70 0c       	ld.w	r12,r8[0x0]
80006de6:	c0 3c       	rcall	80006dec <_malloc_r>
80006de8:	d8 02       	popm	pc
80006dea:	d7 03       	nop

80006dec <_malloc_r>:
80006dec:	d4 31       	pushm	r0-r7,lr
80006dee:	f6 c8 ff f5 	sub	r8,r11,-11
80006df2:	18 95       	mov	r5,r12
80006df4:	10 97       	mov	r7,r8
80006df6:	e0 17 ff f8 	andl	r7,0xfff8
80006dfa:	59 68       	cp.w	r8,22
80006dfc:	f9 b7 08 10 	movls	r7,16
80006e00:	16 37       	cp.w	r7,r11
80006e02:	5f 38       	srlo	r8
80006e04:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80006e08:	c0 50       	breq	80006e12 <_malloc_r+0x26>
80006e0a:	30 c8       	mov	r8,12
80006e0c:	99 38       	st.w	r12[0xc],r8
80006e0e:	e0 8f 01 f7 	bral	800071fc <_malloc_r+0x410>
80006e12:	e0 a0 02 36 	rcall	8000727e <__malloc_lock>
80006e16:	e0 47 01 f7 	cp.w	r7,503
80006e1a:	e0 8b 00 1d 	brhi	80006e54 <_malloc_r+0x68>
80006e1e:	ee 03 16 03 	lsr	r3,r7,0x3
80006e22:	e0 68 01 04 	mov	r8,260
80006e26:	f0 03 00 38 	add	r8,r8,r3<<0x3
80006e2a:	70 36       	ld.w	r6,r8[0xc]
80006e2c:	10 36       	cp.w	r6,r8
80006e2e:	c0 61       	brne	80006e3a <_malloc_r+0x4e>
80006e30:	ec c8 ff f8 	sub	r8,r6,-8
80006e34:	70 36       	ld.w	r6,r8[0xc]
80006e36:	10 36       	cp.w	r6,r8
80006e38:	c0 c0       	breq	80006e50 <_malloc_r+0x64>
80006e3a:	6c 18       	ld.w	r8,r6[0x4]
80006e3c:	e0 18 ff fc 	andl	r8,0xfffc
80006e40:	6c 3a       	ld.w	r10,r6[0xc]
80006e42:	ec 08 00 09 	add	r9,r6,r8
80006e46:	0a 9c       	mov	r12,r5
80006e48:	6c 28       	ld.w	r8,r6[0x8]
80006e4a:	95 28       	st.w	r10[0x8],r8
80006e4c:	91 3a       	st.w	r8[0xc],r10
80006e4e:	c4 78       	rjmp	80006edc <_malloc_r+0xf0>
80006e50:	2f e3       	sub	r3,-2
80006e52:	c4 d8       	rjmp	80006eec <_malloc_r+0x100>
80006e54:	ee 03 16 09 	lsr	r3,r7,0x9
80006e58:	c0 41       	brne	80006e60 <_malloc_r+0x74>
80006e5a:	ee 03 16 03 	lsr	r3,r7,0x3
80006e5e:	c2 68       	rjmp	80006eaa <_malloc_r+0xbe>
80006e60:	58 43       	cp.w	r3,4
80006e62:	e0 8b 00 06 	brhi	80006e6e <_malloc_r+0x82>
80006e66:	ee 03 16 06 	lsr	r3,r7,0x6
80006e6a:	2c 83       	sub	r3,-56
80006e6c:	c1 f8       	rjmp	80006eaa <_malloc_r+0xbe>
80006e6e:	59 43       	cp.w	r3,20
80006e70:	e0 8b 00 04 	brhi	80006e78 <_malloc_r+0x8c>
80006e74:	2a 53       	sub	r3,-91
80006e76:	c1 a8       	rjmp	80006eaa <_malloc_r+0xbe>
80006e78:	e0 43 00 54 	cp.w	r3,84
80006e7c:	e0 8b 00 06 	brhi	80006e88 <_malloc_r+0x9c>
80006e80:	ee 03 16 0c 	lsr	r3,r7,0xc
80006e84:	29 23       	sub	r3,-110
80006e86:	c1 28       	rjmp	80006eaa <_malloc_r+0xbe>
80006e88:	e0 43 01 54 	cp.w	r3,340
80006e8c:	e0 8b 00 06 	brhi	80006e98 <_malloc_r+0xac>
80006e90:	ee 03 16 0f 	lsr	r3,r7,0xf
80006e94:	28 93       	sub	r3,-119
80006e96:	c0 a8       	rjmp	80006eaa <_malloc_r+0xbe>
80006e98:	e0 43 05 54 	cp.w	r3,1364
80006e9c:	e0 88 00 04 	brls	80006ea4 <_malloc_r+0xb8>
80006ea0:	37 e3       	mov	r3,126
80006ea2:	c0 48       	rjmp	80006eaa <_malloc_r+0xbe>
80006ea4:	ee 03 16 12 	lsr	r3,r7,0x12
80006ea8:	28 43       	sub	r3,-124
80006eaa:	e0 6a 01 04 	mov	r10,260
80006eae:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80006eb2:	74 36       	ld.w	r6,r10[0xc]
80006eb4:	c1 98       	rjmp	80006ee6 <_malloc_r+0xfa>
80006eb6:	6c 19       	ld.w	r9,r6[0x4]
80006eb8:	e0 19 ff fc 	andl	r9,0xfffc
80006ebc:	f2 07 01 0b 	sub	r11,r9,r7
80006ec0:	58 fb       	cp.w	r11,15
80006ec2:	e0 8a 00 04 	brle	80006eca <_malloc_r+0xde>
80006ec6:	20 13       	sub	r3,1
80006ec8:	c1 18       	rjmp	80006eea <_malloc_r+0xfe>
80006eca:	6c 38       	ld.w	r8,r6[0xc]
80006ecc:	58 0b       	cp.w	r11,0
80006ece:	c0 b5       	brlt	80006ee4 <_malloc_r+0xf8>
80006ed0:	6c 2a       	ld.w	r10,r6[0x8]
80006ed2:	ec 09 00 09 	add	r9,r6,r9
80006ed6:	0a 9c       	mov	r12,r5
80006ed8:	91 2a       	st.w	r8[0x8],r10
80006eda:	95 38       	st.w	r10[0xc],r8
80006edc:	72 18       	ld.w	r8,r9[0x4]
80006ede:	a1 a8       	sbr	r8,0x0
80006ee0:	93 18       	st.w	r9[0x4],r8
80006ee2:	cb c8       	rjmp	8000705a <_malloc_r+0x26e>
80006ee4:	10 96       	mov	r6,r8
80006ee6:	14 36       	cp.w	r6,r10
80006ee8:	ce 71       	brne	80006eb6 <_malloc_r+0xca>
80006eea:	2f f3       	sub	r3,-1
80006eec:	e0 6a 01 04 	mov	r10,260
80006ef0:	f4 cc ff f8 	sub	r12,r10,-8
80006ef4:	78 26       	ld.w	r6,r12[0x8]
80006ef6:	18 36       	cp.w	r6,r12
80006ef8:	c6 c0       	breq	80006fd0 <_malloc_r+0x1e4>
80006efa:	6c 19       	ld.w	r9,r6[0x4]
80006efc:	e0 19 ff fc 	andl	r9,0xfffc
80006f00:	f2 07 01 08 	sub	r8,r9,r7
80006f04:	58 f8       	cp.w	r8,15
80006f06:	e0 89 00 8f 	brgt	80007024 <_malloc_r+0x238>
80006f0a:	99 3c       	st.w	r12[0xc],r12
80006f0c:	99 2c       	st.w	r12[0x8],r12
80006f0e:	58 08       	cp.w	r8,0
80006f10:	c0 55       	brlt	80006f1a <_malloc_r+0x12e>
80006f12:	ec 09 00 09 	add	r9,r6,r9
80006f16:	0a 9c       	mov	r12,r5
80006f18:	ce 2b       	rjmp	80006edc <_malloc_r+0xf0>
80006f1a:	e0 49 01 ff 	cp.w	r9,511
80006f1e:	e0 8b 00 13 	brhi	80006f44 <_malloc_r+0x158>
80006f22:	a3 99       	lsr	r9,0x3
80006f24:	f4 09 00 38 	add	r8,r10,r9<<0x3
80006f28:	70 2b       	ld.w	r11,r8[0x8]
80006f2a:	8d 38       	st.w	r6[0xc],r8
80006f2c:	8d 2b       	st.w	r6[0x8],r11
80006f2e:	97 36       	st.w	r11[0xc],r6
80006f30:	91 26       	st.w	r8[0x8],r6
80006f32:	a3 49       	asr	r9,0x2
80006f34:	74 18       	ld.w	r8,r10[0x4]
80006f36:	30 1b       	mov	r11,1
80006f38:	f6 09 09 49 	lsl	r9,r11,r9
80006f3c:	f1 e9 10 09 	or	r9,r8,r9
80006f40:	95 19       	st.w	r10[0x4],r9
80006f42:	c4 78       	rjmp	80006fd0 <_malloc_r+0x1e4>
80006f44:	f2 0a 16 09 	lsr	r10,r9,0x9
80006f48:	58 4a       	cp.w	r10,4
80006f4a:	e0 8b 00 07 	brhi	80006f58 <_malloc_r+0x16c>
80006f4e:	f2 0a 16 06 	lsr	r10,r9,0x6
80006f52:	2c 8a       	sub	r10,-56
80006f54:	c2 08       	rjmp	80006f94 <_malloc_r+0x1a8>
80006f56:	d7 03       	nop
80006f58:	59 4a       	cp.w	r10,20
80006f5a:	e0 8b 00 04 	brhi	80006f62 <_malloc_r+0x176>
80006f5e:	2a 5a       	sub	r10,-91
80006f60:	c1 a8       	rjmp	80006f94 <_malloc_r+0x1a8>
80006f62:	e0 4a 00 54 	cp.w	r10,84
80006f66:	e0 8b 00 06 	brhi	80006f72 <_malloc_r+0x186>
80006f6a:	f2 0a 16 0c 	lsr	r10,r9,0xc
80006f6e:	29 2a       	sub	r10,-110
80006f70:	c1 28       	rjmp	80006f94 <_malloc_r+0x1a8>
80006f72:	e0 4a 01 54 	cp.w	r10,340
80006f76:	e0 8b 00 06 	brhi	80006f82 <_malloc_r+0x196>
80006f7a:	f2 0a 16 0f 	lsr	r10,r9,0xf
80006f7e:	28 9a       	sub	r10,-119
80006f80:	c0 a8       	rjmp	80006f94 <_malloc_r+0x1a8>
80006f82:	e0 4a 05 54 	cp.w	r10,1364
80006f86:	e0 88 00 04 	brls	80006f8e <_malloc_r+0x1a2>
80006f8a:	37 ea       	mov	r10,126
80006f8c:	c0 48       	rjmp	80006f94 <_malloc_r+0x1a8>
80006f8e:	f2 0a 16 12 	lsr	r10,r9,0x12
80006f92:	28 4a       	sub	r10,-124
80006f94:	e0 6b 01 04 	mov	r11,260
80006f98:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80006f9c:	68 28       	ld.w	r8,r4[0x8]
80006f9e:	08 38       	cp.w	r8,r4
80006fa0:	c0 e1       	brne	80006fbc <_malloc_r+0x1d0>
80006fa2:	76 19       	ld.w	r9,r11[0x4]
80006fa4:	a3 4a       	asr	r10,0x2
80006fa6:	30 1e       	mov	lr,1
80006fa8:	fc 0a 09 4a 	lsl	r10,lr,r10
80006fac:	f3 ea 10 0a 	or	r10,r9,r10
80006fb0:	10 99       	mov	r9,r8
80006fb2:	97 1a       	st.w	r11[0x4],r10
80006fb4:	c0 a8       	rjmp	80006fc8 <_malloc_r+0x1dc>
80006fb6:	70 28       	ld.w	r8,r8[0x8]
80006fb8:	08 38       	cp.w	r8,r4
80006fba:	c0 60       	breq	80006fc6 <_malloc_r+0x1da>
80006fbc:	70 1a       	ld.w	r10,r8[0x4]
80006fbe:	e0 1a ff fc 	andl	r10,0xfffc
80006fc2:	14 39       	cp.w	r9,r10
80006fc4:	cf 93       	brcs	80006fb6 <_malloc_r+0x1ca>
80006fc6:	70 39       	ld.w	r9,r8[0xc]
80006fc8:	8d 39       	st.w	r6[0xc],r9
80006fca:	8d 28       	st.w	r6[0x8],r8
80006fcc:	91 36       	st.w	r8[0xc],r6
80006fce:	93 26       	st.w	r9[0x8],r6
80006fd0:	e6 08 14 02 	asr	r8,r3,0x2
80006fd4:	30 1b       	mov	r11,1
80006fd6:	e0 64 01 04 	mov	r4,260
80006fda:	f6 08 09 4b 	lsl	r11,r11,r8
80006fde:	68 18       	ld.w	r8,r4[0x4]
80006fe0:	10 3b       	cp.w	r11,r8
80006fe2:	e0 8b 00 69 	brhi	800070b4 <_malloc_r+0x2c8>
80006fe6:	f7 e8 00 09 	and	r9,r11,r8
80006fea:	c0 b1       	brne	80007000 <_malloc_r+0x214>
80006fec:	e0 13 ff fc 	andl	r3,0xfffc
80006ff0:	a1 7b       	lsl	r11,0x1
80006ff2:	2f c3       	sub	r3,-4
80006ff4:	c0 38       	rjmp	80006ffa <_malloc_r+0x20e>
80006ff6:	2f c3       	sub	r3,-4
80006ff8:	a1 7b       	lsl	r11,0x1
80006ffa:	f7 e8 00 09 	and	r9,r11,r8
80006ffe:	cf c0       	breq	80006ff6 <_malloc_r+0x20a>
80007000:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007004:	06 92       	mov	r2,r3
80007006:	1c 91       	mov	r1,lr
80007008:	62 36       	ld.w	r6,r1[0xc]
8000700a:	c2 d8       	rjmp	80007064 <_malloc_r+0x278>
8000700c:	6c 1a       	ld.w	r10,r6[0x4]
8000700e:	e0 1a ff fc 	andl	r10,0xfffc
80007012:	f4 07 01 08 	sub	r8,r10,r7
80007016:	58 f8       	cp.w	r8,15
80007018:	e0 8a 00 15 	brle	80007042 <_malloc_r+0x256>
8000701c:	6c 3a       	ld.w	r10,r6[0xc]
8000701e:	6c 29       	ld.w	r9,r6[0x8]
80007020:	95 29       	st.w	r10[0x8],r9
80007022:	93 3a       	st.w	r9[0xc],r10
80007024:	0e 99       	mov	r9,r7
80007026:	ec 07 00 07 	add	r7,r6,r7
8000702a:	a1 a9       	sbr	r9,0x0
8000702c:	99 37       	st.w	r12[0xc],r7
8000702e:	99 27       	st.w	r12[0x8],r7
80007030:	8d 19       	st.w	r6[0x4],r9
80007032:	ee 08 09 08 	st.w	r7[r8],r8
80007036:	8f 2c       	st.w	r7[0x8],r12
80007038:	8f 3c       	st.w	r7[0xc],r12
8000703a:	a1 a8       	sbr	r8,0x0
8000703c:	0a 9c       	mov	r12,r5
8000703e:	8f 18       	st.w	r7[0x4],r8
80007040:	c0 d8       	rjmp	8000705a <_malloc_r+0x26e>
80007042:	6c 39       	ld.w	r9,r6[0xc]
80007044:	58 08       	cp.w	r8,0
80007046:	c0 e5       	brlt	80007062 <_malloc_r+0x276>
80007048:	ec 0a 00 0a 	add	r10,r6,r10
8000704c:	74 18       	ld.w	r8,r10[0x4]
8000704e:	a1 a8       	sbr	r8,0x0
80007050:	0a 9c       	mov	r12,r5
80007052:	95 18       	st.w	r10[0x4],r8
80007054:	6c 28       	ld.w	r8,r6[0x8]
80007056:	93 28       	st.w	r9[0x8],r8
80007058:	91 39       	st.w	r8[0xc],r9
8000705a:	c1 3d       	rcall	80007280 <__malloc_unlock>
8000705c:	ec cc ff f8 	sub	r12,r6,-8
80007060:	d8 32       	popm	r0-r7,pc
80007062:	12 96       	mov	r6,r9
80007064:	02 36       	cp.w	r6,r1
80007066:	cd 31       	brne	8000700c <_malloc_r+0x220>
80007068:	2f f2       	sub	r2,-1
8000706a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000706e:	c0 30       	breq	80007074 <_malloc_r+0x288>
80007070:	2f 81       	sub	r1,-8
80007072:	cc bb       	rjmp	80007008 <_malloc_r+0x21c>
80007074:	1c 98       	mov	r8,lr
80007076:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000707a:	c0 81       	brne	8000708a <_malloc_r+0x29e>
8000707c:	68 19       	ld.w	r9,r4[0x4]
8000707e:	f6 08 11 ff 	rsub	r8,r11,-1
80007082:	f3 e8 00 08 	and	r8,r9,r8
80007086:	89 18       	st.w	r4[0x4],r8
80007088:	c0 78       	rjmp	80007096 <_malloc_r+0x2aa>
8000708a:	f0 c9 00 08 	sub	r9,r8,8
8000708e:	20 13       	sub	r3,1
80007090:	70 08       	ld.w	r8,r8[0x0]
80007092:	12 38       	cp.w	r8,r9
80007094:	cf 10       	breq	80007076 <_malloc_r+0x28a>
80007096:	a1 7b       	lsl	r11,0x1
80007098:	68 18       	ld.w	r8,r4[0x4]
8000709a:	10 3b       	cp.w	r11,r8
8000709c:	e0 8b 00 0c 	brhi	800070b4 <_malloc_r+0x2c8>
800070a0:	58 0b       	cp.w	r11,0
800070a2:	c0 90       	breq	800070b4 <_malloc_r+0x2c8>
800070a4:	04 93       	mov	r3,r2
800070a6:	c0 38       	rjmp	800070ac <_malloc_r+0x2c0>
800070a8:	2f c3       	sub	r3,-4
800070aa:	a1 7b       	lsl	r11,0x1
800070ac:	f7 e8 00 09 	and	r9,r11,r8
800070b0:	ca 81       	brne	80007000 <_malloc_r+0x214>
800070b2:	cf bb       	rjmp	800070a8 <_malloc_r+0x2bc>
800070b4:	68 23       	ld.w	r3,r4[0x8]
800070b6:	66 12       	ld.w	r2,r3[0x4]
800070b8:	e0 12 ff fc 	andl	r2,0xfffc
800070bc:	0e 32       	cp.w	r2,r7
800070be:	5f 39       	srlo	r9
800070c0:	e4 07 01 08 	sub	r8,r2,r7
800070c4:	58 f8       	cp.w	r8,15
800070c6:	5f aa       	srle	r10
800070c8:	f5 e9 10 09 	or	r9,r10,r9
800070cc:	e0 80 00 9a 	breq	80007200 <_malloc_r+0x414>
800070d0:	e0 68 06 30 	mov	r8,1584
800070d4:	70 01       	ld.w	r1,r8[0x0]
800070d6:	e0 68 05 10 	mov	r8,1296
800070da:	2f 01       	sub	r1,-16
800070dc:	70 08       	ld.w	r8,r8[0x0]
800070de:	0e 01       	add	r1,r7
800070e0:	5b f8       	cp.w	r8,-1
800070e2:	c0 40       	breq	800070ea <_malloc_r+0x2fe>
800070e4:	28 11       	sub	r1,-127
800070e6:	e0 11 ff 80 	andl	r1,0xff80
800070ea:	02 9b       	mov	r11,r1
800070ec:	0a 9c       	mov	r12,r5
800070ee:	e0 a0 05 39 	rcall	80007b60 <_sbrk_r>
800070f2:	18 96       	mov	r6,r12
800070f4:	5b fc       	cp.w	r12,-1
800070f6:	c7 50       	breq	800071e0 <_malloc_r+0x3f4>
800070f8:	e6 02 00 08 	add	r8,r3,r2
800070fc:	10 3c       	cp.w	r12,r8
800070fe:	c0 32       	brcc	80007104 <_malloc_r+0x318>
80007100:	08 33       	cp.w	r3,r4
80007102:	c6 f1       	brne	800071e0 <_malloc_r+0x3f4>
80007104:	e0 6a 06 34 	mov	r10,1588
80007108:	74 09       	ld.w	r9,r10[0x0]
8000710a:	e2 09 00 09 	add	r9,r1,r9
8000710e:	95 09       	st.w	r10[0x0],r9
80007110:	10 36       	cp.w	r6,r8
80007112:	c0 a1       	brne	80007126 <_malloc_r+0x33a>
80007114:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007118:	c0 71       	brne	80007126 <_malloc_r+0x33a>
8000711a:	e2 02 00 02 	add	r2,r1,r2
8000711e:	68 28       	ld.w	r8,r4[0x8]
80007120:	a1 a2       	sbr	r2,0x0
80007122:	91 12       	st.w	r8[0x4],r2
80007124:	c4 f8       	rjmp	800071c2 <_malloc_r+0x3d6>
80007126:	e0 6a 05 10 	mov	r10,1296
8000712a:	74 0b       	ld.w	r11,r10[0x0]
8000712c:	5b fb       	cp.w	r11,-1
8000712e:	c0 31       	brne	80007134 <_malloc_r+0x348>
80007130:	95 06       	st.w	r10[0x0],r6
80007132:	c0 78       	rjmp	80007140 <_malloc_r+0x354>
80007134:	ec 09 00 09 	add	r9,r6,r9
80007138:	e0 6a 06 34 	mov	r10,1588
8000713c:	10 19       	sub	r9,r8
8000713e:	95 09       	st.w	r10[0x0],r9
80007140:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007144:	f0 09 11 08 	rsub	r9,r8,8
80007148:	58 08       	cp.w	r8,0
8000714a:	f2 08 17 10 	movne	r8,r9
8000714e:	ed d8 e1 06 	addne	r6,r6,r8
80007152:	28 08       	sub	r8,-128
80007154:	ec 01 00 01 	add	r1,r6,r1
80007158:	0a 9c       	mov	r12,r5
8000715a:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000715e:	f0 01 01 01 	sub	r1,r8,r1
80007162:	02 9b       	mov	r11,r1
80007164:	e0 a0 04 fe 	rcall	80007b60 <_sbrk_r>
80007168:	e0 68 06 34 	mov	r8,1588
8000716c:	5b fc       	cp.w	r12,-1
8000716e:	ec 0c 17 00 	moveq	r12,r6
80007172:	f9 b1 00 00 	moveq	r1,0
80007176:	70 09       	ld.w	r9,r8[0x0]
80007178:	0c 1c       	sub	r12,r6
8000717a:	89 26       	st.w	r4[0x8],r6
8000717c:	02 0c       	add	r12,r1
8000717e:	12 01       	add	r1,r9
80007180:	a1 ac       	sbr	r12,0x0
80007182:	91 01       	st.w	r8[0x0],r1
80007184:	8d 1c       	st.w	r6[0x4],r12
80007186:	08 33       	cp.w	r3,r4
80007188:	c1 d0       	breq	800071c2 <_malloc_r+0x3d6>
8000718a:	58 f2       	cp.w	r2,15
8000718c:	e0 8b 00 05 	brhi	80007196 <_malloc_r+0x3aa>
80007190:	30 18       	mov	r8,1
80007192:	8d 18       	st.w	r6[0x4],r8
80007194:	c2 68       	rjmp	800071e0 <_malloc_r+0x3f4>
80007196:	30 59       	mov	r9,5
80007198:	20 c2       	sub	r2,12
8000719a:	e0 12 ff f8 	andl	r2,0xfff8
8000719e:	e6 02 00 08 	add	r8,r3,r2
800071a2:	91 29       	st.w	r8[0x8],r9
800071a4:	91 19       	st.w	r8[0x4],r9
800071a6:	66 18       	ld.w	r8,r3[0x4]
800071a8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800071ac:	e5 e8 10 08 	or	r8,r2,r8
800071b0:	87 18       	st.w	r3[0x4],r8
800071b2:	58 f2       	cp.w	r2,15
800071b4:	e0 88 00 07 	brls	800071c2 <_malloc_r+0x3d6>
800071b8:	e6 cb ff f8 	sub	r11,r3,-8
800071bc:	0a 9c       	mov	r12,r5
800071be:	fe b0 fb 71 	rcall	800068a0 <_free_r>
800071c2:	e0 69 06 2c 	mov	r9,1580
800071c6:	72 0a       	ld.w	r10,r9[0x0]
800071c8:	e0 68 06 34 	mov	r8,1588
800071cc:	70 08       	ld.w	r8,r8[0x0]
800071ce:	14 38       	cp.w	r8,r10
800071d0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800071d4:	e0 69 06 28 	mov	r9,1576
800071d8:	72 0a       	ld.w	r10,r9[0x0]
800071da:	14 38       	cp.w	r8,r10
800071dc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800071e0:	68 28       	ld.w	r8,r4[0x8]
800071e2:	70 18       	ld.w	r8,r8[0x4]
800071e4:	e0 18 ff fc 	andl	r8,0xfffc
800071e8:	0e 38       	cp.w	r8,r7
800071ea:	5f 39       	srlo	r9
800071ec:	0e 18       	sub	r8,r7
800071ee:	58 f8       	cp.w	r8,15
800071f0:	5f aa       	srle	r10
800071f2:	f5 e9 10 09 	or	r9,r10,r9
800071f6:	c0 50       	breq	80007200 <_malloc_r+0x414>
800071f8:	0a 9c       	mov	r12,r5
800071fa:	c4 3c       	rcall	80007280 <__malloc_unlock>
800071fc:	d8 3a       	popm	r0-r7,pc,r12=0
800071fe:	d7 03       	nop
80007200:	68 26       	ld.w	r6,r4[0x8]
80007202:	a1 a8       	sbr	r8,0x0
80007204:	0e 99       	mov	r9,r7
80007206:	a1 a9       	sbr	r9,0x0
80007208:	8d 19       	st.w	r6[0x4],r9
8000720a:	ec 07 00 07 	add	r7,r6,r7
8000720e:	0a 9c       	mov	r12,r5
80007210:	89 27       	st.w	r4[0x8],r7
80007212:	8f 18       	st.w	r7[0x4],r8
80007214:	c3 6c       	rcall	80007280 <__malloc_unlock>
80007216:	ec cc ff f8 	sub	r12,r6,-8
8000721a:	d8 32       	popm	r0-r7,pc

8000721c <memchr>:
8000721c:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007220:	c0 68       	rjmp	8000722c <memchr+0x10>
80007222:	20 1a       	sub	r10,1
80007224:	19 88       	ld.ub	r8,r12[0x0]
80007226:	16 38       	cp.w	r8,r11
80007228:	5e 0c       	reteq	r12
8000722a:	2f fc       	sub	r12,-1
8000722c:	58 0a       	cp.w	r10,0
8000722e:	cf a1       	brne	80007222 <memchr+0x6>
80007230:	5e fa       	retal	r10

80007232 <memmove>:
80007232:	d4 01       	pushm	lr
80007234:	18 3b       	cp.w	r11,r12
80007236:	c1 92       	brcc	80007268 <memmove+0x36>
80007238:	f6 0a 00 09 	add	r9,r11,r10
8000723c:	12 3c       	cp.w	r12,r9
8000723e:	c1 52       	brcc	80007268 <memmove+0x36>
80007240:	f8 0a 00 0b 	add	r11,r12,r10
80007244:	30 08       	mov	r8,0
80007246:	c0 68       	rjmp	80007252 <memmove+0x20>
80007248:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000724c:	20 1a       	sub	r10,1
8000724e:	f6 08 0b 0e 	st.b	r11[r8],lr
80007252:	20 18       	sub	r8,1
80007254:	58 0a       	cp.w	r10,0
80007256:	cf 91       	brne	80007248 <memmove+0x16>
80007258:	d8 02       	popm	pc
8000725a:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000725e:	20 1a       	sub	r10,1
80007260:	f8 08 0b 09 	st.b	r12[r8],r9
80007264:	2f f8       	sub	r8,-1
80007266:	c0 28       	rjmp	8000726a <memmove+0x38>
80007268:	30 08       	mov	r8,0
8000726a:	58 0a       	cp.w	r10,0
8000726c:	cf 71       	brne	8000725a <memmove+0x28>
8000726e:	d8 02       	popm	pc

80007270 <memset>:
80007270:	18 98       	mov	r8,r12
80007272:	c0 38       	rjmp	80007278 <memset+0x8>
80007274:	10 cb       	st.b	r8++,r11
80007276:	20 1a       	sub	r10,1
80007278:	58 0a       	cp.w	r10,0
8000727a:	cf d1       	brne	80007274 <memset+0x4>
8000727c:	5e fc       	retal	r12

8000727e <__malloc_lock>:
8000727e:	5e fc       	retal	r12

80007280 <__malloc_unlock>:
80007280:	5e fc       	retal	r12

80007282 <__hi0bits>:
80007282:	18 98       	mov	r8,r12
80007284:	e0 1c 00 00 	andl	r12,0x0
80007288:	f0 09 15 10 	lsl	r9,r8,0x10
8000728c:	58 0c       	cp.w	r12,0
8000728e:	f2 08 17 00 	moveq	r8,r9
80007292:	f9 bc 00 10 	moveq	r12,16
80007296:	f9 bc 01 00 	movne	r12,0
8000729a:	10 9a       	mov	r10,r8
8000729c:	f0 09 15 08 	lsl	r9,r8,0x8
800072a0:	e6 1a ff 00 	andh	r10,0xff00,COH
800072a4:	f7 bc 00 f8 	subeq	r12,-8
800072a8:	f2 08 17 00 	moveq	r8,r9
800072ac:	10 9a       	mov	r10,r8
800072ae:	f0 09 15 04 	lsl	r9,r8,0x4
800072b2:	e6 1a f0 00 	andh	r10,0xf000,COH
800072b6:	f7 bc 00 fc 	subeq	r12,-4
800072ba:	f2 08 17 00 	moveq	r8,r9
800072be:	10 9a       	mov	r10,r8
800072c0:	f0 09 15 02 	lsl	r9,r8,0x2
800072c4:	e6 1a c0 00 	andh	r10,0xc000,COH
800072c8:	f7 bc 00 fe 	subeq	r12,-2
800072cc:	f2 08 17 00 	moveq	r8,r9
800072d0:	58 08       	cp.w	r8,0
800072d2:	5e 5c       	retlt	r12
800072d4:	ed b8 00 1e 	bld	r8,0x1e
800072d8:	f9 bc 01 20 	movne	r12,32
800072dc:	f7 bc 00 ff 	subeq	r12,-1
800072e0:	5e fc       	retal	r12

800072e2 <__lo0bits>:
800072e2:	18 99       	mov	r9,r12
800072e4:	78 08       	ld.w	r8,r12[0x0]
800072e6:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
800072ea:	c1 50       	breq	80007314 <__lo0bits+0x32>
800072ec:	ed b8 00 00 	bld	r8,0x0
800072f0:	c0 21       	brne	800072f4 <__lo0bits+0x12>
800072f2:	5e fd       	retal	0
800072f4:	10 9b       	mov	r11,r8
800072f6:	f0 0a 16 01 	lsr	r10,r8,0x1
800072fa:	e2 1b 00 02 	andl	r11,0x2,COH
800072fe:	a3 88       	lsr	r8,0x2
80007300:	58 0b       	cp.w	r11,0
80007302:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007306:	f9 bc 01 01 	movne	r12,1
8000730a:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000730e:	f9 bc 00 02 	moveq	r12,2
80007312:	5e fc       	retal	r12
80007314:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007318:	f0 0b 16 10 	lsr	r11,r8,0x10
8000731c:	58 0a       	cp.w	r10,0
8000731e:	f6 08 17 00 	moveq	r8,r11
80007322:	f9 bc 00 10 	moveq	r12,16
80007326:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000732a:	f0 0a 16 08 	lsr	r10,r8,0x8
8000732e:	58 0b       	cp.w	r11,0
80007330:	f7 bc 00 f8 	subeq	r12,-8
80007334:	f4 08 17 00 	moveq	r8,r10
80007338:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000733c:	f0 0a 16 04 	lsr	r10,r8,0x4
80007340:	58 0b       	cp.w	r11,0
80007342:	f7 bc 00 fc 	subeq	r12,-4
80007346:	f4 08 17 00 	moveq	r8,r10
8000734a:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000734e:	f0 0a 16 02 	lsr	r10,r8,0x2
80007352:	58 0b       	cp.w	r11,0
80007354:	f7 bc 00 fe 	subeq	r12,-2
80007358:	f4 08 17 00 	moveq	r8,r10
8000735c:	ed b8 00 00 	bld	r8,0x0
80007360:	c0 60       	breq	8000736c <__lo0bits+0x8a>
80007362:	a1 98       	lsr	r8,0x1
80007364:	c0 31       	brne	8000736a <__lo0bits+0x88>
80007366:	32 0c       	mov	r12,32
80007368:	5e fc       	retal	r12
8000736a:	2f fc       	sub	r12,-1
8000736c:	93 08       	st.w	r9[0x0],r8
8000736e:	5e fc       	retal	r12

80007370 <__mcmp>:
80007370:	d4 01       	pushm	lr
80007372:	18 98       	mov	r8,r12
80007374:	76 49       	ld.w	r9,r11[0x10]
80007376:	78 4c       	ld.w	r12,r12[0x10]
80007378:	12 1c       	sub	r12,r9
8000737a:	c1 31       	brne	800073a0 <__mcmp+0x30>
8000737c:	2f b9       	sub	r9,-5
8000737e:	a3 69       	lsl	r9,0x2
80007380:	12 0b       	add	r11,r9
80007382:	f0 09 00 09 	add	r9,r8,r9
80007386:	2e c8       	sub	r8,-20
80007388:	13 4e       	ld.w	lr,--r9
8000738a:	17 4a       	ld.w	r10,--r11
8000738c:	14 3e       	cp.w	lr,r10
8000738e:	c0 60       	breq	8000739a <__mcmp+0x2a>
80007390:	f9 bc 03 ff 	movlo	r12,-1
80007394:	f9 bc 02 01 	movhs	r12,1
80007398:	d8 02       	popm	pc
8000739a:	10 39       	cp.w	r9,r8
8000739c:	fe 9b ff f6 	brhi	80007388 <__mcmp+0x18>
800073a0:	d8 02       	popm	pc
800073a2:	d7 03       	nop

800073a4 <_Bfree>:
800073a4:	d4 21       	pushm	r4-r7,lr
800073a6:	18 97       	mov	r7,r12
800073a8:	16 95       	mov	r5,r11
800073aa:	78 96       	ld.w	r6,r12[0x24]
800073ac:	58 06       	cp.w	r6,0
800073ae:	c0 91       	brne	800073c0 <_Bfree+0x1c>
800073b0:	31 0c       	mov	r12,16
800073b2:	fe b0 fd 15 	rcall	80006ddc <malloc>
800073b6:	99 36       	st.w	r12[0xc],r6
800073b8:	8f 9c       	st.w	r7[0x24],r12
800073ba:	99 16       	st.w	r12[0x4],r6
800073bc:	99 26       	st.w	r12[0x8],r6
800073be:	99 06       	st.w	r12[0x0],r6
800073c0:	58 05       	cp.w	r5,0
800073c2:	c0 90       	breq	800073d4 <_Bfree+0x30>
800073c4:	6a 19       	ld.w	r9,r5[0x4]
800073c6:	6e 98       	ld.w	r8,r7[0x24]
800073c8:	70 38       	ld.w	r8,r8[0xc]
800073ca:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800073ce:	8b 0a       	st.w	r5[0x0],r10
800073d0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
800073d4:	d8 22       	popm	r4-r7,pc
800073d6:	d7 03       	nop

800073d8 <_Balloc>:
800073d8:	d4 21       	pushm	r4-r7,lr
800073da:	18 97       	mov	r7,r12
800073dc:	16 96       	mov	r6,r11
800073de:	78 95       	ld.w	r5,r12[0x24]
800073e0:	58 05       	cp.w	r5,0
800073e2:	c0 91       	brne	800073f4 <_Balloc+0x1c>
800073e4:	31 0c       	mov	r12,16
800073e6:	fe b0 fc fb 	rcall	80006ddc <malloc>
800073ea:	99 35       	st.w	r12[0xc],r5
800073ec:	8f 9c       	st.w	r7[0x24],r12
800073ee:	99 15       	st.w	r12[0x4],r5
800073f0:	99 25       	st.w	r12[0x8],r5
800073f2:	99 05       	st.w	r12[0x0],r5
800073f4:	6e 95       	ld.w	r5,r7[0x24]
800073f6:	6a 38       	ld.w	r8,r5[0xc]
800073f8:	58 08       	cp.w	r8,0
800073fa:	c0 b1       	brne	80007410 <_Balloc+0x38>
800073fc:	31 0a       	mov	r10,16
800073fe:	30 4b       	mov	r11,4
80007400:	0e 9c       	mov	r12,r7
80007402:	e0 a0 04 93 	rcall	80007d28 <_calloc_r>
80007406:	8b 3c       	st.w	r5[0xc],r12
80007408:	6e 98       	ld.w	r8,r7[0x24]
8000740a:	70 3c       	ld.w	r12,r8[0xc]
8000740c:	58 0c       	cp.w	r12,0
8000740e:	c1 b0       	breq	80007444 <_Balloc+0x6c>
80007410:	6e 98       	ld.w	r8,r7[0x24]
80007412:	70 38       	ld.w	r8,r8[0xc]
80007414:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007418:	70 0c       	ld.w	r12,r8[0x0]
8000741a:	58 0c       	cp.w	r12,0
8000741c:	c0 40       	breq	80007424 <_Balloc+0x4c>
8000741e:	78 09       	ld.w	r9,r12[0x0]
80007420:	91 09       	st.w	r8[0x0],r9
80007422:	c0 e8       	rjmp	8000743e <_Balloc+0x66>
80007424:	0e 9c       	mov	r12,r7
80007426:	30 17       	mov	r7,1
80007428:	0e 9b       	mov	r11,r7
8000742a:	ee 06 09 47 	lsl	r7,r7,r6
8000742e:	ee ca ff fb 	sub	r10,r7,-5
80007432:	a3 6a       	lsl	r10,0x2
80007434:	e0 a0 04 7a 	rcall	80007d28 <_calloc_r>
80007438:	c0 60       	breq	80007444 <_Balloc+0x6c>
8000743a:	99 16       	st.w	r12[0x4],r6
8000743c:	99 27       	st.w	r12[0x8],r7
8000743e:	30 08       	mov	r8,0
80007440:	99 38       	st.w	r12[0xc],r8
80007442:	99 48       	st.w	r12[0x10],r8
80007444:	d8 22       	popm	r4-r7,pc
80007446:	d7 03       	nop

80007448 <__d2b>:
80007448:	d4 31       	pushm	r0-r7,lr
8000744a:	20 2d       	sub	sp,8
8000744c:	16 93       	mov	r3,r11
8000744e:	12 96       	mov	r6,r9
80007450:	10 95       	mov	r5,r8
80007452:	14 92       	mov	r2,r10
80007454:	30 1b       	mov	r11,1
80007456:	cc 1f       	rcall	800073d8 <_Balloc>
80007458:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000745c:	50 09       	stdsp	sp[0x0],r9
8000745e:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007462:	b5 a9       	sbr	r9,0x14
80007464:	f0 01 16 14 	lsr	r1,r8,0x14
80007468:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000746c:	18 94       	mov	r4,r12
8000746e:	58 02       	cp.w	r2,0
80007470:	c1 d0       	breq	800074aa <__d2b+0x62>
80007472:	fa cc ff f8 	sub	r12,sp,-8
80007476:	18 d2       	st.w	--r12,r2
80007478:	c3 5f       	rcall	800072e2 <__lo0bits>
8000747a:	40 18       	lddsp	r8,sp[0x4]
8000747c:	c0 d0       	breq	80007496 <__d2b+0x4e>
8000747e:	40 09       	lddsp	r9,sp[0x0]
80007480:	f8 0a 11 20 	rsub	r10,r12,32
80007484:	f2 0a 09 4a 	lsl	r10,r9,r10
80007488:	f5 e8 10 08 	or	r8,r10,r8
8000748c:	89 58       	st.w	r4[0x14],r8
8000748e:	f2 0c 0a 49 	lsr	r9,r9,r12
80007492:	50 09       	stdsp	sp[0x0],r9
80007494:	c0 28       	rjmp	80007498 <__d2b+0x50>
80007496:	89 58       	st.w	r4[0x14],r8
80007498:	40 08       	lddsp	r8,sp[0x0]
8000749a:	58 08       	cp.w	r8,0
8000749c:	f9 b3 01 02 	movne	r3,2
800074a0:	f9 b3 00 01 	moveq	r3,1
800074a4:	89 68       	st.w	r4[0x18],r8
800074a6:	89 43       	st.w	r4[0x10],r3
800074a8:	c0 88       	rjmp	800074b8 <__d2b+0x70>
800074aa:	1a 9c       	mov	r12,sp
800074ac:	c1 bf       	rcall	800072e2 <__lo0bits>
800074ae:	30 13       	mov	r3,1
800074b0:	40 08       	lddsp	r8,sp[0x0]
800074b2:	2e 0c       	sub	r12,-32
800074b4:	89 43       	st.w	r4[0x10],r3
800074b6:	89 58       	st.w	r4[0x14],r8
800074b8:	58 01       	cp.w	r1,0
800074ba:	c0 90       	breq	800074cc <__d2b+0x84>
800074bc:	e2 c1 04 33 	sub	r1,r1,1075
800074c0:	18 01       	add	r1,r12
800074c2:	8d 01       	st.w	r6[0x0],r1
800074c4:	f8 0c 11 35 	rsub	r12,r12,53
800074c8:	8b 0c       	st.w	r5[0x0],r12
800074ca:	c0 c8       	rjmp	800074e2 <__d2b+0x9a>
800074cc:	e6 c8 ff fc 	sub	r8,r3,-4
800074d0:	f8 cc 04 32 	sub	r12,r12,1074
800074d4:	a5 73       	lsl	r3,0x5
800074d6:	8d 0c       	st.w	r6[0x0],r12
800074d8:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
800074dc:	cd 3e       	rcall	80007282 <__hi0bits>
800074de:	18 13       	sub	r3,r12
800074e0:	8b 03       	st.w	r5[0x0],r3
800074e2:	08 9c       	mov	r12,r4
800074e4:	2f ed       	sub	sp,-8
800074e6:	d8 32       	popm	r0-r7,pc

800074e8 <__mdiff>:
800074e8:	d4 31       	pushm	r0-r7,lr
800074ea:	74 48       	ld.w	r8,r10[0x10]
800074ec:	76 45       	ld.w	r5,r11[0x10]
800074ee:	16 97       	mov	r7,r11
800074f0:	14 96       	mov	r6,r10
800074f2:	10 15       	sub	r5,r8
800074f4:	c1 31       	brne	8000751a <__mdiff+0x32>
800074f6:	2f b8       	sub	r8,-5
800074f8:	ee ce ff ec 	sub	lr,r7,-20
800074fc:	a3 68       	lsl	r8,0x2
800074fe:	f4 08 00 0b 	add	r11,r10,r8
80007502:	ee 08 00 08 	add	r8,r7,r8
80007506:	11 4a       	ld.w	r10,--r8
80007508:	17 49       	ld.w	r9,--r11
8000750a:	12 3a       	cp.w	r10,r9
8000750c:	c0 30       	breq	80007512 <__mdiff+0x2a>
8000750e:	c0 e2       	brcc	8000752a <__mdiff+0x42>
80007510:	c0 78       	rjmp	8000751e <__mdiff+0x36>
80007512:	1c 38       	cp.w	r8,lr
80007514:	fe 9b ff f9 	brhi	80007506 <__mdiff+0x1e>
80007518:	c4 98       	rjmp	800075aa <__mdiff+0xc2>
8000751a:	58 05       	cp.w	r5,0
8000751c:	c0 64       	brge	80007528 <__mdiff+0x40>
8000751e:	0e 98       	mov	r8,r7
80007520:	30 15       	mov	r5,1
80007522:	0c 97       	mov	r7,r6
80007524:	10 96       	mov	r6,r8
80007526:	c0 28       	rjmp	8000752a <__mdiff+0x42>
80007528:	30 05       	mov	r5,0
8000752a:	6e 1b       	ld.w	r11,r7[0x4]
8000752c:	c5 6f       	rcall	800073d8 <_Balloc>
8000752e:	6e 49       	ld.w	r9,r7[0x10]
80007530:	6c 44       	ld.w	r4,r6[0x10]
80007532:	99 35       	st.w	r12[0xc],r5
80007534:	2f b4       	sub	r4,-5
80007536:	f2 c5 ff fb 	sub	r5,r9,-5
8000753a:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000753e:	ee 05 00 25 	add	r5,r7,r5<<0x2
80007542:	2e c6       	sub	r6,-20
80007544:	2e c7       	sub	r7,-20
80007546:	f8 c8 ff ec 	sub	r8,r12,-20
8000754a:	30 0a       	mov	r10,0
8000754c:	0f 0e       	ld.w	lr,r7++
8000754e:	0d 0b       	ld.w	r11,r6++
80007550:	fc 02 16 10 	lsr	r2,lr,0x10
80007554:	f6 03 16 10 	lsr	r3,r11,0x10
80007558:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000755c:	e4 03 01 03 	sub	r3,r2,r3
80007560:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007564:	fc 0b 01 0b 	sub	r11,lr,r11
80007568:	f6 0a 00 0a 	add	r10,r11,r10
8000756c:	b0 1a       	st.h	r8[0x2],r10
8000756e:	b1 4a       	asr	r10,0x10
80007570:	e6 0a 00 0a 	add	r10,r3,r10
80007574:	b0 0a       	st.h	r8[0x0],r10
80007576:	2f c8       	sub	r8,-4
80007578:	b1 4a       	asr	r10,0x10
8000757a:	08 36       	cp.w	r6,r4
8000757c:	ce 83       	brcs	8000754c <__mdiff+0x64>
8000757e:	c0 d8       	rjmp	80007598 <__mdiff+0xb0>
80007580:	0f 0b       	ld.w	r11,r7++
80007582:	f6 0e 16 10 	lsr	lr,r11,0x10
80007586:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000758a:	16 0a       	add	r10,r11
8000758c:	b0 1a       	st.h	r8[0x2],r10
8000758e:	b1 4a       	asr	r10,0x10
80007590:	1c 0a       	add	r10,lr
80007592:	b0 0a       	st.h	r8[0x0],r10
80007594:	2f c8       	sub	r8,-4
80007596:	b1 4a       	asr	r10,0x10
80007598:	0a 37       	cp.w	r7,r5
8000759a:	cf 33       	brcs	80007580 <__mdiff+0x98>
8000759c:	c0 28       	rjmp	800075a0 <__mdiff+0xb8>
8000759e:	20 19       	sub	r9,1
800075a0:	11 4a       	ld.w	r10,--r8
800075a2:	58 0a       	cp.w	r10,0
800075a4:	cf d0       	breq	8000759e <__mdiff+0xb6>
800075a6:	99 49       	st.w	r12[0x10],r9
800075a8:	d8 32       	popm	r0-r7,pc
800075aa:	30 0b       	mov	r11,0
800075ac:	c1 6f       	rcall	800073d8 <_Balloc>
800075ae:	30 18       	mov	r8,1
800075b0:	99 48       	st.w	r12[0x10],r8
800075b2:	30 08       	mov	r8,0
800075b4:	99 58       	st.w	r12[0x14],r8
800075b6:	d8 32       	popm	r0-r7,pc

800075b8 <__lshift>:
800075b8:	d4 31       	pushm	r0-r7,lr
800075ba:	16 97       	mov	r7,r11
800075bc:	76 46       	ld.w	r6,r11[0x10]
800075be:	f4 02 14 05 	asr	r2,r10,0x5
800075c2:	2f f6       	sub	r6,-1
800075c4:	14 93       	mov	r3,r10
800075c6:	18 94       	mov	r4,r12
800075c8:	04 06       	add	r6,r2
800075ca:	76 1b       	ld.w	r11,r11[0x4]
800075cc:	6e 28       	ld.w	r8,r7[0x8]
800075ce:	c0 38       	rjmp	800075d4 <__lshift+0x1c>
800075d0:	2f fb       	sub	r11,-1
800075d2:	a1 78       	lsl	r8,0x1
800075d4:	10 36       	cp.w	r6,r8
800075d6:	fe 99 ff fd 	brgt	800075d0 <__lshift+0x18>
800075da:	08 9c       	mov	r12,r4
800075dc:	cf ee       	rcall	800073d8 <_Balloc>
800075de:	30 09       	mov	r9,0
800075e0:	18 95       	mov	r5,r12
800075e2:	f8 c8 ff ec 	sub	r8,r12,-20
800075e6:	12 9a       	mov	r10,r9
800075e8:	c0 38       	rjmp	800075ee <__lshift+0x36>
800075ea:	10 aa       	st.w	r8++,r10
800075ec:	2f f9       	sub	r9,-1
800075ee:	04 39       	cp.w	r9,r2
800075f0:	cf d5       	brlt	800075ea <__lshift+0x32>
800075f2:	6e 4b       	ld.w	r11,r7[0x10]
800075f4:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800075f8:	2f bb       	sub	r11,-5
800075fa:	ee c9 ff ec 	sub	r9,r7,-20
800075fe:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80007602:	58 03       	cp.w	r3,0
80007604:	c1 30       	breq	8000762a <__lshift+0x72>
80007606:	e6 0c 11 20 	rsub	r12,r3,32
8000760a:	30 0a       	mov	r10,0
8000760c:	72 02       	ld.w	r2,r9[0x0]
8000760e:	e4 03 09 42 	lsl	r2,r2,r3
80007612:	04 4a       	or	r10,r2
80007614:	10 aa       	st.w	r8++,r10
80007616:	13 0a       	ld.w	r10,r9++
80007618:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000761c:	16 39       	cp.w	r9,r11
8000761e:	cf 73       	brcs	8000760c <__lshift+0x54>
80007620:	91 0a       	st.w	r8[0x0],r10
80007622:	58 0a       	cp.w	r10,0
80007624:	c0 70       	breq	80007632 <__lshift+0x7a>
80007626:	2f f6       	sub	r6,-1
80007628:	c0 58       	rjmp	80007632 <__lshift+0x7a>
8000762a:	13 0a       	ld.w	r10,r9++
8000762c:	10 aa       	st.w	r8++,r10
8000762e:	16 39       	cp.w	r9,r11
80007630:	cf d3       	brcs	8000762a <__lshift+0x72>
80007632:	08 9c       	mov	r12,r4
80007634:	20 16       	sub	r6,1
80007636:	0e 9b       	mov	r11,r7
80007638:	8b 46       	st.w	r5[0x10],r6
8000763a:	cb 5e       	rcall	800073a4 <_Bfree>
8000763c:	0a 9c       	mov	r12,r5
8000763e:	d8 32       	popm	r0-r7,pc

80007640 <__multiply>:
80007640:	d4 31       	pushm	r0-r7,lr
80007642:	20 2d       	sub	sp,8
80007644:	76 49       	ld.w	r9,r11[0x10]
80007646:	74 48       	ld.w	r8,r10[0x10]
80007648:	16 96       	mov	r6,r11
8000764a:	14 95       	mov	r5,r10
8000764c:	10 39       	cp.w	r9,r8
8000764e:	ec 08 17 50 	movlt	r8,r6
80007652:	ea 06 17 50 	movlt	r6,r5
80007656:	f0 05 17 50 	movlt	r5,r8
8000765a:	6c 28       	ld.w	r8,r6[0x8]
8000765c:	76 43       	ld.w	r3,r11[0x10]
8000765e:	74 42       	ld.w	r2,r10[0x10]
80007660:	76 1b       	ld.w	r11,r11[0x4]
80007662:	e4 03 00 07 	add	r7,r2,r3
80007666:	10 37       	cp.w	r7,r8
80007668:	f7 bb 09 ff 	subgt	r11,-1
8000766c:	cb 6e       	rcall	800073d8 <_Balloc>
8000766e:	ee c4 ff fb 	sub	r4,r7,-5
80007672:	f8 c9 ff ec 	sub	r9,r12,-20
80007676:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000767a:	30 0a       	mov	r10,0
8000767c:	12 98       	mov	r8,r9
8000767e:	c0 28       	rjmp	80007682 <__multiply+0x42>
80007680:	10 aa       	st.w	r8++,r10
80007682:	08 38       	cp.w	r8,r4
80007684:	cf e3       	brcs	80007680 <__multiply+0x40>
80007686:	2f b3       	sub	r3,-5
80007688:	2f b2       	sub	r2,-5
8000768a:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000768e:	ea 02 00 22 	add	r2,r5,r2<<0x2
80007692:	ec cb ff ec 	sub	r11,r6,-20
80007696:	50 12       	stdsp	sp[0x4],r2
80007698:	ea ca ff ec 	sub	r10,r5,-20
8000769c:	c4 48       	rjmp	80007724 <__multiply+0xe4>
8000769e:	94 95       	ld.uh	r5,r10[0x2]
800076a0:	58 05       	cp.w	r5,0
800076a2:	c2 00       	breq	800076e2 <__multiply+0xa2>
800076a4:	12 98       	mov	r8,r9
800076a6:	16 96       	mov	r6,r11
800076a8:	30 0e       	mov	lr,0
800076aa:	50 09       	stdsp	sp[0x0],r9
800076ac:	0d 02       	ld.w	r2,r6++
800076ae:	e4 00 16 10 	lsr	r0,r2,0x10
800076b2:	70 01       	ld.w	r1,r8[0x0]
800076b4:	70 09       	ld.w	r9,r8[0x0]
800076b6:	b1 81       	lsr	r1,0x10
800076b8:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
800076bc:	e0 05 03 41 	mac	r1,r0,r5
800076c0:	ab 32       	mul	r2,r5
800076c2:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800076c6:	00 02       	add	r2,r0
800076c8:	e4 0e 00 0e 	add	lr,r2,lr
800076cc:	b0 1e       	st.h	r8[0x2],lr
800076ce:	b1 8e       	lsr	lr,0x10
800076d0:	1c 01       	add	r1,lr
800076d2:	b0 01       	st.h	r8[0x0],r1
800076d4:	e2 0e 16 10 	lsr	lr,r1,0x10
800076d8:	2f c8       	sub	r8,-4
800076da:	06 36       	cp.w	r6,r3
800076dc:	ce 83       	brcs	800076ac <__multiply+0x6c>
800076de:	40 09       	lddsp	r9,sp[0x0]
800076e0:	91 0e       	st.w	r8[0x0],lr
800076e2:	94 86       	ld.uh	r6,r10[0x0]
800076e4:	58 06       	cp.w	r6,0
800076e6:	c1 d0       	breq	80007720 <__multiply+0xe0>
800076e8:	72 02       	ld.w	r2,r9[0x0]
800076ea:	12 98       	mov	r8,r9
800076ec:	16 9e       	mov	lr,r11
800076ee:	30 05       	mov	r5,0
800076f0:	b0 12       	st.h	r8[0x2],r2
800076f2:	1d 01       	ld.w	r1,lr++
800076f4:	90 82       	ld.uh	r2,r8[0x0]
800076f6:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800076fa:	ad 30       	mul	r0,r6
800076fc:	e0 02 00 02 	add	r2,r0,r2
80007700:	e4 05 00 05 	add	r5,r2,r5
80007704:	b0 05       	st.h	r8[0x0],r5
80007706:	b1 85       	lsr	r5,0x10
80007708:	b1 81       	lsr	r1,0x10
8000770a:	2f c8       	sub	r8,-4
8000770c:	ad 31       	mul	r1,r6
8000770e:	90 92       	ld.uh	r2,r8[0x2]
80007710:	e2 02 00 02 	add	r2,r1,r2
80007714:	0a 02       	add	r2,r5
80007716:	e4 05 16 10 	lsr	r5,r2,0x10
8000771a:	06 3e       	cp.w	lr,r3
8000771c:	ce a3       	brcs	800076f0 <__multiply+0xb0>
8000771e:	91 02       	st.w	r8[0x0],r2
80007720:	2f ca       	sub	r10,-4
80007722:	2f c9       	sub	r9,-4
80007724:	40 18       	lddsp	r8,sp[0x4]
80007726:	10 3a       	cp.w	r10,r8
80007728:	cb b3       	brcs	8000769e <__multiply+0x5e>
8000772a:	c0 28       	rjmp	8000772e <__multiply+0xee>
8000772c:	20 17       	sub	r7,1
8000772e:	58 07       	cp.w	r7,0
80007730:	e0 8a 00 05 	brle	8000773a <__multiply+0xfa>
80007734:	09 48       	ld.w	r8,--r4
80007736:	58 08       	cp.w	r8,0
80007738:	cf a0       	breq	8000772c <__multiply+0xec>
8000773a:	99 47       	st.w	r12[0x10],r7
8000773c:	2f ed       	sub	sp,-8
8000773e:	d8 32       	popm	r0-r7,pc

80007740 <__i2b>:
80007740:	d4 21       	pushm	r4-r7,lr
80007742:	16 97       	mov	r7,r11
80007744:	30 1b       	mov	r11,1
80007746:	c4 9e       	rcall	800073d8 <_Balloc>
80007748:	30 19       	mov	r9,1
8000774a:	99 57       	st.w	r12[0x14],r7
8000774c:	99 49       	st.w	r12[0x10],r9
8000774e:	d8 22       	popm	r4-r7,pc

80007750 <__multadd>:
80007750:	d4 31       	pushm	r0-r7,lr
80007752:	30 08       	mov	r8,0
80007754:	12 95       	mov	r5,r9
80007756:	16 97       	mov	r7,r11
80007758:	18 96       	mov	r6,r12
8000775a:	76 44       	ld.w	r4,r11[0x10]
8000775c:	f6 c9 ff ec 	sub	r9,r11,-20
80007760:	72 0b       	ld.w	r11,r9[0x0]
80007762:	f6 0c 16 10 	lsr	r12,r11,0x10
80007766:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000776a:	f4 0c 02 4c 	mul	r12,r10,r12
8000776e:	f4 0b 03 45 	mac	r5,r10,r11
80007772:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80007776:	b1 85       	lsr	r5,0x10
80007778:	18 05       	add	r5,r12
8000777a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000777e:	f8 0b 00 0b 	add	r11,r12,r11
80007782:	12 ab       	st.w	r9++,r11
80007784:	2f f8       	sub	r8,-1
80007786:	b1 85       	lsr	r5,0x10
80007788:	08 38       	cp.w	r8,r4
8000778a:	ce b5       	brlt	80007760 <__multadd+0x10>
8000778c:	58 05       	cp.w	r5,0
8000778e:	c1 c0       	breq	800077c6 <__multadd+0x76>
80007790:	6e 28       	ld.w	r8,r7[0x8]
80007792:	10 34       	cp.w	r4,r8
80007794:	c1 35       	brlt	800077ba <__multadd+0x6a>
80007796:	6e 1b       	ld.w	r11,r7[0x4]
80007798:	0c 9c       	mov	r12,r6
8000779a:	2f fb       	sub	r11,-1
8000779c:	c1 ee       	rcall	800073d8 <_Balloc>
8000779e:	6e 4a       	ld.w	r10,r7[0x10]
800077a0:	ee cb ff f4 	sub	r11,r7,-12
800077a4:	18 93       	mov	r3,r12
800077a6:	2f ea       	sub	r10,-2
800077a8:	2f 4c       	sub	r12,-12
800077aa:	a3 6a       	lsl	r10,0x2
800077ac:	fe b0 de 36 	rcall	80003418 <memcpy>
800077b0:	0e 9b       	mov	r11,r7
800077b2:	0c 9c       	mov	r12,r6
800077b4:	fe b0 fd f8 	rcall	800073a4 <_Bfree>
800077b8:	06 97       	mov	r7,r3
800077ba:	e8 c8 ff ff 	sub	r8,r4,-1
800077be:	2f b4       	sub	r4,-5
800077c0:	8f 48       	st.w	r7[0x10],r8
800077c2:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800077c6:	0e 9c       	mov	r12,r7
800077c8:	d8 32       	popm	r0-r7,pc
800077ca:	d7 03       	nop

800077cc <__pow5mult>:
800077cc:	d4 31       	pushm	r0-r7,lr
800077ce:	14 96       	mov	r6,r10
800077d0:	18 97       	mov	r7,r12
800077d2:	16 94       	mov	r4,r11
800077d4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800077d8:	c0 90       	breq	800077ea <__pow5mult+0x1e>
800077da:	20 18       	sub	r8,1
800077dc:	fe c9 e1 94 	sub	r9,pc,-7788
800077e0:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800077e4:	30 09       	mov	r9,0
800077e6:	cb 5f       	rcall	80007750 <__multadd>
800077e8:	18 94       	mov	r4,r12
800077ea:	a3 46       	asr	r6,0x2
800077ec:	c3 40       	breq	80007854 <__pow5mult+0x88>
800077ee:	6e 95       	ld.w	r5,r7[0x24]
800077f0:	58 05       	cp.w	r5,0
800077f2:	c0 91       	brne	80007804 <__pow5mult+0x38>
800077f4:	31 0c       	mov	r12,16
800077f6:	fe b0 fa f3 	rcall	80006ddc <malloc>
800077fa:	99 35       	st.w	r12[0xc],r5
800077fc:	8f 9c       	st.w	r7[0x24],r12
800077fe:	99 15       	st.w	r12[0x4],r5
80007800:	99 25       	st.w	r12[0x8],r5
80007802:	99 05       	st.w	r12[0x0],r5
80007804:	6e 93       	ld.w	r3,r7[0x24]
80007806:	66 25       	ld.w	r5,r3[0x8]
80007808:	58 05       	cp.w	r5,0
8000780a:	c0 c1       	brne	80007822 <__pow5mult+0x56>
8000780c:	e0 6b 02 71 	mov	r11,625
80007810:	0e 9c       	mov	r12,r7
80007812:	c9 7f       	rcall	80007740 <__i2b>
80007814:	87 2c       	st.w	r3[0x8],r12
80007816:	30 08       	mov	r8,0
80007818:	18 95       	mov	r5,r12
8000781a:	99 08       	st.w	r12[0x0],r8
8000781c:	c0 38       	rjmp	80007822 <__pow5mult+0x56>
8000781e:	06 9c       	mov	r12,r3
80007820:	18 95       	mov	r5,r12
80007822:	ed b6 00 00 	bld	r6,0x0
80007826:	c0 b1       	brne	8000783c <__pow5mult+0x70>
80007828:	08 9b       	mov	r11,r4
8000782a:	0a 9a       	mov	r10,r5
8000782c:	0e 9c       	mov	r12,r7
8000782e:	c0 9f       	rcall	80007640 <__multiply>
80007830:	08 9b       	mov	r11,r4
80007832:	18 93       	mov	r3,r12
80007834:	0e 9c       	mov	r12,r7
80007836:	06 94       	mov	r4,r3
80007838:	fe b0 fd b6 	rcall	800073a4 <_Bfree>
8000783c:	a1 56       	asr	r6,0x1
8000783e:	c0 b0       	breq	80007854 <__pow5mult+0x88>
80007840:	6a 03       	ld.w	r3,r5[0x0]
80007842:	58 03       	cp.w	r3,0
80007844:	ce d1       	brne	8000781e <__pow5mult+0x52>
80007846:	0a 9a       	mov	r10,r5
80007848:	0a 9b       	mov	r11,r5
8000784a:	0e 9c       	mov	r12,r7
8000784c:	cf ae       	rcall	80007640 <__multiply>
8000784e:	8b 0c       	st.w	r5[0x0],r12
80007850:	99 03       	st.w	r12[0x0],r3
80007852:	ce 7b       	rjmp	80007820 <__pow5mult+0x54>
80007854:	08 9c       	mov	r12,r4
80007856:	d8 32       	popm	r0-r7,pc

80007858 <_realloc_r>:
80007858:	d4 31       	pushm	r0-r7,lr
8000785a:	20 1d       	sub	sp,4
8000785c:	16 94       	mov	r4,r11
8000785e:	18 92       	mov	r2,r12
80007860:	14 9b       	mov	r11,r10
80007862:	58 04       	cp.w	r4,0
80007864:	c0 51       	brne	8000786e <_realloc_r+0x16>
80007866:	fe b0 fa c3 	rcall	80006dec <_malloc_r>
8000786a:	18 95       	mov	r5,r12
8000786c:	c5 39       	rjmp	80007b12 <_realloc_r+0x2ba>
8000786e:	50 0a       	stdsp	sp[0x0],r10
80007870:	fe b0 fd 07 	rcall	8000727e <__malloc_lock>
80007874:	40 0b       	lddsp	r11,sp[0x0]
80007876:	f6 c8 ff f5 	sub	r8,r11,-11
8000787a:	e8 c1 00 08 	sub	r1,r4,8
8000787e:	10 96       	mov	r6,r8
80007880:	62 1c       	ld.w	r12,r1[0x4]
80007882:	e0 16 ff f8 	andl	r6,0xfff8
80007886:	59 68       	cp.w	r8,22
80007888:	f9 b6 08 10 	movls	r6,16
8000788c:	16 36       	cp.w	r6,r11
8000788e:	5f 38       	srlo	r8
80007890:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80007894:	c0 50       	breq	8000789e <_realloc_r+0x46>
80007896:	30 c8       	mov	r8,12
80007898:	30 05       	mov	r5,0
8000789a:	85 38       	st.w	r2[0xc],r8
8000789c:	c3 b9       	rjmp	80007b12 <_realloc_r+0x2ba>
8000789e:	18 90       	mov	r0,r12
800078a0:	e0 10 ff fc 	andl	r0,0xfffc
800078a4:	0c 30       	cp.w	r0,r6
800078a6:	e0 84 01 0b 	brge	80007abc <_realloc_r+0x264>
800078aa:	e0 68 01 04 	mov	r8,260
800078ae:	e2 00 00 09 	add	r9,r1,r0
800078b2:	70 25       	ld.w	r5,r8[0x8]
800078b4:	0a 39       	cp.w	r9,r5
800078b6:	c0 90       	breq	800078c8 <_realloc_r+0x70>
800078b8:	72 1a       	ld.w	r10,r9[0x4]
800078ba:	a1 ca       	cbr	r10,0x0
800078bc:	f2 0a 00 0a 	add	r10,r9,r10
800078c0:	74 1a       	ld.w	r10,r10[0x4]
800078c2:	ed ba 00 00 	bld	r10,0x0
800078c6:	c2 20       	breq	8000790a <_realloc_r+0xb2>
800078c8:	72 1a       	ld.w	r10,r9[0x4]
800078ca:	e0 1a ff fc 	andl	r10,0xfffc
800078ce:	f4 00 00 03 	add	r3,r10,r0
800078d2:	0a 39       	cp.w	r9,r5
800078d4:	c1 31       	brne	800078fa <_realloc_r+0xa2>
800078d6:	ec c7 ff f0 	sub	r7,r6,-16
800078da:	0e 33       	cp.w	r3,r7
800078dc:	c1 95       	brlt	8000790e <_realloc_r+0xb6>
800078de:	e2 06 00 09 	add	r9,r1,r6
800078e2:	0c 13       	sub	r3,r6
800078e4:	a1 a3       	sbr	r3,0x0
800078e6:	93 13       	st.w	r9[0x4],r3
800078e8:	91 29       	st.w	r8[0x8],r9
800078ea:	04 9c       	mov	r12,r2
800078ec:	62 18       	ld.w	r8,r1[0x4]
800078ee:	08 95       	mov	r5,r4
800078f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800078f4:	10 46       	or	r6,r8
800078f6:	83 16       	st.w	r1[0x4],r6
800078f8:	c0 b9       	rjmp	80007b0e <_realloc_r+0x2b6>
800078fa:	0c 33       	cp.w	r3,r6
800078fc:	c0 95       	brlt	8000790e <_realloc_r+0xb6>
800078fe:	72 28       	ld.w	r8,r9[0x8]
80007900:	02 97       	mov	r7,r1
80007902:	72 39       	ld.w	r9,r9[0xc]
80007904:	93 28       	st.w	r9[0x8],r8
80007906:	91 39       	st.w	r8[0xc],r9
80007908:	cd c8       	rjmp	80007ac0 <_realloc_r+0x268>
8000790a:	30 0a       	mov	r10,0
8000790c:	14 99       	mov	r9,r10
8000790e:	ed bc 00 00 	bld	r12,0x0
80007912:	e0 80 00 95 	breq	80007a3c <_realloc_r+0x1e4>
80007916:	62 07       	ld.w	r7,r1[0x0]
80007918:	e2 07 01 07 	sub	r7,r1,r7
8000791c:	6e 1c       	ld.w	r12,r7[0x4]
8000791e:	e0 1c ff fc 	andl	r12,0xfffc
80007922:	58 09       	cp.w	r9,0
80007924:	c5 60       	breq	800079d0 <_realloc_r+0x178>
80007926:	f8 00 00 03 	add	r3,r12,r0
8000792a:	0a 39       	cp.w	r9,r5
8000792c:	c4 81       	brne	800079bc <_realloc_r+0x164>
8000792e:	14 03       	add	r3,r10
80007930:	ec c9 ff f0 	sub	r9,r6,-16
80007934:	12 33       	cp.w	r3,r9
80007936:	c4 d5       	brlt	800079d0 <_realloc_r+0x178>
80007938:	6e 3a       	ld.w	r10,r7[0xc]
8000793a:	6e 29       	ld.w	r9,r7[0x8]
8000793c:	95 29       	st.w	r10[0x8],r9
8000793e:	93 3a       	st.w	r9[0xc],r10
80007940:	ee c5 ff f8 	sub	r5,r7,-8
80007944:	e0 ca 00 04 	sub	r10,r0,4
80007948:	e0 4a 00 24 	cp.w	r10,36
8000794c:	e0 8b 00 25 	brhi	80007996 <_realloc_r+0x13e>
80007950:	0a 99       	mov	r9,r5
80007952:	59 3a       	cp.w	r10,19
80007954:	e0 88 00 1a 	brls	80007988 <_realloc_r+0x130>
80007958:	09 09       	ld.w	r9,r4++
8000795a:	8b 09       	st.w	r5[0x0],r9
8000795c:	09 09       	ld.w	r9,r4++
8000795e:	8f 39       	st.w	r7[0xc],r9
80007960:	ee c9 ff f0 	sub	r9,r7,-16
80007964:	59 ba       	cp.w	r10,27
80007966:	e0 88 00 11 	brls	80007988 <_realloc_r+0x130>
8000796a:	09 0b       	ld.w	r11,r4++
8000796c:	93 0b       	st.w	r9[0x0],r11
8000796e:	09 09       	ld.w	r9,r4++
80007970:	8f 59       	st.w	r7[0x14],r9
80007972:	ee c9 ff e8 	sub	r9,r7,-24
80007976:	e0 4a 00 24 	cp.w	r10,36
8000797a:	c0 71       	brne	80007988 <_realloc_r+0x130>
8000797c:	09 0a       	ld.w	r10,r4++
8000797e:	93 0a       	st.w	r9[0x0],r10
80007980:	ee c9 ff e0 	sub	r9,r7,-32
80007984:	09 0a       	ld.w	r10,r4++
80007986:	8f 7a       	st.w	r7[0x1c],r10
80007988:	09 0a       	ld.w	r10,r4++
8000798a:	12 aa       	st.w	r9++,r10
8000798c:	68 0a       	ld.w	r10,r4[0x0]
8000798e:	93 0a       	st.w	r9[0x0],r10
80007990:	68 1a       	ld.w	r10,r4[0x4]
80007992:	93 1a       	st.w	r9[0x4],r10
80007994:	c0 78       	rjmp	800079a2 <_realloc_r+0x14a>
80007996:	50 08       	stdsp	sp[0x0],r8
80007998:	08 9b       	mov	r11,r4
8000799a:	0a 9c       	mov	r12,r5
8000799c:	fe b0 fc 4b 	rcall	80007232 <memmove>
800079a0:	40 08       	lddsp	r8,sp[0x0]
800079a2:	ee 06 00 09 	add	r9,r7,r6
800079a6:	0c 13       	sub	r3,r6
800079a8:	a1 a3       	sbr	r3,0x0
800079aa:	93 13       	st.w	r9[0x4],r3
800079ac:	91 29       	st.w	r8[0x8],r9
800079ae:	04 9c       	mov	r12,r2
800079b0:	6e 18       	ld.w	r8,r7[0x4]
800079b2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800079b6:	10 46       	or	r6,r8
800079b8:	8f 16       	st.w	r7[0x4],r6
800079ba:	ca a8       	rjmp	80007b0e <_realloc_r+0x2b6>
800079bc:	14 03       	add	r3,r10
800079be:	0c 33       	cp.w	r3,r6
800079c0:	c0 85       	brlt	800079d0 <_realloc_r+0x178>
800079c2:	72 28       	ld.w	r8,r9[0x8]
800079c4:	72 39       	ld.w	r9,r9[0xc]
800079c6:	93 28       	st.w	r9[0x8],r8
800079c8:	91 39       	st.w	r8[0xc],r9
800079ca:	6e 28       	ld.w	r8,r7[0x8]
800079cc:	6e 39       	ld.w	r9,r7[0xc]
800079ce:	c0 78       	rjmp	800079dc <_realloc_r+0x184>
800079d0:	f8 00 00 03 	add	r3,r12,r0
800079d4:	0c 33       	cp.w	r3,r6
800079d6:	c3 35       	brlt	80007a3c <_realloc_r+0x1e4>
800079d8:	6e 39       	ld.w	r9,r7[0xc]
800079da:	6e 28       	ld.w	r8,r7[0x8]
800079dc:	93 28       	st.w	r9[0x8],r8
800079de:	91 39       	st.w	r8[0xc],r9
800079e0:	e0 ca 00 04 	sub	r10,r0,4
800079e4:	ee cc ff f8 	sub	r12,r7,-8
800079e8:	e0 4a 00 24 	cp.w	r10,36
800079ec:	e0 8b 00 24 	brhi	80007a34 <_realloc_r+0x1dc>
800079f0:	59 3a       	cp.w	r10,19
800079f2:	e0 88 00 1a 	brls	80007a26 <_realloc_r+0x1ce>
800079f6:	09 08       	ld.w	r8,r4++
800079f8:	99 08       	st.w	r12[0x0],r8
800079fa:	09 08       	ld.w	r8,r4++
800079fc:	8f 38       	st.w	r7[0xc],r8
800079fe:	ee cc ff f0 	sub	r12,r7,-16
80007a02:	59 ba       	cp.w	r10,27
80007a04:	e0 88 00 11 	brls	80007a26 <_realloc_r+0x1ce>
80007a08:	09 08       	ld.w	r8,r4++
80007a0a:	99 08       	st.w	r12[0x0],r8
80007a0c:	09 08       	ld.w	r8,r4++
80007a0e:	8f 58       	st.w	r7[0x14],r8
80007a10:	ee cc ff e8 	sub	r12,r7,-24
80007a14:	e0 4a 00 24 	cp.w	r10,36
80007a18:	c0 71       	brne	80007a26 <_realloc_r+0x1ce>
80007a1a:	09 08       	ld.w	r8,r4++
80007a1c:	99 08       	st.w	r12[0x0],r8
80007a1e:	ee cc ff e0 	sub	r12,r7,-32
80007a22:	09 08       	ld.w	r8,r4++
80007a24:	8f 78       	st.w	r7[0x1c],r8
80007a26:	09 08       	ld.w	r8,r4++
80007a28:	18 a8       	st.w	r12++,r8
80007a2a:	68 08       	ld.w	r8,r4[0x0]
80007a2c:	99 08       	st.w	r12[0x0],r8
80007a2e:	68 18       	ld.w	r8,r4[0x4]
80007a30:	99 18       	st.w	r12[0x4],r8
80007a32:	c4 78       	rjmp	80007ac0 <_realloc_r+0x268>
80007a34:	08 9b       	mov	r11,r4
80007a36:	fe b0 fb fe 	rcall	80007232 <memmove>
80007a3a:	c4 38       	rjmp	80007ac0 <_realloc_r+0x268>
80007a3c:	04 9c       	mov	r12,r2
80007a3e:	fe b0 f9 d7 	rcall	80006dec <_malloc_r>
80007a42:	18 95       	mov	r5,r12
80007a44:	c3 a0       	breq	80007ab8 <_realloc_r+0x260>
80007a46:	62 18       	ld.w	r8,r1[0x4]
80007a48:	f8 c9 00 08 	sub	r9,r12,8
80007a4c:	a1 c8       	cbr	r8,0x0
80007a4e:	e2 08 00 08 	add	r8,r1,r8
80007a52:	10 39       	cp.w	r9,r8
80007a54:	c0 71       	brne	80007a62 <_realloc_r+0x20a>
80007a56:	72 13       	ld.w	r3,r9[0x4]
80007a58:	02 97       	mov	r7,r1
80007a5a:	e0 13 ff fc 	andl	r3,0xfffc
80007a5e:	00 03       	add	r3,r0
80007a60:	c3 08       	rjmp	80007ac0 <_realloc_r+0x268>
80007a62:	e0 ca 00 04 	sub	r10,r0,4
80007a66:	e0 4a 00 24 	cp.w	r10,36
80007a6a:	e0 8b 00 20 	brhi	80007aaa <_realloc_r+0x252>
80007a6e:	08 99       	mov	r9,r4
80007a70:	18 98       	mov	r8,r12
80007a72:	59 3a       	cp.w	r10,19
80007a74:	e0 88 00 14 	brls	80007a9c <_realloc_r+0x244>
80007a78:	13 0b       	ld.w	r11,r9++
80007a7a:	10 ab       	st.w	r8++,r11
80007a7c:	13 0b       	ld.w	r11,r9++
80007a7e:	10 ab       	st.w	r8++,r11
80007a80:	59 ba       	cp.w	r10,27
80007a82:	e0 88 00 0d 	brls	80007a9c <_realloc_r+0x244>
80007a86:	13 0b       	ld.w	r11,r9++
80007a88:	10 ab       	st.w	r8++,r11
80007a8a:	13 0b       	ld.w	r11,r9++
80007a8c:	10 ab       	st.w	r8++,r11
80007a8e:	e0 4a 00 24 	cp.w	r10,36
80007a92:	c0 51       	brne	80007a9c <_realloc_r+0x244>
80007a94:	13 0a       	ld.w	r10,r9++
80007a96:	10 aa       	st.w	r8++,r10
80007a98:	13 0a       	ld.w	r10,r9++
80007a9a:	10 aa       	st.w	r8++,r10
80007a9c:	13 0a       	ld.w	r10,r9++
80007a9e:	10 aa       	st.w	r8++,r10
80007aa0:	72 0a       	ld.w	r10,r9[0x0]
80007aa2:	91 0a       	st.w	r8[0x0],r10
80007aa4:	72 19       	ld.w	r9,r9[0x4]
80007aa6:	91 19       	st.w	r8[0x4],r9
80007aa8:	c0 48       	rjmp	80007ab0 <_realloc_r+0x258>
80007aaa:	08 9b       	mov	r11,r4
80007aac:	fe b0 fb c3 	rcall	80007232 <memmove>
80007ab0:	08 9b       	mov	r11,r4
80007ab2:	04 9c       	mov	r12,r2
80007ab4:	fe b0 f6 f6 	rcall	800068a0 <_free_r>
80007ab8:	04 9c       	mov	r12,r2
80007aba:	c2 a8       	rjmp	80007b0e <_realloc_r+0x2b6>
80007abc:	00 93       	mov	r3,r0
80007abe:	02 97       	mov	r7,r1
80007ac0:	e6 06 01 09 	sub	r9,r3,r6
80007ac4:	6e 18       	ld.w	r8,r7[0x4]
80007ac6:	58 f9       	cp.w	r9,15
80007ac8:	e0 88 00 16 	brls	80007af4 <_realloc_r+0x29c>
80007acc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007ad0:	ed e8 10 08 	or	r8,r6,r8
80007ad4:	8f 18       	st.w	r7[0x4],r8
80007ad6:	12 98       	mov	r8,r9
80007ad8:	a1 a8       	sbr	r8,0x0
80007ada:	ee 06 00 0b 	add	r11,r7,r6
80007ade:	f6 09 00 09 	add	r9,r11,r9
80007ae2:	97 18       	st.w	r11[0x4],r8
80007ae4:	72 18       	ld.w	r8,r9[0x4]
80007ae6:	a1 a8       	sbr	r8,0x0
80007ae8:	2f 8b       	sub	r11,-8
80007aea:	93 18       	st.w	r9[0x4],r8
80007aec:	04 9c       	mov	r12,r2
80007aee:	fe b0 f6 d9 	rcall	800068a0 <_free_r>
80007af2:	c0 b8       	rjmp	80007b08 <_realloc_r+0x2b0>
80007af4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007af8:	e7 e8 10 08 	or	r8,r3,r8
80007afc:	8f 18       	st.w	r7[0x4],r8
80007afe:	ee 03 00 03 	add	r3,r7,r3
80007b02:	66 18       	ld.w	r8,r3[0x4]
80007b04:	a1 a8       	sbr	r8,0x0
80007b06:	87 18       	st.w	r3[0x4],r8
80007b08:	04 9c       	mov	r12,r2
80007b0a:	ee c5 ff f8 	sub	r5,r7,-8
80007b0e:	fe b0 fb b9 	rcall	80007280 <__malloc_unlock>
80007b12:	0a 9c       	mov	r12,r5
80007b14:	2f fd       	sub	sp,-4
80007b16:	d8 32       	popm	r0-r7,pc

80007b18 <__isinfd>:
80007b18:	14 98       	mov	r8,r10
80007b1a:	fc 19 7f f0 	movh	r9,0x7ff0
80007b1e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80007b22:	f0 0b 11 00 	rsub	r11,r8,0
80007b26:	f7 e8 10 08 	or	r8,r11,r8
80007b2a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80007b2e:	f2 08 01 08 	sub	r8,r9,r8
80007b32:	f0 0c 11 00 	rsub	r12,r8,0
80007b36:	f9 e8 10 08 	or	r8,r12,r8
80007b3a:	f0 0c 14 1f 	asr	r12,r8,0x1f
80007b3e:	2f fc       	sub	r12,-1
80007b40:	5e fc       	retal	r12

80007b42 <__isnand>:
80007b42:	14 98       	mov	r8,r10
80007b44:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80007b48:	f0 0c 11 00 	rsub	r12,r8,0
80007b4c:	10 4c       	or	r12,r8
80007b4e:	fc 18 7f f0 	movh	r8,0x7ff0
80007b52:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80007b56:	f0 0c 01 0c 	sub	r12,r8,r12
80007b5a:	bf 9c       	lsr	r12,0x1f
80007b5c:	5e fc       	retal	r12
80007b5e:	d7 03       	nop

80007b60 <_sbrk_r>:
80007b60:	d4 21       	pushm	r4-r7,lr
80007b62:	30 08       	mov	r8,0
80007b64:	18 97       	mov	r7,r12
80007b66:	e0 66 06 70 	mov	r6,1648
80007b6a:	16 9c       	mov	r12,r11
80007b6c:	8d 08       	st.w	r6[0x0],r8
80007b6e:	ca fc       	rcall	80007ccc <_sbrk>
80007b70:	5b fc       	cp.w	r12,-1
80007b72:	c0 51       	brne	80007b7c <_sbrk_r+0x1c>
80007b74:	6c 08       	ld.w	r8,r6[0x0]
80007b76:	58 08       	cp.w	r8,0
80007b78:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007b7c:	d8 22       	popm	r4-r7,pc
80007b7e:	d7 03       	nop

80007b80 <__sclose>:
80007b80:	d4 01       	pushm	lr
80007b82:	96 7b       	ld.sh	r11,r11[0xe]
80007b84:	cf ec       	rcall	80007d80 <_close_r>
80007b86:	d8 02       	popm	pc

80007b88 <__sseek>:
80007b88:	d4 21       	pushm	r4-r7,lr
80007b8a:	16 97       	mov	r7,r11
80007b8c:	96 7b       	ld.sh	r11,r11[0xe]
80007b8e:	c8 5d       	rcall	80007e98 <_lseek_r>
80007b90:	8e 68       	ld.sh	r8,r7[0xc]
80007b92:	10 99       	mov	r9,r8
80007b94:	ad c8       	cbr	r8,0xc
80007b96:	ad a9       	sbr	r9,0xc
80007b98:	5b fc       	cp.w	r12,-1
80007b9a:	ef f8 0c 06 	st.heq	r7[0xc],r8
80007b9e:	ef f9 1c 06 	st.hne	r7[0xc],r9
80007ba2:	ef fc 1a 15 	st.wne	r7[0x54],r12
80007ba6:	d8 22       	popm	r4-r7,pc

80007ba8 <__swrite>:
80007ba8:	d4 21       	pushm	r4-r7,lr
80007baa:	96 68       	ld.sh	r8,r11[0xc]
80007bac:	16 97       	mov	r7,r11
80007bae:	14 95       	mov	r5,r10
80007bb0:	12 94       	mov	r4,r9
80007bb2:	e2 18 01 00 	andl	r8,0x100,COH
80007bb6:	18 96       	mov	r6,r12
80007bb8:	c0 50       	breq	80007bc2 <__swrite+0x1a>
80007bba:	30 29       	mov	r9,2
80007bbc:	30 0a       	mov	r10,0
80007bbe:	96 7b       	ld.sh	r11,r11[0xe]
80007bc0:	c6 cd       	rcall	80007e98 <_lseek_r>
80007bc2:	8e 68       	ld.sh	r8,r7[0xc]
80007bc4:	ad c8       	cbr	r8,0xc
80007bc6:	08 99       	mov	r9,r4
80007bc8:	0a 9a       	mov	r10,r5
80007bca:	8e 7b       	ld.sh	r11,r7[0xe]
80007bcc:	0c 9c       	mov	r12,r6
80007bce:	ae 68       	st.h	r7[0xc],r8
80007bd0:	c9 ac       	rcall	80007d04 <_write_r>
80007bd2:	d8 22       	popm	r4-r7,pc

80007bd4 <__sread>:
80007bd4:	d4 21       	pushm	r4-r7,lr
80007bd6:	16 97       	mov	r7,r11
80007bd8:	96 7b       	ld.sh	r11,r11[0xe]
80007bda:	c7 1d       	rcall	80007ebc <_read_r>
80007bdc:	c0 65       	brlt	80007be8 <__sread+0x14>
80007bde:	6f 58       	ld.w	r8,r7[0x54]
80007be0:	18 08       	add	r8,r12
80007be2:	ef 48 00 54 	st.w	r7[84],r8
80007be6:	d8 22       	popm	r4-r7,pc
80007be8:	8e 68       	ld.sh	r8,r7[0xc]
80007bea:	ad c8       	cbr	r8,0xc
80007bec:	ae 68       	st.h	r7[0xc],r8
80007bee:	d8 22       	popm	r4-r7,pc

80007bf0 <strlen>:
80007bf0:	30 09       	mov	r9,0
80007bf2:	18 98       	mov	r8,r12
80007bf4:	c0 28       	rjmp	80007bf8 <strlen+0x8>
80007bf6:	2f f8       	sub	r8,-1
80007bf8:	11 8a       	ld.ub	r10,r8[0x0]
80007bfa:	f2 0a 18 00 	cp.b	r10,r9
80007bfe:	cf c1       	brne	80007bf6 <strlen+0x6>
80007c00:	f0 0c 01 0c 	sub	r12,r8,r12
80007c04:	5e fc       	retal	r12
80007c06:	d7 03       	nop

80007c08 <_close>:
80007c08:	30 28       	mov	r8,2
80007c0a:	d6 73       	breakpoint
80007c0c:	3f fc       	mov	r12,-1
80007c0e:	35 8b       	mov	r11,88
80007c10:	58 0c       	cp.w	r12,0
80007c12:	5e 4c       	retge	r12
80007c14:	e0 6a 06 70 	mov	r10,1648
80007c18:	95 0b       	st.w	r10[0x0],r11
80007c1a:	5e fc       	retal	r12

80007c1c <_lseek>:
80007c1c:	30 58       	mov	r8,5
80007c1e:	d6 73       	breakpoint
80007c20:	3f fc       	mov	r12,-1
80007c22:	35 8b       	mov	r11,88
80007c24:	58 0c       	cp.w	r12,0
80007c26:	5e 4c       	retge	r12
80007c28:	e0 6a 06 70 	mov	r10,1648
80007c2c:	95 0b       	st.w	r10[0x0],r11
80007c2e:	5e fc       	retal	r12

80007c30 <_read>:
80007c30:	30 38       	mov	r8,3
80007c32:	d6 73       	breakpoint
80007c34:	3f fc       	mov	r12,-1
80007c36:	35 8b       	mov	r11,88
80007c38:	58 0c       	cp.w	r12,0
80007c3a:	5e 4c       	retge	r12
80007c3c:	e0 6a 06 70 	mov	r10,1648
80007c40:	95 0b       	st.w	r10[0x0],r11
80007c42:	5e fc       	retal	r12

80007c44 <_write>:
80007c44:	30 48       	mov	r8,4
80007c46:	d6 73       	breakpoint
80007c48:	3f fc       	mov	r12,-1
80007c4a:	35 8b       	mov	r11,88
80007c4c:	58 0c       	cp.w	r12,0
80007c4e:	5e 4c       	retge	r12
80007c50:	e0 6a 06 70 	mov	r10,1648
80007c54:	95 0b       	st.w	r10[0x0],r11
80007c56:	5e fc       	retal	r12

80007c58 <isatty>:
80007c58:	30 b8       	mov	r8,11
80007c5a:	d6 73       	breakpoint
80007c5c:	3f fc       	mov	r12,-1
80007c5e:	35 8b       	mov	r11,88
80007c60:	58 0c       	cp.w	r12,0
80007c62:	5e 4c       	retge	r12
80007c64:	e0 6a 06 70 	mov	r10,1648
80007c68:	95 0b       	st.w	r10[0x0],r11
80007c6a:	5e fc       	retal	r12

80007c6c <_fstat_host>:
80007c6c:	30 98       	mov	r8,9
80007c6e:	d6 73       	breakpoint
80007c70:	3f fc       	mov	r12,-1
80007c72:	35 8b       	mov	r11,88
80007c74:	58 0c       	cp.w	r12,0
80007c76:	5e 4c       	retge	r12
80007c78:	e0 6a 06 70 	mov	r10,1648
80007c7c:	95 0b       	st.w	r10[0x0],r11
80007c7e:	5e fc       	retal	r12

80007c80 <_fstat>:
80007c80:	d4 21       	pushm	r4-r7,lr
80007c82:	21 0d       	sub	sp,64
80007c84:	16 97       	mov	r7,r11
80007c86:	1a 9b       	mov	r11,sp
80007c88:	cf 2f       	rcall	80007c6c <_fstat_host>
80007c8a:	c0 34       	brge	80007c90 <_fstat+0x10>
80007c8c:	3f fc       	mov	r12,-1
80007c8e:	c1 c8       	rjmp	80007cc6 <_fstat+0x46>
80007c90:	40 08       	lddsp	r8,sp[0x0]
80007c92:	ae 08       	st.h	r7[0x0],r8
80007c94:	40 18       	lddsp	r8,sp[0x4]
80007c96:	ae 18       	st.h	r7[0x2],r8
80007c98:	40 28       	lddsp	r8,sp[0x8]
80007c9a:	8f 18       	st.w	r7[0x4],r8
80007c9c:	40 38       	lddsp	r8,sp[0xc]
80007c9e:	ae 48       	st.h	r7[0x8],r8
80007ca0:	40 48       	lddsp	r8,sp[0x10]
80007ca2:	ae 58       	st.h	r7[0xa],r8
80007ca4:	40 58       	lddsp	r8,sp[0x14]
80007ca6:	ae 68       	st.h	r7[0xc],r8
80007ca8:	40 68       	lddsp	r8,sp[0x18]
80007caa:	ae 78       	st.h	r7[0xe],r8
80007cac:	40 88       	lddsp	r8,sp[0x20]
80007cae:	8f 48       	st.w	r7[0x10],r8
80007cb0:	40 a8       	lddsp	r8,sp[0x28]
80007cb2:	8f b8       	st.w	r7[0x2c],r8
80007cb4:	40 c8       	lddsp	r8,sp[0x30]
80007cb6:	8f c8       	st.w	r7[0x30],r8
80007cb8:	40 d8       	lddsp	r8,sp[0x34]
80007cba:	8f 58       	st.w	r7[0x14],r8
80007cbc:	40 e8       	lddsp	r8,sp[0x38]
80007cbe:	30 0c       	mov	r12,0
80007cc0:	8f 78       	st.w	r7[0x1c],r8
80007cc2:	40 f8       	lddsp	r8,sp[0x3c]
80007cc4:	8f 98       	st.w	r7[0x24],r8
80007cc6:	2f 0d       	sub	sp,-64
80007cc8:	d8 22       	popm	r4-r7,pc
80007cca:	d7 03       	nop

80007ccc <_sbrk>:
80007ccc:	d4 01       	pushm	lr
80007cce:	e0 68 06 5c 	mov	r8,1628
80007cd2:	70 09       	ld.w	r9,r8[0x0]
80007cd4:	58 09       	cp.w	r9,0
80007cd6:	c0 41       	brne	80007cde <_sbrk+0x12>
80007cd8:	e0 69 06 78 	mov	r9,1656
80007cdc:	91 09       	st.w	r8[0x0],r9
80007cde:	e0 69 06 5c 	mov	r9,1628
80007ce2:	e0 6a f0 00 	mov	r10,61440
80007ce6:	72 08       	ld.w	r8,r9[0x0]
80007ce8:	f0 0c 00 0c 	add	r12,r8,r12
80007cec:	14 3c       	cp.w	r12,r10
80007cee:	e0 8b 00 04 	brhi	80007cf6 <_sbrk+0x2a>
80007cf2:	93 0c       	st.w	r9[0x0],r12
80007cf4:	c0 58       	rjmp	80007cfe <_sbrk+0x32>
80007cf6:	c5 5c       	rcall	80007da0 <__errno>
80007cf8:	30 c8       	mov	r8,12
80007cfa:	99 08       	st.w	r12[0x0],r8
80007cfc:	3f f8       	mov	r8,-1
80007cfe:	10 9c       	mov	r12,r8
80007d00:	d8 02       	popm	pc
80007d02:	d7 03       	nop

80007d04 <_write_r>:
80007d04:	d4 21       	pushm	r4-r7,lr
80007d06:	16 98       	mov	r8,r11
80007d08:	18 97       	mov	r7,r12
80007d0a:	10 9c       	mov	r12,r8
80007d0c:	30 08       	mov	r8,0
80007d0e:	14 9b       	mov	r11,r10
80007d10:	e0 66 06 70 	mov	r6,1648
80007d14:	12 9a       	mov	r10,r9
80007d16:	8d 08       	st.w	r6[0x0],r8
80007d18:	c9 6f       	rcall	80007c44 <_write>
80007d1a:	5b fc       	cp.w	r12,-1
80007d1c:	c0 51       	brne	80007d26 <_write_r+0x22>
80007d1e:	6c 08       	ld.w	r8,r6[0x0]
80007d20:	58 08       	cp.w	r8,0
80007d22:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007d26:	d8 22       	popm	r4-r7,pc

80007d28 <_calloc_r>:
80007d28:	d4 21       	pushm	r4-r7,lr
80007d2a:	f4 0b 02 4b 	mul	r11,r10,r11
80007d2e:	fe b0 f8 5f 	rcall	80006dec <_malloc_r>
80007d32:	18 97       	mov	r7,r12
80007d34:	c2 30       	breq	80007d7a <_calloc_r+0x52>
80007d36:	f8 fa ff fc 	ld.w	r10,r12[-4]
80007d3a:	e0 1a ff fc 	andl	r10,0xfffc
80007d3e:	20 4a       	sub	r10,4
80007d40:	e0 4a 00 24 	cp.w	r10,36
80007d44:	e0 8b 00 18 	brhi	80007d74 <_calloc_r+0x4c>
80007d48:	18 98       	mov	r8,r12
80007d4a:	59 3a       	cp.w	r10,19
80007d4c:	e0 88 00 0f 	brls	80007d6a <_calloc_r+0x42>
80007d50:	30 09       	mov	r9,0
80007d52:	10 a9       	st.w	r8++,r9
80007d54:	10 a9       	st.w	r8++,r9
80007d56:	59 ba       	cp.w	r10,27
80007d58:	e0 88 00 09 	brls	80007d6a <_calloc_r+0x42>
80007d5c:	10 a9       	st.w	r8++,r9
80007d5e:	10 a9       	st.w	r8++,r9
80007d60:	e0 4a 00 24 	cp.w	r10,36
80007d64:	c0 31       	brne	80007d6a <_calloc_r+0x42>
80007d66:	10 a9       	st.w	r8++,r9
80007d68:	10 a9       	st.w	r8++,r9
80007d6a:	30 09       	mov	r9,0
80007d6c:	10 a9       	st.w	r8++,r9
80007d6e:	91 19       	st.w	r8[0x4],r9
80007d70:	91 09       	st.w	r8[0x0],r9
80007d72:	c0 48       	rjmp	80007d7a <_calloc_r+0x52>
80007d74:	30 0b       	mov	r11,0
80007d76:	fe b0 fa 7d 	rcall	80007270 <memset>
80007d7a:	0e 9c       	mov	r12,r7
80007d7c:	d8 22       	popm	r4-r7,pc
80007d7e:	d7 03       	nop

80007d80 <_close_r>:
80007d80:	d4 21       	pushm	r4-r7,lr
80007d82:	30 08       	mov	r8,0
80007d84:	18 97       	mov	r7,r12
80007d86:	e0 66 06 70 	mov	r6,1648
80007d8a:	16 9c       	mov	r12,r11
80007d8c:	8d 08       	st.w	r6[0x0],r8
80007d8e:	c3 df       	rcall	80007c08 <_close>
80007d90:	5b fc       	cp.w	r12,-1
80007d92:	c0 51       	brne	80007d9c <_close_r+0x1c>
80007d94:	6c 08       	ld.w	r8,r6[0x0]
80007d96:	58 08       	cp.w	r8,0
80007d98:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007d9c:	d8 22       	popm	r4-r7,pc
80007d9e:	d7 03       	nop

80007da0 <__errno>:
80007da0:	e0 68 01 00 	mov	r8,256
80007da4:	70 0c       	ld.w	r12,r8[0x0]
80007da6:	2f 4c       	sub	r12,-12
80007da8:	5e fc       	retal	r12
80007daa:	d7 03       	nop

80007dac <_fclose_r>:
80007dac:	d4 21       	pushm	r4-r7,lr
80007dae:	18 96       	mov	r6,r12
80007db0:	16 97       	mov	r7,r11
80007db2:	58 0b       	cp.w	r11,0
80007db4:	c0 31       	brne	80007dba <_fclose_r+0xe>
80007db6:	16 95       	mov	r5,r11
80007db8:	c5 38       	rjmp	80007e5e <_fclose_r+0xb2>
80007dba:	fe b0 f4 87 	rcall	800066c8 <__sfp_lock_acquire>
80007dbe:	58 06       	cp.w	r6,0
80007dc0:	c0 70       	breq	80007dce <_fclose_r+0x22>
80007dc2:	6c 68       	ld.w	r8,r6[0x18]
80007dc4:	58 08       	cp.w	r8,0
80007dc6:	c0 41       	brne	80007dce <_fclose_r+0x22>
80007dc8:	0c 9c       	mov	r12,r6
80007dca:	fe b0 f4 d1 	rcall	8000676c <__sinit>
80007dce:	fe c8 e8 26 	sub	r8,pc,-6106
80007dd2:	10 37       	cp.w	r7,r8
80007dd4:	c0 31       	brne	80007dda <_fclose_r+0x2e>
80007dd6:	6c 07       	ld.w	r7,r6[0x0]
80007dd8:	c0 c8       	rjmp	80007df0 <_fclose_r+0x44>
80007dda:	fe c8 e8 12 	sub	r8,pc,-6126
80007dde:	10 37       	cp.w	r7,r8
80007de0:	c0 31       	brne	80007de6 <_fclose_r+0x3a>
80007de2:	6c 17       	ld.w	r7,r6[0x4]
80007de4:	c0 68       	rjmp	80007df0 <_fclose_r+0x44>
80007de6:	fe c8 e7 fe 	sub	r8,pc,-6146
80007dea:	10 37       	cp.w	r7,r8
80007dec:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80007df0:	8e 69       	ld.sh	r9,r7[0xc]
80007df2:	30 08       	mov	r8,0
80007df4:	f0 09 19 00 	cp.h	r9,r8
80007df8:	c0 51       	brne	80007e02 <_fclose_r+0x56>
80007dfa:	fe b0 f4 68 	rcall	800066ca <__sfp_lock_release>
80007dfe:	30 05       	mov	r5,0
80007e00:	c2 f8       	rjmp	80007e5e <_fclose_r+0xb2>
80007e02:	0e 9b       	mov	r11,r7
80007e04:	0c 9c       	mov	r12,r6
80007e06:	fe b0 f3 db 	rcall	800065bc <_fflush_r>
80007e0a:	6e c8       	ld.w	r8,r7[0x30]
80007e0c:	18 95       	mov	r5,r12
80007e0e:	58 08       	cp.w	r8,0
80007e10:	c0 60       	breq	80007e1c <_fclose_r+0x70>
80007e12:	6e 8b       	ld.w	r11,r7[0x20]
80007e14:	0c 9c       	mov	r12,r6
80007e16:	5d 18       	icall	r8
80007e18:	f9 b5 05 ff 	movlt	r5,-1
80007e1c:	8e 68       	ld.sh	r8,r7[0xc]
80007e1e:	ed b8 00 07 	bld	r8,0x7
80007e22:	c0 51       	brne	80007e2c <_fclose_r+0x80>
80007e24:	6e 4b       	ld.w	r11,r7[0x10]
80007e26:	0c 9c       	mov	r12,r6
80007e28:	fe b0 f5 3c 	rcall	800068a0 <_free_r>
80007e2c:	6e db       	ld.w	r11,r7[0x34]
80007e2e:	58 0b       	cp.w	r11,0
80007e30:	c0 a0       	breq	80007e44 <_fclose_r+0x98>
80007e32:	ee c8 ff bc 	sub	r8,r7,-68
80007e36:	10 3b       	cp.w	r11,r8
80007e38:	c0 40       	breq	80007e40 <_fclose_r+0x94>
80007e3a:	0c 9c       	mov	r12,r6
80007e3c:	fe b0 f5 32 	rcall	800068a0 <_free_r>
80007e40:	30 08       	mov	r8,0
80007e42:	8f d8       	st.w	r7[0x34],r8
80007e44:	6f 2b       	ld.w	r11,r7[0x48]
80007e46:	58 0b       	cp.w	r11,0
80007e48:	c0 70       	breq	80007e56 <_fclose_r+0xaa>
80007e4a:	0c 9c       	mov	r12,r6
80007e4c:	fe b0 f5 2a 	rcall	800068a0 <_free_r>
80007e50:	30 08       	mov	r8,0
80007e52:	ef 48 00 48 	st.w	r7[72],r8
80007e56:	30 08       	mov	r8,0
80007e58:	ae 68       	st.h	r7[0xc],r8
80007e5a:	fe b0 f4 38 	rcall	800066ca <__sfp_lock_release>
80007e5e:	0a 9c       	mov	r12,r5
80007e60:	d8 22       	popm	r4-r7,pc
80007e62:	d7 03       	nop

80007e64 <fclose>:
80007e64:	d4 01       	pushm	lr
80007e66:	e0 68 01 00 	mov	r8,256
80007e6a:	18 9b       	mov	r11,r12
80007e6c:	70 0c       	ld.w	r12,r8[0x0]
80007e6e:	c9 ff       	rcall	80007dac <_fclose_r>
80007e70:	d8 02       	popm	pc
80007e72:	d7 03       	nop

80007e74 <_fstat_r>:
80007e74:	d4 21       	pushm	r4-r7,lr
80007e76:	16 98       	mov	r8,r11
80007e78:	18 97       	mov	r7,r12
80007e7a:	10 9c       	mov	r12,r8
80007e7c:	30 08       	mov	r8,0
80007e7e:	e0 66 06 70 	mov	r6,1648
80007e82:	14 9b       	mov	r11,r10
80007e84:	8d 08       	st.w	r6[0x0],r8
80007e86:	cf de       	rcall	80007c80 <_fstat>
80007e88:	5b fc       	cp.w	r12,-1
80007e8a:	c0 51       	brne	80007e94 <_fstat_r+0x20>
80007e8c:	6c 08       	ld.w	r8,r6[0x0]
80007e8e:	58 08       	cp.w	r8,0
80007e90:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007e94:	d8 22       	popm	r4-r7,pc
80007e96:	d7 03       	nop

80007e98 <_lseek_r>:
80007e98:	d4 21       	pushm	r4-r7,lr
80007e9a:	16 98       	mov	r8,r11
80007e9c:	18 97       	mov	r7,r12
80007e9e:	10 9c       	mov	r12,r8
80007ea0:	30 08       	mov	r8,0
80007ea2:	14 9b       	mov	r11,r10
80007ea4:	e0 66 06 70 	mov	r6,1648
80007ea8:	12 9a       	mov	r10,r9
80007eaa:	8d 08       	st.w	r6[0x0],r8
80007eac:	cb 8e       	rcall	80007c1c <_lseek>
80007eae:	5b fc       	cp.w	r12,-1
80007eb0:	c0 51       	brne	80007eba <_lseek_r+0x22>
80007eb2:	6c 08       	ld.w	r8,r6[0x0]
80007eb4:	58 08       	cp.w	r8,0
80007eb6:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007eba:	d8 22       	popm	r4-r7,pc

80007ebc <_read_r>:
80007ebc:	d4 21       	pushm	r4-r7,lr
80007ebe:	16 98       	mov	r8,r11
80007ec0:	18 97       	mov	r7,r12
80007ec2:	10 9c       	mov	r12,r8
80007ec4:	30 08       	mov	r8,0
80007ec6:	14 9b       	mov	r11,r10
80007ec8:	e0 66 06 70 	mov	r6,1648
80007ecc:	12 9a       	mov	r10,r9
80007ece:	8d 08       	st.w	r6[0x0],r8
80007ed0:	cb 0e       	rcall	80007c30 <_read>
80007ed2:	5b fc       	cp.w	r12,-1
80007ed4:	c0 51       	brne	80007ede <_read_r+0x22>
80007ed6:	6c 08       	ld.w	r8,r6[0x0]
80007ed8:	58 08       	cp.w	r8,0
80007eda:	ef f8 1a 03 	st.wne	r7[0xc],r8
80007ede:	d8 22       	popm	r4-r7,pc

80007ee0 <__avr32_f64_mul>:
80007ee0:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80007ee4:	e0 80 00 dc 	breq	8000809c <__avr32_f64_mul_op1_zero>
80007ee8:	d4 21       	pushm	r4-r7,lr
80007eea:	f7 e9 20 0e 	eor	lr,r11,r9
80007eee:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007ef2:	30 15       	mov	r5,1
80007ef4:	c4 30       	breq	80007f7a <__avr32_f64_mul_op1_subnormal>
80007ef6:	ab 6b       	lsl	r11,0xa
80007ef8:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80007efc:	ab 6a       	lsl	r10,0xa
80007efe:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80007f02:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007f06:	c5 c0       	breq	80007fbe <__avr32_f64_mul_op2_subnormal>
80007f08:	a1 78       	lsl	r8,0x1
80007f0a:	5c f9       	rol	r9
80007f0c:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80007f10:	e0 47 07 ff 	cp.w	r7,2047
80007f14:	c7 70       	breq	80008002 <__avr32_f64_mul_op_nan_or_inf>
80007f16:	e0 46 07 ff 	cp.w	r6,2047
80007f1a:	c7 40       	breq	80008002 <__avr32_f64_mul_op_nan_or_inf>
80007f1c:	ee 06 00 0c 	add	r12,r7,r6
80007f20:	e0 2c 03 fe 	sub	r12,1022
80007f24:	f6 08 06 44 	mulu.d	r4,r11,r8
80007f28:	f4 09 07 44 	macu.d	r4,r10,r9
80007f2c:	f4 08 06 46 	mulu.d	r6,r10,r8
80007f30:	f6 09 06 4a 	mulu.d	r10,r11,r9
80007f34:	08 07       	add	r7,r4
80007f36:	f4 05 00 4a 	adc	r10,r10,r5
80007f3a:	5c 0b       	acr	r11
80007f3c:	ed bb 00 14 	bld	r11,0x14
80007f40:	c0 50       	breq	80007f4a <__avr32_f64_mul+0x6a>
80007f42:	a1 77       	lsl	r7,0x1
80007f44:	5c fa       	rol	r10
80007f46:	5c fb       	rol	r11
80007f48:	20 1c       	sub	r12,1
80007f4a:	58 0c       	cp.w	r12,0
80007f4c:	e0 8a 00 6f 	brle	8000802a <__avr32_f64_mul_res_subnormal>
80007f50:	e0 4c 07 ff 	cp.w	r12,2047
80007f54:	e0 84 00 9c 	brge	8000808c <__avr32_f64_mul_res_inf>
80007f58:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80007f5c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80007f60:	ef e6 12 17 	or	r7,r7,r6>>0x1
80007f64:	ee 17 80 00 	eorh	r7,0x8000
80007f68:	f1 b7 04 20 	satu	r7,0x1
80007f6c:	0e 0a       	add	r10,r7
80007f6e:	5c 0b       	acr	r11
80007f70:	ed be 00 1f 	bld	lr,0x1f
80007f74:	ef bb 00 1f 	bst	r11,0x1f
80007f78:	d8 22       	popm	r4-r7,pc

80007f7a <__avr32_f64_mul_op1_subnormal>:
80007f7a:	e4 1b 00 0f 	andh	r11,0xf
80007f7e:	f4 0c 12 00 	clz	r12,r10
80007f82:	f6 06 12 00 	clz	r6,r11
80007f86:	f7 bc 03 e1 	sublo	r12,-31
80007f8a:	f8 06 17 30 	movlo	r6,r12
80007f8e:	f7 b6 02 01 	subhs	r6,1
80007f92:	e0 46 00 20 	cp.w	r6,32
80007f96:	c0 d4       	brge	80007fb0 <__avr32_f64_mul_op1_subnormal+0x36>
80007f98:	ec 0c 11 20 	rsub	r12,r6,32
80007f9c:	f6 06 09 4b 	lsl	r11,r11,r6
80007fa0:	f4 0c 0a 4c 	lsr	r12,r10,r12
80007fa4:	18 4b       	or	r11,r12
80007fa6:	f4 06 09 4a 	lsl	r10,r10,r6
80007faa:	20 b6       	sub	r6,11
80007fac:	0c 17       	sub	r7,r6
80007fae:	ca ab       	rjmp	80007f02 <__avr32_f64_mul+0x22>
80007fb0:	f4 06 09 4b 	lsl	r11,r10,r6
80007fb4:	c6 40       	breq	8000807c <__avr32_f64_mul_res_zero>
80007fb6:	30 0a       	mov	r10,0
80007fb8:	20 b6       	sub	r6,11
80007fba:	0c 17       	sub	r7,r6
80007fbc:	ca 3b       	rjmp	80007f02 <__avr32_f64_mul+0x22>

80007fbe <__avr32_f64_mul_op2_subnormal>:
80007fbe:	e4 19 00 0f 	andh	r9,0xf
80007fc2:	f0 0c 12 00 	clz	r12,r8
80007fc6:	f2 05 12 00 	clz	r5,r9
80007fca:	f7 bc 03 ea 	sublo	r12,-22
80007fce:	f8 05 17 30 	movlo	r5,r12
80007fd2:	f7 b5 02 0a 	subhs	r5,10
80007fd6:	e0 45 00 20 	cp.w	r5,32
80007fda:	c0 d4       	brge	80007ff4 <__avr32_f64_mul_op2_subnormal+0x36>
80007fdc:	ea 0c 11 20 	rsub	r12,r5,32
80007fe0:	f2 05 09 49 	lsl	r9,r9,r5
80007fe4:	f0 0c 0a 4c 	lsr	r12,r8,r12
80007fe8:	18 49       	or	r9,r12
80007fea:	f0 05 09 48 	lsl	r8,r8,r5
80007fee:	20 25       	sub	r5,2
80007ff0:	0a 16       	sub	r6,r5
80007ff2:	c8 fb       	rjmp	80007f10 <__avr32_f64_mul+0x30>
80007ff4:	f0 05 09 49 	lsl	r9,r8,r5
80007ff8:	c4 20       	breq	8000807c <__avr32_f64_mul_res_zero>
80007ffa:	30 08       	mov	r8,0
80007ffc:	20 25       	sub	r5,2
80007ffe:	0a 16       	sub	r6,r5
80008000:	c8 8b       	rjmp	80007f10 <__avr32_f64_mul+0x30>

80008002 <__avr32_f64_mul_op_nan_or_inf>:
80008002:	e4 19 00 0f 	andh	r9,0xf
80008006:	e4 1b 00 0f 	andh	r11,0xf
8000800a:	14 4b       	or	r11,r10
8000800c:	10 49       	or	r9,r8
8000800e:	e0 47 07 ff 	cp.w	r7,2047
80008012:	c0 91       	brne	80008024 <__avr32_f64_mul_op1_not_naninf>
80008014:	58 0b       	cp.w	r11,0
80008016:	c3 81       	brne	80008086 <__avr32_f64_mul_res_nan>
80008018:	e0 46 07 ff 	cp.w	r6,2047
8000801c:	c3 81       	brne	8000808c <__avr32_f64_mul_res_inf>
8000801e:	58 09       	cp.w	r9,0
80008020:	c3 60       	breq	8000808c <__avr32_f64_mul_res_inf>
80008022:	c3 28       	rjmp	80008086 <__avr32_f64_mul_res_nan>

80008024 <__avr32_f64_mul_op1_not_naninf>:
80008024:	58 09       	cp.w	r9,0
80008026:	c3 30       	breq	8000808c <__avr32_f64_mul_res_inf>
80008028:	c2 f8       	rjmp	80008086 <__avr32_f64_mul_res_nan>

8000802a <__avr32_f64_mul_res_subnormal>:
8000802a:	5c 3c       	neg	r12
8000802c:	2f fc       	sub	r12,-1
8000802e:	f1 bc 04 c0 	satu	r12,0x6
80008032:	e0 4c 00 20 	cp.w	r12,32
80008036:	c1 14       	brge	80008058 <__avr32_f64_mul_res_subnormal+0x2e>
80008038:	f8 08 11 20 	rsub	r8,r12,32
8000803c:	0e 46       	or	r6,r7
8000803e:	ee 0c 0a 47 	lsr	r7,r7,r12
80008042:	f4 08 09 49 	lsl	r9,r10,r8
80008046:	12 47       	or	r7,r9
80008048:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000804c:	f6 08 09 49 	lsl	r9,r11,r8
80008050:	12 4a       	or	r10,r9
80008052:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008056:	c8 3b       	rjmp	80007f5c <__avr32_f64_mul+0x7c>
80008058:	f8 08 11 20 	rsub	r8,r12,32
8000805c:	f9 b9 00 00 	moveq	r9,0
80008060:	c0 30       	breq	80008066 <__avr32_f64_mul_res_subnormal+0x3c>
80008062:	f6 08 09 49 	lsl	r9,r11,r8
80008066:	0e 46       	or	r6,r7
80008068:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000806c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008070:	f3 ea 10 07 	or	r7,r9,r10
80008074:	f6 0c 0a 4a 	lsr	r10,r11,r12
80008078:	30 0b       	mov	r11,0
8000807a:	c7 1b       	rjmp	80007f5c <__avr32_f64_mul+0x7c>

8000807c <__avr32_f64_mul_res_zero>:
8000807c:	1c 9b       	mov	r11,lr
8000807e:	e6 1b 80 00 	andh	r11,0x8000,COH
80008082:	30 0a       	mov	r10,0
80008084:	d8 22       	popm	r4-r7,pc

80008086 <__avr32_f64_mul_res_nan>:
80008086:	3f fb       	mov	r11,-1
80008088:	3f fa       	mov	r10,-1
8000808a:	d8 22       	popm	r4-r7,pc

8000808c <__avr32_f64_mul_res_inf>:
8000808c:	f0 6b 00 00 	mov	r11,-1048576
80008090:	ed be 00 1f 	bld	lr,0x1f
80008094:	ef bb 00 1f 	bst	r11,0x1f
80008098:	30 0a       	mov	r10,0
8000809a:	d8 22       	popm	r4-r7,pc

8000809c <__avr32_f64_mul_op1_zero>:
8000809c:	f7 e9 20 0b 	eor	r11,r11,r9
800080a0:	e6 1b 80 00 	andh	r11,0x8000,COH
800080a4:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800080a8:	e0 4c 07 ff 	cp.w	r12,2047
800080ac:	5e 1c       	retne	r12
800080ae:	3f fa       	mov	r10,-1
800080b0:	3f fb       	mov	r11,-1
800080b2:	5e fc       	retal	r12

800080b4 <__avr32_f64_sub_from_add>:
800080b4:	ee 19 80 00 	eorh	r9,0x8000

800080b8 <__avr32_f64_sub>:
800080b8:	f7 e9 20 0c 	eor	r12,r11,r9
800080bc:	e0 86 00 ca 	brmi	80008250 <__avr32_f64_add_from_sub>
800080c0:	eb cd 40 e0 	pushm	r5-r7,lr
800080c4:	16 9c       	mov	r12,r11
800080c6:	e6 1c 80 00 	andh	r12,0x8000,COH
800080ca:	bf db       	cbr	r11,0x1f
800080cc:	bf d9       	cbr	r9,0x1f
800080ce:	10 3a       	cp.w	r10,r8
800080d0:	f2 0b 13 00 	cpc	r11,r9
800080d4:	c0 92       	brcc	800080e6 <__avr32_f64_sub+0x2e>
800080d6:	16 97       	mov	r7,r11
800080d8:	12 9b       	mov	r11,r9
800080da:	0e 99       	mov	r9,r7
800080dc:	14 97       	mov	r7,r10
800080de:	10 9a       	mov	r10,r8
800080e0:	0e 98       	mov	r8,r7
800080e2:	ee 1c 80 00 	eorh	r12,0x8000
800080e6:	f6 07 16 14 	lsr	r7,r11,0x14
800080ea:	ab 7b       	lsl	r11,0xb
800080ec:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800080f0:	ab 7a       	lsl	r10,0xb
800080f2:	bf bb       	sbr	r11,0x1f
800080f4:	f2 06 16 14 	lsr	r6,r9,0x14
800080f8:	c4 40       	breq	80008180 <__avr32_f64_sub_opL_subnormal>
800080fa:	ab 79       	lsl	r9,0xb
800080fc:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008100:	ab 78       	lsl	r8,0xb
80008102:	bf b9       	sbr	r9,0x1f

80008104 <__avr32_f64_sub_opL_subnormal_done>:
80008104:	e0 47 07 ff 	cp.w	r7,2047
80008108:	c4 f0       	breq	800081a6 <__avr32_f64_sub_opH_nan_or_inf>
8000810a:	0e 26       	rsub	r6,r7
8000810c:	c1 20       	breq	80008130 <__avr32_f64_sub_shift_done>
8000810e:	ec 05 11 20 	rsub	r5,r6,32
80008112:	e0 46 00 20 	cp.w	r6,32
80008116:	c7 c2       	brcc	8000820e <__avr32_f64_sub_longshift>
80008118:	f0 05 09 4e 	lsl	lr,r8,r5
8000811c:	f2 05 09 45 	lsl	r5,r9,r5
80008120:	f0 06 0a 48 	lsr	r8,r8,r6
80008124:	f2 06 0a 49 	lsr	r9,r9,r6
80008128:	0a 48       	or	r8,r5
8000812a:	58 0e       	cp.w	lr,0
8000812c:	5f 1e       	srne	lr
8000812e:	1c 48       	or	r8,lr

80008130 <__avr32_f64_sub_shift_done>:
80008130:	10 1a       	sub	r10,r8
80008132:	f6 09 01 4b 	sbc	r11,r11,r9
80008136:	f6 06 12 00 	clz	r6,r11
8000813a:	c0 e0       	breq	80008156 <__avr32_f64_sub_longnormalize_done>
8000813c:	c7 83       	brcs	8000822c <__avr32_f64_sub_longnormalize>
8000813e:	ec 0e 11 20 	rsub	lr,r6,32
80008142:	f6 06 09 4b 	lsl	r11,r11,r6
80008146:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000814a:	1c 4b       	or	r11,lr
8000814c:	f4 06 09 4a 	lsl	r10,r10,r6
80008150:	0c 17       	sub	r7,r6
80008152:	e0 8a 00 39 	brle	800081c4 <__avr32_f64_sub_subnormal_result>

80008156 <__avr32_f64_sub_longnormalize_done>:
80008156:	f4 09 15 15 	lsl	r9,r10,0x15
8000815a:	ab 9a       	lsr	r10,0xb
8000815c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008160:	ab 9b       	lsr	r11,0xb
80008162:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008166:	18 4b       	or	r11,r12

80008168 <__avr32_f64_sub_round>:
80008168:	fc 17 80 00 	movh	r7,0x8000
8000816c:	ed ba 00 00 	bld	r10,0x0
80008170:	f7 b7 01 ff 	subne	r7,-1
80008174:	0e 39       	cp.w	r9,r7
80008176:	5f 29       	srhs	r9
80008178:	12 0a       	add	r10,r9
8000817a:	5c 0b       	acr	r11
8000817c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008180 <__avr32_f64_sub_opL_subnormal>:
80008180:	ab 79       	lsl	r9,0xb
80008182:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008186:	ab 78       	lsl	r8,0xb
80008188:	f3 e8 10 0e 	or	lr,r9,r8
8000818c:	f9 b6 01 01 	movne	r6,1
80008190:	ee 0e 11 00 	rsub	lr,r7,0
80008194:	f9 b7 00 01 	moveq	r7,1
80008198:	ef bb 00 1f 	bst	r11,0x1f
8000819c:	f7 ea 10 0e 	or	lr,r11,r10
800081a0:	f9 b7 00 00 	moveq	r7,0
800081a4:	cb 0b       	rjmp	80008104 <__avr32_f64_sub_opL_subnormal_done>

800081a6 <__avr32_f64_sub_opH_nan_or_inf>:
800081a6:	bf db       	cbr	r11,0x1f
800081a8:	f7 ea 10 0e 	or	lr,r11,r10
800081ac:	c0 81       	brne	800081bc <__avr32_f64_sub_return_nan>
800081ae:	e0 46 07 ff 	cp.w	r6,2047
800081b2:	c0 50       	breq	800081bc <__avr32_f64_sub_return_nan>
800081b4:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800081b8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800081bc <__avr32_f64_sub_return_nan>:
800081bc:	3f fa       	mov	r10,-1
800081be:	3f fb       	mov	r11,-1
800081c0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800081c4 <__avr32_f64_sub_subnormal_result>:
800081c4:	5c 37       	neg	r7
800081c6:	2f f7       	sub	r7,-1
800081c8:	f1 b7 04 c0 	satu	r7,0x6
800081cc:	e0 47 00 20 	cp.w	r7,32
800081d0:	c1 14       	brge	800081f2 <__avr32_f64_sub_subnormal_result+0x2e>
800081d2:	ee 08 11 20 	rsub	r8,r7,32
800081d6:	f4 08 09 49 	lsl	r9,r10,r8
800081da:	5f 16       	srne	r6
800081dc:	f4 07 0a 4a 	lsr	r10,r10,r7
800081e0:	0c 4a       	or	r10,r6
800081e2:	f6 08 09 49 	lsl	r9,r11,r8
800081e6:	f5 e9 10 0a 	or	r10,r10,r9
800081ea:	f4 07 0a 4b 	lsr	r11,r10,r7
800081ee:	30 07       	mov	r7,0
800081f0:	cb 3b       	rjmp	80008156 <__avr32_f64_sub_longnormalize_done>
800081f2:	ee 08 11 40 	rsub	r8,r7,64
800081f6:	f6 08 09 49 	lsl	r9,r11,r8
800081fa:	14 49       	or	r9,r10
800081fc:	5f 16       	srne	r6
800081fe:	f6 07 0a 4a 	lsr	r10,r11,r7
80008202:	0c 4a       	or	r10,r6
80008204:	30 0b       	mov	r11,0
80008206:	30 07       	mov	r7,0
80008208:	ca 7b       	rjmp	80008156 <__avr32_f64_sub_longnormalize_done>
8000820a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000820e <__avr32_f64_sub_longshift>:
8000820e:	f1 b6 04 c0 	satu	r6,0x6
80008212:	f0 0e 17 00 	moveq	lr,r8
80008216:	c0 40       	breq	8000821e <__avr32_f64_sub_longshift+0x10>
80008218:	f2 05 09 4e 	lsl	lr,r9,r5
8000821c:	10 4e       	or	lr,r8
8000821e:	f2 06 0a 48 	lsr	r8,r9,r6
80008222:	30 09       	mov	r9,0
80008224:	58 0e       	cp.w	lr,0
80008226:	5f 1e       	srne	lr
80008228:	1c 48       	or	r8,lr
8000822a:	c8 3b       	rjmp	80008130 <__avr32_f64_sub_shift_done>

8000822c <__avr32_f64_sub_longnormalize>:
8000822c:	f4 06 12 00 	clz	r6,r10
80008230:	f9 b7 03 00 	movlo	r7,0
80008234:	f9 b6 03 00 	movlo	r6,0
80008238:	f9 bc 03 00 	movlo	r12,0
8000823c:	f7 b6 02 e0 	subhs	r6,-32
80008240:	f4 06 09 4b 	lsl	r11,r10,r6
80008244:	30 0a       	mov	r10,0
80008246:	0c 17       	sub	r7,r6
80008248:	fe 9a ff be 	brle	800081c4 <__avr32_f64_sub_subnormal_result>
8000824c:	c8 5b       	rjmp	80008156 <__avr32_f64_sub_longnormalize_done>
8000824e:	d7 03       	nop

80008250 <__avr32_f64_add_from_sub>:
80008250:	ee 19 80 00 	eorh	r9,0x8000

80008254 <__avr32_f64_add>:
80008254:	f7 e9 20 0c 	eor	r12,r11,r9
80008258:	fe 96 ff 2e 	brmi	800080b4 <__avr32_f64_sub_from_add>
8000825c:	eb cd 40 e0 	pushm	r5-r7,lr
80008260:	16 9c       	mov	r12,r11
80008262:	e6 1c 80 00 	andh	r12,0x8000,COH
80008266:	bf db       	cbr	r11,0x1f
80008268:	bf d9       	cbr	r9,0x1f
8000826a:	12 3b       	cp.w	r11,r9
8000826c:	c0 72       	brcc	8000827a <__avr32_f64_add+0x26>
8000826e:	16 97       	mov	r7,r11
80008270:	12 9b       	mov	r11,r9
80008272:	0e 99       	mov	r9,r7
80008274:	14 97       	mov	r7,r10
80008276:	10 9a       	mov	r10,r8
80008278:	0e 98       	mov	r8,r7
8000827a:	30 0e       	mov	lr,0
8000827c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008280:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80008284:	b5 ab       	sbr	r11,0x14
80008286:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000828a:	c6 20       	breq	8000834e <__avr32_f64_add_op2_subnormal>
8000828c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008290:	b5 a9       	sbr	r9,0x14
80008292:	e0 47 07 ff 	cp.w	r7,2047
80008296:	c2 80       	breq	800082e6 <__avr32_f64_add_opH_nan_or_inf>
80008298:	0e 26       	rsub	r6,r7
8000829a:	c1 20       	breq	800082be <__avr32_f64_add_shift_done>
8000829c:	e0 46 00 36 	cp.w	r6,54
800082a0:	c1 52       	brcc	800082ca <__avr32_f64_add_res_of_done>
800082a2:	ec 05 11 20 	rsub	r5,r6,32
800082a6:	e0 46 00 20 	cp.w	r6,32
800082aa:	c3 52       	brcc	80008314 <__avr32_f64_add_longshift>
800082ac:	f0 05 09 4e 	lsl	lr,r8,r5
800082b0:	f2 05 09 45 	lsl	r5,r9,r5
800082b4:	f0 06 0a 48 	lsr	r8,r8,r6
800082b8:	f2 06 0a 49 	lsr	r9,r9,r6
800082bc:	0a 48       	or	r8,r5

800082be <__avr32_f64_add_shift_done>:
800082be:	10 0a       	add	r10,r8
800082c0:	f6 09 00 4b 	adc	r11,r11,r9
800082c4:	ed bb 00 15 	bld	r11,0x15
800082c8:	c3 40       	breq	80008330 <__avr32_f64_add_res_of>

800082ca <__avr32_f64_add_res_of_done>:
800082ca:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800082ce:	18 4b       	or	r11,r12

800082d0 <__avr32_f64_add_round>:
800082d0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800082d4:	18 4e       	or	lr,r12
800082d6:	ee 1e 80 00 	eorh	lr,0x8000
800082da:	f1 be 04 20 	satu	lr,0x1
800082de:	1c 0a       	add	r10,lr
800082e0:	5c 0b       	acr	r11
800082e2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800082e6 <__avr32_f64_add_opH_nan_or_inf>:
800082e6:	b5 cb       	cbr	r11,0x14
800082e8:	f7 ea 10 0e 	or	lr,r11,r10
800082ec:	c1 01       	brne	8000830c <__avr32_f64_add_return_nan>
800082ee:	e0 46 07 ff 	cp.w	r6,2047
800082f2:	c0 30       	breq	800082f8 <__avr32_f64_add_opL_nan_or_inf>
800082f4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800082f8 <__avr32_f64_add_opL_nan_or_inf>:
800082f8:	b5 c9       	cbr	r9,0x14
800082fa:	f3 e8 10 0e 	or	lr,r9,r8
800082fe:	c0 71       	brne	8000830c <__avr32_f64_add_return_nan>
80008300:	30 0a       	mov	r10,0
80008302:	fc 1b 7f f0 	movh	r11,0x7ff0
80008306:	18 4b       	or	r11,r12
80008308:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000830c <__avr32_f64_add_return_nan>:
8000830c:	3f fa       	mov	r10,-1
8000830e:	3f fb       	mov	r11,-1
80008310:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008314 <__avr32_f64_add_longshift>:
80008314:	f1 b6 04 c0 	satu	r6,0x6
80008318:	f0 0e 17 00 	moveq	lr,r8
8000831c:	c0 60       	breq	80008328 <__avr32_f64_add_longshift+0x14>
8000831e:	f2 05 09 4e 	lsl	lr,r9,r5
80008322:	58 08       	cp.w	r8,0
80008324:	5f 18       	srne	r8
80008326:	10 4e       	or	lr,r8
80008328:	f2 06 0a 48 	lsr	r8,r9,r6
8000832c:	30 09       	mov	r9,0
8000832e:	cc 8b       	rjmp	800082be <__avr32_f64_add_shift_done>

80008330 <__avr32_f64_add_res_of>:
80008330:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008334:	a1 9b       	lsr	r11,0x1
80008336:	5d 0a       	ror	r10
80008338:	5d 0e       	ror	lr
8000833a:	2f f7       	sub	r7,-1
8000833c:	e0 47 07 ff 	cp.w	r7,2047
80008340:	f9 ba 00 00 	moveq	r10,0
80008344:	f9 bb 00 00 	moveq	r11,0
80008348:	f9 be 00 00 	moveq	lr,0
8000834c:	cb fb       	rjmp	800082ca <__avr32_f64_add_res_of_done>

8000834e <__avr32_f64_add_op2_subnormal>:
8000834e:	30 16       	mov	r6,1
80008350:	58 07       	cp.w	r7,0
80008352:	ca 01       	brne	80008292 <__avr32_f64_add+0x3e>
80008354:	b5 cb       	cbr	r11,0x14
80008356:	10 0a       	add	r10,r8
80008358:	f6 09 00 4b 	adc	r11,r11,r9
8000835c:	18 4b       	or	r11,r12
8000835e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008362:	d7 03       	nop

80008364 <__avr32_f64_to_u32>:
80008364:	58 0b       	cp.w	r11,0
80008366:	5e 6d       	retmi	0

80008368 <__avr32_f64_to_s32>:
80008368:	f6 0c 15 01 	lsl	r12,r11,0x1
8000836c:	b5 9c       	lsr	r12,0x15
8000836e:	e0 2c 03 ff 	sub	r12,1023
80008372:	5e 3d       	retlo	0
80008374:	f8 0c 11 1f 	rsub	r12,r12,31
80008378:	16 99       	mov	r9,r11
8000837a:	ab 7b       	lsl	r11,0xb
8000837c:	bf bb       	sbr	r11,0x1f
8000837e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008382:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008386:	a1 79       	lsl	r9,0x1
80008388:	5e 2b       	reths	r11
8000838a:	5c 3b       	neg	r11
8000838c:	5e fb       	retal	r11

8000838e <__avr32_u32_to_f64>:
8000838e:	f8 cb 00 00 	sub	r11,r12,0
80008392:	30 0c       	mov	r12,0
80008394:	c0 38       	rjmp	8000839a <__avr32_s32_to_f64+0x4>

80008396 <__avr32_s32_to_f64>:
80008396:	18 9b       	mov	r11,r12
80008398:	5c 4b       	abs	r11
8000839a:	30 0a       	mov	r10,0
8000839c:	5e 0b       	reteq	r11
8000839e:	d4 01       	pushm	lr
800083a0:	e0 69 04 1e 	mov	r9,1054
800083a4:	f6 08 12 00 	clz	r8,r11
800083a8:	c1 70       	breq	800083d6 <__avr32_s32_to_f64+0x40>
800083aa:	c0 c3       	brcs	800083c2 <__avr32_s32_to_f64+0x2c>
800083ac:	f0 0e 11 20 	rsub	lr,r8,32
800083b0:	f6 08 09 4b 	lsl	r11,r11,r8
800083b4:	f4 0e 0a 4e 	lsr	lr,r10,lr
800083b8:	1c 4b       	or	r11,lr
800083ba:	f4 08 09 4a 	lsl	r10,r10,r8
800083be:	10 19       	sub	r9,r8
800083c0:	c0 b8       	rjmp	800083d6 <__avr32_s32_to_f64+0x40>
800083c2:	f4 08 12 00 	clz	r8,r10
800083c6:	f9 b8 03 00 	movlo	r8,0
800083ca:	f7 b8 02 e0 	subhs	r8,-32
800083ce:	f4 08 09 4b 	lsl	r11,r10,r8
800083d2:	30 0a       	mov	r10,0
800083d4:	10 19       	sub	r9,r8
800083d6:	58 09       	cp.w	r9,0
800083d8:	e0 89 00 30 	brgt	80008438 <__avr32_s32_to_f64+0xa2>
800083dc:	5c 39       	neg	r9
800083de:	2f f9       	sub	r9,-1
800083e0:	e0 49 00 36 	cp.w	r9,54
800083e4:	c0 43       	brcs	800083ec <__avr32_s32_to_f64+0x56>
800083e6:	30 0b       	mov	r11,0
800083e8:	30 0a       	mov	r10,0
800083ea:	c2 68       	rjmp	80008436 <__avr32_s32_to_f64+0xa0>
800083ec:	2f 69       	sub	r9,-10
800083ee:	f2 08 11 20 	rsub	r8,r9,32
800083f2:	e0 49 00 20 	cp.w	r9,32
800083f6:	c0 b2       	brcc	8000840c <__avr32_s32_to_f64+0x76>
800083f8:	f4 08 09 4e 	lsl	lr,r10,r8
800083fc:	f6 08 09 48 	lsl	r8,r11,r8
80008400:	f4 09 0a 4a 	lsr	r10,r10,r9
80008404:	f6 09 0a 4b 	lsr	r11,r11,r9
80008408:	10 4b       	or	r11,r8
8000840a:	c0 88       	rjmp	8000841a <__avr32_s32_to_f64+0x84>
8000840c:	f6 08 09 4e 	lsl	lr,r11,r8
80008410:	14 4e       	or	lr,r10
80008412:	16 9a       	mov	r10,r11
80008414:	30 0b       	mov	r11,0
80008416:	f4 09 0a 4a 	lsr	r10,r10,r9
8000841a:	ed ba 00 00 	bld	r10,0x0
8000841e:	c0 92       	brcc	80008430 <__avr32_s32_to_f64+0x9a>
80008420:	1c 7e       	tst	lr,lr
80008422:	c0 41       	brne	8000842a <__avr32_s32_to_f64+0x94>
80008424:	ed ba 00 01 	bld	r10,0x1
80008428:	c0 42       	brcc	80008430 <__avr32_s32_to_f64+0x9a>
8000842a:	2f fa       	sub	r10,-1
8000842c:	f7 bb 02 ff 	subhs	r11,-1
80008430:	5c fc       	rol	r12
80008432:	5d 0b       	ror	r11
80008434:	5d 0a       	ror	r10
80008436:	d8 02       	popm	pc
80008438:	e0 68 03 ff 	mov	r8,1023
8000843c:	ed ba 00 0b 	bld	r10,0xb
80008440:	f7 b8 00 ff 	subeq	r8,-1
80008444:	10 0a       	add	r10,r8
80008446:	5c 0b       	acr	r11
80008448:	f7 b9 03 fe 	sublo	r9,-2
8000844c:	e0 49 07 ff 	cp.w	r9,2047
80008450:	c0 55       	brlt	8000845a <__avr32_s32_to_f64+0xc4>
80008452:	30 0a       	mov	r10,0
80008454:	fc 1b ff e0 	movh	r11,0xffe0
80008458:	c0 c8       	rjmp	80008470 <__floatsidf_return_op1>
8000845a:	ed bb 00 1f 	bld	r11,0x1f
8000845e:	f7 b9 01 01 	subne	r9,1
80008462:	ab 9a       	lsr	r10,0xb
80008464:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008468:	a1 7b       	lsl	r11,0x1
8000846a:	ab 9b       	lsr	r11,0xb
8000846c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80008470 <__floatsidf_return_op1>:
80008470:	a1 7c       	lsl	r12,0x1
80008472:	5d 0b       	ror	r11
80008474:	d8 02       	popm	pc

80008476 <__avr32_f64_cmp_eq>:
80008476:	10 3a       	cp.w	r10,r8
80008478:	f2 0b 13 00 	cpc	r11,r9
8000847c:	c0 80       	breq	8000848c <__avr32_f64_cmp_eq+0x16>
8000847e:	a1 7b       	lsl	r11,0x1
80008480:	a1 79       	lsl	r9,0x1
80008482:	14 4b       	or	r11,r10
80008484:	12 4b       	or	r11,r9
80008486:	10 4b       	or	r11,r8
80008488:	5e 0f       	reteq	1
8000848a:	5e fd       	retal	0
8000848c:	a1 7b       	lsl	r11,0x1
8000848e:	fc 1c ff e0 	movh	r12,0xffe0
80008492:	58 0a       	cp.w	r10,0
80008494:	f8 0b 13 00 	cpc	r11,r12
80008498:	5e 8f       	retls	1
8000849a:	5e fd       	retal	0

8000849c <__avr32_f64_cmp_ge>:
8000849c:	1a de       	st.w	--sp,lr
8000849e:	1a d7       	st.w	--sp,r7
800084a0:	a1 7b       	lsl	r11,0x1
800084a2:	5f 3c       	srlo	r12
800084a4:	a1 79       	lsl	r9,0x1
800084a6:	5f 37       	srlo	r7
800084a8:	5c fc       	rol	r12
800084aa:	fc 1e ff e0 	movh	lr,0xffe0
800084ae:	58 0a       	cp.w	r10,0
800084b0:	fc 0b 13 00 	cpc	r11,lr
800084b4:	e0 8b 00 1d 	brhi	800084ee <__avr32_f64_cmp_ge+0x52>
800084b8:	58 08       	cp.w	r8,0
800084ba:	fc 09 13 00 	cpc	r9,lr
800084be:	e0 8b 00 18 	brhi	800084ee <__avr32_f64_cmp_ge+0x52>
800084c2:	58 0b       	cp.w	r11,0
800084c4:	f5 ba 00 00 	subfeq	r10,0
800084c8:	c1 50       	breq	800084f2 <__avr32_f64_cmp_ge+0x56>
800084ca:	1b 07       	ld.w	r7,sp++
800084cc:	1b 0e       	ld.w	lr,sp++
800084ce:	58 3c       	cp.w	r12,3
800084d0:	c0 a0       	breq	800084e4 <__avr32_f64_cmp_ge+0x48>
800084d2:	58 1c       	cp.w	r12,1
800084d4:	c0 33       	brcs	800084da <__avr32_f64_cmp_ge+0x3e>
800084d6:	5e 0f       	reteq	1
800084d8:	5e 1d       	retne	0
800084da:	10 3a       	cp.w	r10,r8
800084dc:	f2 0b 13 00 	cpc	r11,r9
800084e0:	5e 2f       	reths	1
800084e2:	5e 3d       	retlo	0
800084e4:	14 38       	cp.w	r8,r10
800084e6:	f6 09 13 00 	cpc	r9,r11
800084ea:	5e 2f       	reths	1
800084ec:	5e 3d       	retlo	0
800084ee:	1b 07       	ld.w	r7,sp++
800084f0:	d8 0a       	popm	pc,r12=0
800084f2:	58 17       	cp.w	r7,1
800084f4:	5f 0c       	sreq	r12
800084f6:	58 09       	cp.w	r9,0
800084f8:	f5 b8 00 00 	subfeq	r8,0
800084fc:	1b 07       	ld.w	r7,sp++
800084fe:	1b 0e       	ld.w	lr,sp++
80008500:	5e 0f       	reteq	1
80008502:	5e fc       	retal	r12

80008504 <__avr32_f64_cmp_lt>:
80008504:	1a de       	st.w	--sp,lr
80008506:	1a d7       	st.w	--sp,r7
80008508:	a1 7b       	lsl	r11,0x1
8000850a:	5f 3c       	srlo	r12
8000850c:	a1 79       	lsl	r9,0x1
8000850e:	5f 37       	srlo	r7
80008510:	5c fc       	rol	r12
80008512:	fc 1e ff e0 	movh	lr,0xffe0
80008516:	58 0a       	cp.w	r10,0
80008518:	fc 0b 13 00 	cpc	r11,lr
8000851c:	e0 8b 00 1d 	brhi	80008556 <__avr32_f64_cmp_lt+0x52>
80008520:	58 08       	cp.w	r8,0
80008522:	fc 09 13 00 	cpc	r9,lr
80008526:	e0 8b 00 18 	brhi	80008556 <__avr32_f64_cmp_lt+0x52>
8000852a:	58 0b       	cp.w	r11,0
8000852c:	f5 ba 00 00 	subfeq	r10,0
80008530:	c1 50       	breq	8000855a <__avr32_f64_cmp_lt+0x56>
80008532:	1b 07       	ld.w	r7,sp++
80008534:	1b 0e       	ld.w	lr,sp++
80008536:	58 3c       	cp.w	r12,3
80008538:	c0 a0       	breq	8000854c <__avr32_f64_cmp_lt+0x48>
8000853a:	58 1c       	cp.w	r12,1
8000853c:	c0 33       	brcs	80008542 <__avr32_f64_cmp_lt+0x3e>
8000853e:	5e 0d       	reteq	0
80008540:	5e 1f       	retne	1
80008542:	10 3a       	cp.w	r10,r8
80008544:	f2 0b 13 00 	cpc	r11,r9
80008548:	5e 2d       	reths	0
8000854a:	5e 3f       	retlo	1
8000854c:	14 38       	cp.w	r8,r10
8000854e:	f6 09 13 00 	cpc	r9,r11
80008552:	5e 2d       	reths	0
80008554:	5e 3f       	retlo	1
80008556:	1b 07       	ld.w	r7,sp++
80008558:	d8 0a       	popm	pc,r12=0
8000855a:	58 17       	cp.w	r7,1
8000855c:	5f 1c       	srne	r12
8000855e:	58 09       	cp.w	r9,0
80008560:	f5 b8 00 00 	subfeq	r8,0
80008564:	1b 07       	ld.w	r7,sp++
80008566:	1b 0e       	ld.w	lr,sp++
80008568:	5e 0d       	reteq	0
8000856a:	5e fc       	retal	r12

8000856c <__avr32_f64_div>:
8000856c:	eb cd 40 ff 	pushm	r0-r7,lr
80008570:	f7 e9 20 0e 	eor	lr,r11,r9
80008574:	f6 07 16 14 	lsr	r7,r11,0x14
80008578:	a9 7b       	lsl	r11,0x9
8000857a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000857e:	a9 7a       	lsl	r10,0x9
80008580:	bd bb       	sbr	r11,0x1d
80008582:	e4 1b 3f ff 	andh	r11,0x3fff
80008586:	ab d7       	cbr	r7,0xb
80008588:	e0 80 00 cc 	breq	80008720 <__avr32_f64_div_round_subnormal+0x54>
8000858c:	e0 47 07 ff 	cp.w	r7,2047
80008590:	e0 84 00 b5 	brge	800086fa <__avr32_f64_div_round_subnormal+0x2e>
80008594:	f2 06 16 14 	lsr	r6,r9,0x14
80008598:	a9 79       	lsl	r9,0x9
8000859a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000859e:	a9 78       	lsl	r8,0x9
800085a0:	bd b9       	sbr	r9,0x1d
800085a2:	e4 19 3f ff 	andh	r9,0x3fff
800085a6:	ab d6       	cbr	r6,0xb
800085a8:	e0 80 00 e2 	breq	8000876c <__avr32_f64_div_round_subnormal+0xa0>
800085ac:	e0 46 07 ff 	cp.w	r6,2047
800085b0:	e0 84 00 b2 	brge	80008714 <__avr32_f64_div_round_subnormal+0x48>
800085b4:	0c 17       	sub	r7,r6
800085b6:	fe 37 fc 01 	sub	r7,-1023
800085ba:	fc 1c 80 00 	movh	r12,0x8000
800085be:	f8 03 16 01 	lsr	r3,r12,0x1
800085c2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800085c6:	5c d4       	com	r4
800085c8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800085cc:	e6 09 06 44 	mulu.d	r4,r3,r9
800085d0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800085d4:	e6 05 06 44 	mulu.d	r4,r3,r5
800085d8:	ea 03 15 02 	lsl	r3,r5,0x2
800085dc:	e6 09 06 44 	mulu.d	r4,r3,r9
800085e0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800085e4:	e6 05 06 44 	mulu.d	r4,r3,r5
800085e8:	ea 03 15 02 	lsl	r3,r5,0x2
800085ec:	e6 09 06 44 	mulu.d	r4,r3,r9
800085f0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800085f4:	e6 05 06 44 	mulu.d	r4,r3,r5
800085f8:	ea 03 15 02 	lsl	r3,r5,0x2
800085fc:	e6 08 06 40 	mulu.d	r0,r3,r8
80008600:	e4 09 07 40 	macu.d	r0,r2,r9
80008604:	e6 09 06 44 	mulu.d	r4,r3,r9
80008608:	02 04       	add	r4,r1
8000860a:	5c 05       	acr	r5
8000860c:	a3 65       	lsl	r5,0x2
8000860e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008612:	a3 64       	lsl	r4,0x2
80008614:	5c 34       	neg	r4
80008616:	f8 05 01 45 	sbc	r5,r12,r5
8000861a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000861e:	e4 05 07 40 	macu.d	r0,r2,r5
80008622:	e6 05 06 44 	mulu.d	r4,r3,r5
80008626:	02 04       	add	r4,r1
80008628:	5c 05       	acr	r5
8000862a:	ea 03 15 02 	lsl	r3,r5,0x2
8000862e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008632:	e8 02 15 02 	lsl	r2,r4,0x2
80008636:	e6 08 06 40 	mulu.d	r0,r3,r8
8000863a:	e4 09 07 40 	macu.d	r0,r2,r9
8000863e:	e6 09 06 44 	mulu.d	r4,r3,r9
80008642:	02 04       	add	r4,r1
80008644:	5c 05       	acr	r5
80008646:	a3 65       	lsl	r5,0x2
80008648:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000864c:	a3 64       	lsl	r4,0x2
8000864e:	5c 34       	neg	r4
80008650:	f8 05 01 45 	sbc	r5,r12,r5
80008654:	e6 04 06 40 	mulu.d	r0,r3,r4
80008658:	e4 05 07 40 	macu.d	r0,r2,r5
8000865c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008660:	02 04       	add	r4,r1
80008662:	5c 05       	acr	r5
80008664:	ea 03 15 02 	lsl	r3,r5,0x2
80008668:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000866c:	e8 02 15 02 	lsl	r2,r4,0x2
80008670:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008674:	e4 0b 07 40 	macu.d	r0,r2,r11
80008678:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000867c:	02 02       	add	r2,r1
8000867e:	5c 03       	acr	r3
80008680:	ed b3 00 1c 	bld	r3,0x1c
80008684:	c0 90       	breq	80008696 <__avr32_f64_div+0x12a>
80008686:	a1 72       	lsl	r2,0x1
80008688:	5c f3       	rol	r3
8000868a:	20 17       	sub	r7,1
8000868c:	a3 9a       	lsr	r10,0x3
8000868e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008692:	a3 9b       	lsr	r11,0x3
80008694:	c0 58       	rjmp	8000869e <__avr32_f64_div+0x132>
80008696:	a5 8a       	lsr	r10,0x4
80008698:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000869c:	a5 8b       	lsr	r11,0x4
8000869e:	58 07       	cp.w	r7,0
800086a0:	e0 8a 00 8b 	brle	800087b6 <__avr32_f64_div_res_subnormal>
800086a4:	e0 12 ff 00 	andl	r2,0xff00
800086a8:	e8 12 00 80 	orl	r2,0x80
800086ac:	e6 08 06 40 	mulu.d	r0,r3,r8
800086b0:	e4 09 07 40 	macu.d	r0,r2,r9
800086b4:	e4 08 06 44 	mulu.d	r4,r2,r8
800086b8:	e6 09 06 48 	mulu.d	r8,r3,r9
800086bc:	00 05       	add	r5,r0
800086be:	f0 01 00 48 	adc	r8,r8,r1
800086c2:	5c 09       	acr	r9
800086c4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800086c8:	58 04       	cp.w	r4,0
800086ca:	5c 25       	cpc	r5

800086cc <__avr32_f64_div_round_subnormal>:
800086cc:	f4 08 13 00 	cpc	r8,r10
800086d0:	f6 09 13 00 	cpc	r9,r11
800086d4:	5f 36       	srlo	r6
800086d6:	f8 06 17 00 	moveq	r6,r12
800086da:	e4 0a 16 08 	lsr	r10,r2,0x8
800086de:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800086e2:	e6 0b 16 08 	lsr	r11,r3,0x8
800086e6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800086ea:	ed be 00 1f 	bld	lr,0x1f
800086ee:	ef bb 00 1f 	bst	r11,0x1f
800086f2:	0c 0a       	add	r10,r6
800086f4:	5c 0b       	acr	r11
800086f6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800086fa:	e4 1b 00 0f 	andh	r11,0xf
800086fe:	14 4b       	or	r11,r10
80008700:	e0 81 00 a7 	brne	8000884e <__avr32_f64_div_res_subnormal+0x98>
80008704:	f2 06 16 14 	lsr	r6,r9,0x14
80008708:	ab d6       	cbr	r6,0xb
8000870a:	e0 46 07 ff 	cp.w	r6,2047
8000870e:	e0 81 00 a4 	brne	80008856 <__avr32_f64_div_res_subnormal+0xa0>
80008712:	c9 e8       	rjmp	8000884e <__avr32_f64_div_res_subnormal+0x98>
80008714:	e4 19 00 0f 	andh	r9,0xf
80008718:	10 49       	or	r9,r8
8000871a:	e0 81 00 9a 	brne	8000884e <__avr32_f64_div_res_subnormal+0x98>
8000871e:	c9 28       	rjmp	80008842 <__avr32_f64_div_res_subnormal+0x8c>
80008720:	a3 7b       	lsl	r11,0x3
80008722:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008726:	a3 7a       	lsl	r10,0x3
80008728:	f5 eb 10 04 	or	r4,r10,r11
8000872c:	e0 80 00 a0 	breq	8000886c <__avr32_f64_div_op1_zero>
80008730:	f6 04 12 00 	clz	r4,r11
80008734:	c1 70       	breq	80008762 <__avr32_f64_div_round_subnormal+0x96>
80008736:	c0 c3       	brcs	8000874e <__avr32_f64_div_round_subnormal+0x82>
80008738:	e8 05 11 20 	rsub	r5,r4,32
8000873c:	f6 04 09 4b 	lsl	r11,r11,r4
80008740:	f4 05 0a 45 	lsr	r5,r10,r5
80008744:	0a 4b       	or	r11,r5
80008746:	f4 04 09 4a 	lsl	r10,r10,r4
8000874a:	08 17       	sub	r7,r4
8000874c:	c0 b8       	rjmp	80008762 <__avr32_f64_div_round_subnormal+0x96>
8000874e:	f4 04 12 00 	clz	r4,r10
80008752:	f9 b4 03 00 	movlo	r4,0
80008756:	f7 b4 02 e0 	subhs	r4,-32
8000875a:	f4 04 09 4b 	lsl	r11,r10,r4
8000875e:	30 0a       	mov	r10,0
80008760:	08 17       	sub	r7,r4
80008762:	a3 8a       	lsr	r10,0x2
80008764:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008768:	a3 8b       	lsr	r11,0x2
8000876a:	c1 1b       	rjmp	8000858c <__avr32_f64_div+0x20>
8000876c:	a3 79       	lsl	r9,0x3
8000876e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008772:	a3 78       	lsl	r8,0x3
80008774:	f3 e8 10 04 	or	r4,r9,r8
80008778:	c6 f0       	breq	80008856 <__avr32_f64_div_res_subnormal+0xa0>
8000877a:	f2 04 12 00 	clz	r4,r9
8000877e:	c1 70       	breq	800087ac <__avr32_f64_div_round_subnormal+0xe0>
80008780:	c0 c3       	brcs	80008798 <__avr32_f64_div_round_subnormal+0xcc>
80008782:	e8 05 11 20 	rsub	r5,r4,32
80008786:	f2 04 09 49 	lsl	r9,r9,r4
8000878a:	f0 05 0a 45 	lsr	r5,r8,r5
8000878e:	0a 49       	or	r9,r5
80008790:	f0 04 09 48 	lsl	r8,r8,r4
80008794:	08 16       	sub	r6,r4
80008796:	c0 b8       	rjmp	800087ac <__avr32_f64_div_round_subnormal+0xe0>
80008798:	f0 04 12 00 	clz	r4,r8
8000879c:	f9 b4 03 00 	movlo	r4,0
800087a0:	f7 b4 02 e0 	subhs	r4,-32
800087a4:	f0 04 09 49 	lsl	r9,r8,r4
800087a8:	30 08       	mov	r8,0
800087aa:	08 16       	sub	r6,r4
800087ac:	a3 88       	lsr	r8,0x2
800087ae:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800087b2:	a3 89       	lsr	r9,0x2
800087b4:	cf ca       	rjmp	800085ac <__avr32_f64_div+0x40>

800087b6 <__avr32_f64_div_res_subnormal>:
800087b6:	5c 37       	neg	r7
800087b8:	2f f7       	sub	r7,-1
800087ba:	f1 b7 04 c0 	satu	r7,0x6
800087be:	e0 47 00 20 	cp.w	r7,32
800087c2:	c1 54       	brge	800087ec <__avr32_f64_div_res_subnormal+0x36>
800087c4:	ee 06 11 20 	rsub	r6,r7,32
800087c8:	e4 07 0a 42 	lsr	r2,r2,r7
800087cc:	e6 06 09 4c 	lsl	r12,r3,r6
800087d0:	18 42       	or	r2,r12
800087d2:	e6 07 0a 43 	lsr	r3,r3,r7
800087d6:	f4 06 09 41 	lsl	r1,r10,r6
800087da:	f4 07 0a 4a 	lsr	r10,r10,r7
800087de:	f6 06 09 4c 	lsl	r12,r11,r6
800087e2:	18 4a       	or	r10,r12
800087e4:	f6 07 0a 4b 	lsr	r11,r11,r7
800087e8:	30 00       	mov	r0,0
800087ea:	c1 58       	rjmp	80008814 <__avr32_f64_div_res_subnormal+0x5e>
800087ec:	ee 06 11 20 	rsub	r6,r7,32
800087f0:	f9 b0 00 00 	moveq	r0,0
800087f4:	f9 bc 00 00 	moveq	r12,0
800087f8:	c0 50       	breq	80008802 <__avr32_f64_div_res_subnormal+0x4c>
800087fa:	f4 06 09 40 	lsl	r0,r10,r6
800087fe:	f6 06 09 4c 	lsl	r12,r11,r6
80008802:	e6 07 0a 42 	lsr	r2,r3,r7
80008806:	30 03       	mov	r3,0
80008808:	f4 07 0a 41 	lsr	r1,r10,r7
8000880c:	18 41       	or	r1,r12
8000880e:	f6 07 0a 4a 	lsr	r10,r11,r7
80008812:	30 0b       	mov	r11,0
80008814:	e0 12 ff 00 	andl	r2,0xff00
80008818:	e8 12 00 80 	orl	r2,0x80
8000881c:	e6 08 06 46 	mulu.d	r6,r3,r8
80008820:	e4 09 07 46 	macu.d	r6,r2,r9
80008824:	e4 08 06 44 	mulu.d	r4,r2,r8
80008828:	e6 09 06 48 	mulu.d	r8,r3,r9
8000882c:	0c 05       	add	r5,r6
8000882e:	f0 07 00 48 	adc	r8,r8,r7
80008832:	5c 09       	acr	r9
80008834:	30 07       	mov	r7,0
80008836:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000883a:	00 34       	cp.w	r4,r0
8000883c:	e2 05 13 00 	cpc	r5,r1
80008840:	c4 6b       	rjmp	800086cc <__avr32_f64_div_round_subnormal>
80008842:	1c 9b       	mov	r11,lr
80008844:	e6 1b 80 00 	andh	r11,0x8000,COH
80008848:	30 0a       	mov	r10,0
8000884a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000884e:	3f fb       	mov	r11,-1
80008850:	30 0a       	mov	r10,0
80008852:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008856:	f5 eb 10 04 	or	r4,r10,r11
8000885a:	c0 90       	breq	8000886c <__avr32_f64_div_op1_zero>
8000885c:	1c 9b       	mov	r11,lr
8000885e:	e6 1b 80 00 	andh	r11,0x8000,COH
80008862:	ea 1b 7f f0 	orh	r11,0x7ff0
80008866:	30 0a       	mov	r10,0
80008868:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000886c <__avr32_f64_div_op1_zero>:
8000886c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80008870:	ce f0       	breq	8000884e <__avr32_f64_div_res_subnormal+0x98>
80008872:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008876:	e0 44 07 ff 	cp.w	r4,2047
8000887a:	ce 41       	brne	80008842 <__avr32_f64_div_res_subnormal+0x8c>
8000887c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80008880:	ce 10       	breq	80008842 <__avr32_f64_div_res_subnormal+0x8c>
80008882:	ce 6b       	rjmp	8000884e <__avr32_f64_div_res_subnormal+0x98>

80008884 <__avr32_udiv64>:
80008884:	d4 31       	pushm	r0-r7,lr
80008886:	1a 97       	mov	r7,sp
80008888:	20 3d       	sub	sp,12
8000888a:	10 9c       	mov	r12,r8
8000888c:	12 9e       	mov	lr,r9
8000888e:	14 93       	mov	r3,r10
80008890:	58 09       	cp.w	r9,0
80008892:	e0 81 00 bd 	brne	80008a0c <__avr32_udiv64+0x188>
80008896:	16 38       	cp.w	r8,r11
80008898:	e0 88 00 40 	brls	80008918 <__avr32_udiv64+0x94>
8000889c:	f0 08 12 00 	clz	r8,r8
800088a0:	c0 d0       	breq	800088ba <__avr32_udiv64+0x36>
800088a2:	f6 08 09 4b 	lsl	r11,r11,r8
800088a6:	f0 09 11 20 	rsub	r9,r8,32
800088aa:	f8 08 09 4c 	lsl	r12,r12,r8
800088ae:	f4 09 0a 49 	lsr	r9,r10,r9
800088b2:	f4 08 09 43 	lsl	r3,r10,r8
800088b6:	f3 eb 10 0b 	or	r11,r9,r11
800088ba:	f8 0e 16 10 	lsr	lr,r12,0x10
800088be:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800088c2:	f6 0e 0d 00 	divu	r0,r11,lr
800088c6:	e6 0b 16 10 	lsr	r11,r3,0x10
800088ca:	00 99       	mov	r9,r0
800088cc:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800088d0:	e0 0a 02 48 	mul	r8,r0,r10
800088d4:	10 3b       	cp.w	r11,r8
800088d6:	c0 a2       	brcc	800088ea <__avr32_udiv64+0x66>
800088d8:	20 19       	sub	r9,1
800088da:	18 0b       	add	r11,r12
800088dc:	18 3b       	cp.w	r11,r12
800088de:	c0 63       	brcs	800088ea <__avr32_udiv64+0x66>
800088e0:	10 3b       	cp.w	r11,r8
800088e2:	f7 b9 03 01 	sublo	r9,1
800088e6:	f7 dc e3 0b 	addcs	r11,r11,r12
800088ea:	f6 08 01 01 	sub	r1,r11,r8
800088ee:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800088f2:	e2 0e 0d 00 	divu	r0,r1,lr
800088f6:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800088fa:	00 98       	mov	r8,r0
800088fc:	e0 0a 02 4a 	mul	r10,r0,r10
80008900:	14 33       	cp.w	r3,r10
80008902:	c0 82       	brcc	80008912 <__avr32_udiv64+0x8e>
80008904:	20 18       	sub	r8,1
80008906:	18 03       	add	r3,r12
80008908:	18 33       	cp.w	r3,r12
8000890a:	c0 43       	brcs	80008912 <__avr32_udiv64+0x8e>
8000890c:	14 33       	cp.w	r3,r10
8000890e:	f7 b8 03 01 	sublo	r8,1
80008912:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80008916:	cd f8       	rjmp	80008ad4 <__avr32_udiv64+0x250>
80008918:	58 08       	cp.w	r8,0
8000891a:	c0 51       	brne	80008924 <__avr32_udiv64+0xa0>
8000891c:	30 19       	mov	r9,1
8000891e:	f2 08 0d 08 	divu	r8,r9,r8
80008922:	10 9c       	mov	r12,r8
80008924:	f8 06 12 00 	clz	r6,r12
80008928:	c0 41       	brne	80008930 <__avr32_udiv64+0xac>
8000892a:	18 1b       	sub	r11,r12
8000892c:	30 19       	mov	r9,1
8000892e:	c4 08       	rjmp	800089ae <__avr32_udiv64+0x12a>
80008930:	ec 01 11 20 	rsub	r1,r6,32
80008934:	f4 01 0a 49 	lsr	r9,r10,r1
80008938:	f8 06 09 4c 	lsl	r12,r12,r6
8000893c:	f6 06 09 48 	lsl	r8,r11,r6
80008940:	f6 01 0a 41 	lsr	r1,r11,r1
80008944:	f3 e8 10 08 	or	r8,r9,r8
80008948:	f8 03 16 10 	lsr	r3,r12,0x10
8000894c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008950:	e2 03 0d 00 	divu	r0,r1,r3
80008954:	f0 0b 16 10 	lsr	r11,r8,0x10
80008958:	00 9e       	mov	lr,r0
8000895a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000895e:	e0 05 02 49 	mul	r9,r0,r5
80008962:	12 3b       	cp.w	r11,r9
80008964:	c0 a2       	brcc	80008978 <__avr32_udiv64+0xf4>
80008966:	20 1e       	sub	lr,1
80008968:	18 0b       	add	r11,r12
8000896a:	18 3b       	cp.w	r11,r12
8000896c:	c0 63       	brcs	80008978 <__avr32_udiv64+0xf4>
8000896e:	12 3b       	cp.w	r11,r9
80008970:	f7 be 03 01 	sublo	lr,1
80008974:	f7 dc e3 0b 	addcs	r11,r11,r12
80008978:	12 1b       	sub	r11,r9
8000897a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000897e:	f6 03 0d 02 	divu	r2,r11,r3
80008982:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80008986:	04 99       	mov	r9,r2
80008988:	e4 05 02 4b 	mul	r11,r2,r5
8000898c:	16 38       	cp.w	r8,r11
8000898e:	c0 a2       	brcc	800089a2 <__avr32_udiv64+0x11e>
80008990:	20 19       	sub	r9,1
80008992:	18 08       	add	r8,r12
80008994:	18 38       	cp.w	r8,r12
80008996:	c0 63       	brcs	800089a2 <__avr32_udiv64+0x11e>
80008998:	16 38       	cp.w	r8,r11
8000899a:	f7 b9 03 01 	sublo	r9,1
8000899e:	f1 dc e3 08 	addcs	r8,r8,r12
800089a2:	f4 06 09 43 	lsl	r3,r10,r6
800089a6:	f0 0b 01 0b 	sub	r11,r8,r11
800089aa:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800089ae:	f8 06 16 10 	lsr	r6,r12,0x10
800089b2:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800089b6:	f6 06 0d 00 	divu	r0,r11,r6
800089ba:	e6 0b 16 10 	lsr	r11,r3,0x10
800089be:	00 9a       	mov	r10,r0
800089c0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800089c4:	e0 0e 02 48 	mul	r8,r0,lr
800089c8:	10 3b       	cp.w	r11,r8
800089ca:	c0 a2       	brcc	800089de <__avr32_udiv64+0x15a>
800089cc:	20 1a       	sub	r10,1
800089ce:	18 0b       	add	r11,r12
800089d0:	18 3b       	cp.w	r11,r12
800089d2:	c0 63       	brcs	800089de <__avr32_udiv64+0x15a>
800089d4:	10 3b       	cp.w	r11,r8
800089d6:	f7 ba 03 01 	sublo	r10,1
800089da:	f7 dc e3 0b 	addcs	r11,r11,r12
800089de:	f6 08 01 01 	sub	r1,r11,r8
800089e2:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800089e6:	e2 06 0d 00 	divu	r0,r1,r6
800089ea:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800089ee:	00 98       	mov	r8,r0
800089f0:	e0 0e 02 4b 	mul	r11,r0,lr
800089f4:	16 33       	cp.w	r3,r11
800089f6:	c0 82       	brcc	80008a06 <__avr32_udiv64+0x182>
800089f8:	20 18       	sub	r8,1
800089fa:	18 03       	add	r3,r12
800089fc:	18 33       	cp.w	r3,r12
800089fe:	c0 43       	brcs	80008a06 <__avr32_udiv64+0x182>
80008a00:	16 33       	cp.w	r3,r11
80008a02:	f7 b8 03 01 	sublo	r8,1
80008a06:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80008a0a:	c6 98       	rjmp	80008adc <__avr32_udiv64+0x258>
80008a0c:	16 39       	cp.w	r9,r11
80008a0e:	e0 8b 00 65 	brhi	80008ad8 <__avr32_udiv64+0x254>
80008a12:	f2 09 12 00 	clz	r9,r9
80008a16:	c0 b1       	brne	80008a2c <__avr32_udiv64+0x1a8>
80008a18:	10 3a       	cp.w	r10,r8
80008a1a:	5f 2a       	srhs	r10
80008a1c:	1c 3b       	cp.w	r11,lr
80008a1e:	5f b8       	srhi	r8
80008a20:	10 4a       	or	r10,r8
80008a22:	f2 0a 18 00 	cp.b	r10,r9
80008a26:	c5 90       	breq	80008ad8 <__avr32_udiv64+0x254>
80008a28:	30 18       	mov	r8,1
80008a2a:	c5 98       	rjmp	80008adc <__avr32_udiv64+0x258>
80008a2c:	f0 09 09 46 	lsl	r6,r8,r9
80008a30:	f2 03 11 20 	rsub	r3,r9,32
80008a34:	fc 09 09 4e 	lsl	lr,lr,r9
80008a38:	f0 03 0a 48 	lsr	r8,r8,r3
80008a3c:	f6 09 09 4c 	lsl	r12,r11,r9
80008a40:	f4 03 0a 42 	lsr	r2,r10,r3
80008a44:	ef 46 ff f4 	st.w	r7[-12],r6
80008a48:	f6 03 0a 43 	lsr	r3,r11,r3
80008a4c:	18 42       	or	r2,r12
80008a4e:	f1 ee 10 0c 	or	r12,r8,lr
80008a52:	f8 01 16 10 	lsr	r1,r12,0x10
80008a56:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80008a5a:	e6 01 0d 04 	divu	r4,r3,r1
80008a5e:	e4 03 16 10 	lsr	r3,r2,0x10
80008a62:	08 9e       	mov	lr,r4
80008a64:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80008a68:	e8 06 02 48 	mul	r8,r4,r6
80008a6c:	10 33       	cp.w	r3,r8
80008a6e:	c0 a2       	brcc	80008a82 <__avr32_udiv64+0x1fe>
80008a70:	20 1e       	sub	lr,1
80008a72:	18 03       	add	r3,r12
80008a74:	18 33       	cp.w	r3,r12
80008a76:	c0 63       	brcs	80008a82 <__avr32_udiv64+0x1fe>
80008a78:	10 33       	cp.w	r3,r8
80008a7a:	f7 be 03 01 	sublo	lr,1
80008a7e:	e7 dc e3 03 	addcs	r3,r3,r12
80008a82:	10 13       	sub	r3,r8
80008a84:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80008a88:	e6 01 0d 00 	divu	r0,r3,r1
80008a8c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008a90:	00 98       	mov	r8,r0
80008a92:	e0 06 02 46 	mul	r6,r0,r6
80008a96:	0c 3b       	cp.w	r11,r6
80008a98:	c0 a2       	brcc	80008aac <__avr32_udiv64+0x228>
80008a9a:	20 18       	sub	r8,1
80008a9c:	18 0b       	add	r11,r12
80008a9e:	18 3b       	cp.w	r11,r12
80008aa0:	c0 63       	brcs	80008aac <__avr32_udiv64+0x228>
80008aa2:	0c 3b       	cp.w	r11,r6
80008aa4:	f7 dc e3 0b 	addcs	r11,r11,r12
80008aa8:	f7 b8 03 01 	sublo	r8,1
80008aac:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80008ab0:	ee f4 ff f4 	ld.w	r4,r7[-12]
80008ab4:	0c 1b       	sub	r11,r6
80008ab6:	f0 04 06 42 	mulu.d	r2,r8,r4
80008aba:	06 95       	mov	r5,r3
80008abc:	16 35       	cp.w	r5,r11
80008abe:	e0 8b 00 0a 	brhi	80008ad2 <__avr32_udiv64+0x24e>
80008ac2:	5f 0b       	sreq	r11
80008ac4:	f4 09 09 49 	lsl	r9,r10,r9
80008ac8:	12 32       	cp.w	r2,r9
80008aca:	5f b9       	srhi	r9
80008acc:	f7 e9 00 09 	and	r9,r11,r9
80008ad0:	c0 60       	breq	80008adc <__avr32_udiv64+0x258>
80008ad2:	20 18       	sub	r8,1
80008ad4:	30 09       	mov	r9,0
80008ad6:	c0 38       	rjmp	80008adc <__avr32_udiv64+0x258>
80008ad8:	30 09       	mov	r9,0
80008ada:	12 98       	mov	r8,r9
80008adc:	10 9a       	mov	r10,r8
80008ade:	12 93       	mov	r3,r9
80008ae0:	10 92       	mov	r2,r8
80008ae2:	12 9b       	mov	r11,r9
80008ae4:	2f dd       	sub	sp,-12
80008ae6:	d8 32       	popm	r0-r7,pc

80008ae8 <__avr32_umod64>:
80008ae8:	d4 31       	pushm	r0-r7,lr
80008aea:	1a 97       	mov	r7,sp
80008aec:	20 3d       	sub	sp,12
80008aee:	10 9c       	mov	r12,r8
80008af0:	12 95       	mov	r5,r9
80008af2:	14 9e       	mov	lr,r10
80008af4:	16 91       	mov	r1,r11
80008af6:	16 96       	mov	r6,r11
80008af8:	58 09       	cp.w	r9,0
80008afa:	e0 81 00 81 	brne	80008bfc <__avr32_umod64+0x114>
80008afe:	16 38       	cp.w	r8,r11
80008b00:	e0 88 00 12 	brls	80008b24 <__avr32_umod64+0x3c>
80008b04:	f0 08 12 00 	clz	r8,r8
80008b08:	c4 e0       	breq	80008ba4 <__avr32_umod64+0xbc>
80008b0a:	f6 08 09 46 	lsl	r6,r11,r8
80008b0e:	f8 08 09 4c 	lsl	r12,r12,r8
80008b12:	f0 0b 11 20 	rsub	r11,r8,32
80008b16:	f4 08 09 4e 	lsl	lr,r10,r8
80008b1a:	f4 0b 0a 4b 	lsr	r11,r10,r11
80008b1e:	f7 e6 10 06 	or	r6,r11,r6
80008b22:	c4 18       	rjmp	80008ba4 <__avr32_umod64+0xbc>
80008b24:	58 08       	cp.w	r8,0
80008b26:	c0 51       	brne	80008b30 <__avr32_umod64+0x48>
80008b28:	30 19       	mov	r9,1
80008b2a:	f2 08 0d 08 	divu	r8,r9,r8
80008b2e:	10 9c       	mov	r12,r8
80008b30:	f8 08 12 00 	clz	r8,r12
80008b34:	c0 31       	brne	80008b3a <__avr32_umod64+0x52>
80008b36:	18 16       	sub	r6,r12
80008b38:	c3 68       	rjmp	80008ba4 <__avr32_umod64+0xbc>
80008b3a:	f0 03 11 20 	rsub	r3,r8,32
80008b3e:	f4 03 0a 4b 	lsr	r11,r10,r3
80008b42:	f8 08 09 4c 	lsl	r12,r12,r8
80008b46:	ec 08 09 49 	lsl	r9,r6,r8
80008b4a:	ec 03 0a 43 	lsr	r3,r6,r3
80008b4e:	f7 e9 10 09 	or	r9,r11,r9
80008b52:	f8 05 16 10 	lsr	r5,r12,0x10
80008b56:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80008b5a:	e6 05 0d 02 	divu	r2,r3,r5
80008b5e:	f2 0e 16 10 	lsr	lr,r9,0x10
80008b62:	ec 02 02 4b 	mul	r11,r6,r2
80008b66:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80008b6a:	16 3e       	cp.w	lr,r11
80008b6c:	c0 72       	brcc	80008b7a <__avr32_umod64+0x92>
80008b6e:	18 0e       	add	lr,r12
80008b70:	18 3e       	cp.w	lr,r12
80008b72:	c0 43       	brcs	80008b7a <__avr32_umod64+0x92>
80008b74:	16 3e       	cp.w	lr,r11
80008b76:	fd dc e3 0e 	addcs	lr,lr,r12
80008b7a:	fc 0b 01 03 	sub	r3,lr,r11
80008b7e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80008b82:	e6 05 0d 02 	divu	r2,r3,r5
80008b86:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80008b8a:	a5 36       	mul	r6,r2
80008b8c:	0c 39       	cp.w	r9,r6
80008b8e:	c0 72       	brcc	80008b9c <__avr32_umod64+0xb4>
80008b90:	18 09       	add	r9,r12
80008b92:	18 39       	cp.w	r9,r12
80008b94:	c0 43       	brcs	80008b9c <__avr32_umod64+0xb4>
80008b96:	0c 39       	cp.w	r9,r6
80008b98:	f3 dc e3 09 	addcs	r9,r9,r12
80008b9c:	f2 06 01 06 	sub	r6,r9,r6
80008ba0:	f4 08 09 4e 	lsl	lr,r10,r8
80008ba4:	f8 0a 16 10 	lsr	r10,r12,0x10
80008ba8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008bac:	ec 0a 0d 02 	divu	r2,r6,r10
80008bb0:	fc 09 16 10 	lsr	r9,lr,0x10
80008bb4:	ea 02 02 4b 	mul	r11,r5,r2
80008bb8:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80008bbc:	16 39       	cp.w	r9,r11
80008bbe:	c0 72       	brcc	80008bcc <__avr32_umod64+0xe4>
80008bc0:	18 09       	add	r9,r12
80008bc2:	18 39       	cp.w	r9,r12
80008bc4:	c0 43       	brcs	80008bcc <__avr32_umod64+0xe4>
80008bc6:	16 39       	cp.w	r9,r11
80008bc8:	f3 dc e3 09 	addcs	r9,r9,r12
80008bcc:	f2 0b 01 0b 	sub	r11,r9,r11
80008bd0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008bd4:	f6 0a 0d 0a 	divu	r10,r11,r10
80008bd8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80008bdc:	ea 0a 02 4a 	mul	r10,r5,r10
80008be0:	14 3e       	cp.w	lr,r10
80008be2:	c0 72       	brcc	80008bf0 <__avr32_umod64+0x108>
80008be4:	18 0e       	add	lr,r12
80008be6:	18 3e       	cp.w	lr,r12
80008be8:	c0 43       	brcs	80008bf0 <__avr32_umod64+0x108>
80008bea:	14 3e       	cp.w	lr,r10
80008bec:	fd dc e3 0e 	addcs	lr,lr,r12
80008bf0:	fc 0a 01 0a 	sub	r10,lr,r10
80008bf4:	30 0b       	mov	r11,0
80008bf6:	f4 08 0a 4a 	lsr	r10,r10,r8
80008bfa:	c7 b8       	rjmp	80008cf0 <__avr32_umod64+0x208>
80008bfc:	16 39       	cp.w	r9,r11
80008bfe:	e0 8b 00 79 	brhi	80008cf0 <__avr32_umod64+0x208>
80008c02:	f2 09 12 00 	clz	r9,r9
80008c06:	c1 21       	brne	80008c2a <__avr32_umod64+0x142>
80008c08:	10 3a       	cp.w	r10,r8
80008c0a:	5f 2b       	srhs	r11
80008c0c:	0a 31       	cp.w	r1,r5
80008c0e:	5f ba       	srhi	r10
80008c10:	f7 ea 10 0a 	or	r10,r11,r10
80008c14:	f2 0a 18 00 	cp.b	r10,r9
80008c18:	c0 60       	breq	80008c24 <__avr32_umod64+0x13c>
80008c1a:	fc 08 01 0c 	sub	r12,lr,r8
80008c1e:	e2 05 01 46 	sbc	r6,r1,r5
80008c22:	18 9e       	mov	lr,r12
80008c24:	0c 9b       	mov	r11,r6
80008c26:	1c 9a       	mov	r10,lr
80008c28:	c6 48       	rjmp	80008cf0 <__avr32_umod64+0x208>
80008c2a:	ea 09 09 4c 	lsl	r12,r5,r9
80008c2e:	f2 06 11 20 	rsub	r6,r9,32
80008c32:	f6 09 09 4b 	lsl	r11,r11,r9
80008c36:	f0 09 09 42 	lsl	r2,r8,r9
80008c3a:	ef 46 ff f4 	st.w	r7[-12],r6
80008c3e:	f0 06 0a 48 	lsr	r8,r8,r6
80008c42:	18 48       	or	r8,r12
80008c44:	e2 06 0a 4c 	lsr	r12,r1,r6
80008c48:	f4 09 09 43 	lsl	r3,r10,r9
80008c4c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80008c50:	f4 06 0a 4a 	lsr	r10,r10,r6
80008c54:	16 4a       	or	r10,r11
80008c56:	f0 0b 16 10 	lsr	r11,r8,0x10
80008c5a:	f8 0b 0d 04 	divu	r4,r12,r11
80008c5e:	f4 0c 16 10 	lsr	r12,r10,0x10
80008c62:	08 91       	mov	r1,r4
80008c64:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80008c68:	e8 0e 02 46 	mul	r6,r4,lr
80008c6c:	0c 3c       	cp.w	r12,r6
80008c6e:	c0 a2       	brcc	80008c82 <__avr32_umod64+0x19a>
80008c70:	20 11       	sub	r1,1
80008c72:	10 0c       	add	r12,r8
80008c74:	10 3c       	cp.w	r12,r8
80008c76:	c0 63       	brcs	80008c82 <__avr32_umod64+0x19a>
80008c78:	0c 3c       	cp.w	r12,r6
80008c7a:	f7 b1 03 01 	sublo	r1,1
80008c7e:	f9 d8 e3 0c 	addcs	r12,r12,r8
80008c82:	0c 1c       	sub	r12,r6
80008c84:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80008c88:	f8 0b 0d 04 	divu	r4,r12,r11
80008c8c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80008c90:	08 96       	mov	r6,r4
80008c92:	e8 0e 02 4e 	mul	lr,r4,lr
80008c96:	1c 3b       	cp.w	r11,lr
80008c98:	c0 a2       	brcc	80008cac <__avr32_umod64+0x1c4>
80008c9a:	20 16       	sub	r6,1
80008c9c:	10 0b       	add	r11,r8
80008c9e:	10 3b       	cp.w	r11,r8
80008ca0:	c0 63       	brcs	80008cac <__avr32_umod64+0x1c4>
80008ca2:	1c 3b       	cp.w	r11,lr
80008ca4:	f7 b6 03 01 	sublo	r6,1
80008ca8:	f7 d8 e3 0b 	addcs	r11,r11,r8
80008cac:	ed e1 11 01 	or	r1,r6,r1<<0x10
80008cb0:	1c 1b       	sub	r11,lr
80008cb2:	e2 02 06 40 	mulu.d	r0,r1,r2
80008cb6:	00 9e       	mov	lr,r0
80008cb8:	02 9c       	mov	r12,r1
80008cba:	16 3c       	cp.w	r12,r11
80008cbc:	e0 8b 00 08 	brhi	80008ccc <__avr32_umod64+0x1e4>
80008cc0:	5f 06       	sreq	r6
80008cc2:	06 30       	cp.w	r0,r3
80008cc4:	5f ba       	srhi	r10
80008cc6:	ed ea 00 0a 	and	r10,r6,r10
80008cca:	c0 60       	breq	80008cd6 <__avr32_umod64+0x1ee>
80008ccc:	fc 02 01 04 	sub	r4,lr,r2
80008cd0:	f8 08 01 4c 	sbc	r12,r12,r8
80008cd4:	08 9e       	mov	lr,r4
80008cd6:	e6 0e 01 0a 	sub	r10,r3,lr
80008cda:	f6 0c 01 4c 	sbc	r12,r11,r12
80008cde:	ee f1 ff f4 	ld.w	r1,r7[-12]
80008ce2:	f8 09 0a 4b 	lsr	r11,r12,r9
80008ce6:	f4 09 0a 4a 	lsr	r10,r10,r9
80008cea:	f8 01 09 4c 	lsl	r12,r12,r1
80008cee:	18 4a       	or	r10,r12
80008cf0:	2f dd       	sub	sp,-12
80008cf2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80008e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80008e00:	c0 08       	rjmp	80008e00 <_evba>
	...

80008e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80008e04:	c0 08       	rjmp	80008e04 <_handle_TLB_Multiple_Hit>
	...

80008e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80008e08:	c0 08       	rjmp	80008e08 <_handle_Bus_Error_Data_Fetch>
	...

80008e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80008e0c:	c0 08       	rjmp	80008e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80008e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80008e10:	c0 08       	rjmp	80008e10 <_handle_NMI>
	...

80008e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80008e14:	c0 08       	rjmp	80008e14 <_handle_Instruction_Address>
	...

80008e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80008e18:	c0 08       	rjmp	80008e18 <_handle_ITLB_Protection>
	...

80008e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80008e1c:	c0 08       	rjmp	80008e1c <_handle_Breakpoint>
	...

80008e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80008e20:	c0 08       	rjmp	80008e20 <_handle_Illegal_Opcode>
	...

80008e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80008e24:	c0 08       	rjmp	80008e24 <_handle_Unimplemented_Instruction>
	...

80008e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80008e28:	c0 08       	rjmp	80008e28 <_handle_Privilege_Violation>
	...

80008e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80008e2c:	c0 08       	rjmp	80008e2c <_handle_Floating_Point>
	...

80008e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80008e30:	c0 08       	rjmp	80008e30 <_handle_Coprocessor_Absent>
	...

80008e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80008e34:	c0 08       	rjmp	80008e34 <_handle_Data_Address_Read>
	...

80008e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80008e38:	c0 08       	rjmp	80008e38 <_handle_Data_Address_Write>
	...

80008e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80008e3c:	c0 08       	rjmp	80008e3c <_handle_DTLB_Protection_Read>
	...

80008e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80008e40:	c0 08       	rjmp	80008e40 <_handle_DTLB_Protection_Write>
	...

80008e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80008e44:	c0 08       	rjmp	80008e44 <_handle_DTLB_Modified>
	...

80008e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80008e50:	c0 08       	rjmp	80008e50 <_handle_ITLB_Miss>
	...

80008e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80008e60:	c0 08       	rjmp	80008e60 <_handle_DTLB_Miss_Read>
	...

80008e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80008e70:	c0 08       	rjmp	80008e70 <_handle_DTLB_Miss_Write>
	...

80008f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80008f00:	c0 08       	rjmp	80008f00 <_handle_Supervisor_Call>
80008f02:	d7 03       	nop

80008f04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80008f04:	30 0c       	mov	r12,0
80008f06:	fe b0 d0 ad 	rcall	80003060 <_get_interrupt_handler>
80008f0a:	58 0c       	cp.w	r12,0
80008f0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80008f10:	d6 03       	rete

80008f12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80008f12:	30 1c       	mov	r12,1
80008f14:	fe b0 d0 a6 	rcall	80003060 <_get_interrupt_handler>
80008f18:	58 0c       	cp.w	r12,0
80008f1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80008f1e:	d6 03       	rete

80008f20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80008f20:	30 2c       	mov	r12,2
80008f22:	fe b0 d0 9f 	rcall	80003060 <_get_interrupt_handler>
80008f26:	58 0c       	cp.w	r12,0
80008f28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80008f2c:	d6 03       	rete

80008f2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80008f2e:	30 3c       	mov	r12,3
80008f30:	fe b0 d0 98 	rcall	80003060 <_get_interrupt_handler>
80008f34:	58 0c       	cp.w	r12,0
80008f36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80008f3a:	d6 03       	rete
80008f3c:	d7 03       	nop
80008f3e:	d7 03       	nop
80008f40:	d7 03       	nop
80008f42:	d7 03       	nop
80008f44:	d7 03       	nop
80008f46:	d7 03       	nop
80008f48:	d7 03       	nop
80008f4a:	d7 03       	nop
80008f4c:	d7 03       	nop
80008f4e:	d7 03       	nop
80008f50:	d7 03       	nop
80008f52:	d7 03       	nop
80008f54:	d7 03       	nop
80008f56:	d7 03       	nop
80008f58:	d7 03       	nop
80008f5a:	d7 03       	nop
80008f5c:	d7 03       	nop
80008f5e:	d7 03       	nop
80008f60:	d7 03       	nop
80008f62:	d7 03       	nop
80008f64:	d7 03       	nop
80008f66:	d7 03       	nop
80008f68:	d7 03       	nop
80008f6a:	d7 03       	nop
80008f6c:	d7 03       	nop
80008f6e:	d7 03       	nop
80008f70:	d7 03       	nop
80008f72:	d7 03       	nop
80008f74:	d7 03       	nop
80008f76:	d7 03       	nop
80008f78:	d7 03       	nop
80008f7a:	d7 03       	nop
80008f7c:	d7 03       	nop
80008f7e:	d7 03       	nop
80008f80:	d7 03       	nop
80008f82:	d7 03       	nop
80008f84:	d7 03       	nop
80008f86:	d7 03       	nop
80008f88:	d7 03       	nop
80008f8a:	d7 03       	nop
80008f8c:	d7 03       	nop
80008f8e:	d7 03       	nop
80008f90:	d7 03       	nop
80008f92:	d7 03       	nop
80008f94:	d7 03       	nop
80008f96:	d7 03       	nop
80008f98:	d7 03       	nop
80008f9a:	d7 03       	nop
80008f9c:	d7 03       	nop
80008f9e:	d7 03       	nop
80008fa0:	d7 03       	nop
80008fa2:	d7 03       	nop
80008fa4:	d7 03       	nop
80008fa6:	d7 03       	nop
80008fa8:	d7 03       	nop
80008faa:	d7 03       	nop
80008fac:	d7 03       	nop
80008fae:	d7 03       	nop
80008fb0:	d7 03       	nop
80008fb2:	d7 03       	nop
80008fb4:	d7 03       	nop
80008fb6:	d7 03       	nop
80008fb8:	d7 03       	nop
80008fba:	d7 03       	nop
80008fbc:	d7 03       	nop
80008fbe:	d7 03       	nop
80008fc0:	d7 03       	nop
80008fc2:	d7 03       	nop
80008fc4:	d7 03       	nop
80008fc6:	d7 03       	nop
80008fc8:	d7 03       	nop
80008fca:	d7 03       	nop
80008fcc:	d7 03       	nop
80008fce:	d7 03       	nop
80008fd0:	d7 03       	nop
80008fd2:	d7 03       	nop
80008fd4:	d7 03       	nop
80008fd6:	d7 03       	nop
80008fd8:	d7 03       	nop
80008fda:	d7 03       	nop
80008fdc:	d7 03       	nop
80008fde:	d7 03       	nop
80008fe0:	d7 03       	nop
80008fe2:	d7 03       	nop
80008fe4:	d7 03       	nop
80008fe6:	d7 03       	nop
80008fe8:	d7 03       	nop
80008fea:	d7 03       	nop
80008fec:	d7 03       	nop
80008fee:	d7 03       	nop
80008ff0:	d7 03       	nop
80008ff2:	d7 03       	nop
80008ff4:	d7 03       	nop
80008ff6:	d7 03       	nop
80008ff8:	d7 03       	nop
80008ffa:	d7 03       	nop
80008ffc:	d7 03       	nop
80008ffe:	d7 03       	nop
