============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:03:24 am
  Module:                 ibex_top
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
           Mode: default_mode
     Startpoint: (R) irq_fast_i[2]
          Clock: (R) clk_i
       Endpoint: (R) u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]/d

                     Capture    Launch     
        Clock Edge:+       -         0     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -         0 (I) 
           Arrival:=       -         0     
                                           
      Launch Clock:-       0               
       Input Delay:-     600               
         Data Path:-     601               

Exceptions/Constraints:
  input_delay             600             ibex_top.nangate.sdc_line_18_175_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  irq_fast_i[2]                                                                       <<< (u) -        R     (arrival)            2  1.6     0     0     600    (-,-) 
  u_ibex_core/cs_registers_i/g107/g3/z                                                (u)     in_0->z  R     unmapped_and2        4  3.2     0    18     618    (-,-) 
  u_ibex_core/cs_registers_i/g108/g4/z                                                (u)     in_3->z  F     unmapped_nor4        1  0.8     0    18     636    (-,-) 
  u_ibex_core/cs_registers_i/g108/g6/z                                                (u)     in_3->z  R     unmapped_nand4       1  0.8     0    18     654    (-,-) 
  u_ibex_core/cs_registers_i/g108/g8/z                                                (u)     in_0->z  F     unmapped_nor2        1  0.8     0    10     664    (-,-) 
  u_ibex_core/cs_registers_i/g108/g9/z                                                (u)     in_0->z  R     unmapped_not         3  2.4     0    12     675    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g35/z                                           (u)     in_0->z  R     unmapped_and2        1  0.8     0    10     685    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g36/z                                           (u)     in_1->z  R     unmapped_or2         1  0.8     0    10     695    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g201/z                                          (u)     in_3->z  R     unmapped_and4       18 14.4     0    40     735    (-,-) 
  u_ibex_core/id_stage_i/controller_i/g182/z                                          (u)     in_0->z  F     unmapped_not         1  0.8     0     6     741    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g13/z                     (u)     in_1->z  F     unmapped_xnor2       8  6.4     0    32     773    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g1/z                      (u)     in_1->z  F     unmapped_or2         3  2.4     0    16     789    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g4/z                      (u)     in_1->z  F     unmapped_or2         1  0.8     0    10     799    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g9/z                      (u)     in_0->z  R     unmapped_not         1  0.8     0     6     804    (-,-) 
  u_ibex_core/id_stage_i/controller_i/ctl_handle_irq_641_13/g10/z                     (u)     in_0->z  R     unmapped_and2        5  4.0     0    20     824    (-,-) 
  u_ibex_core/id_stage_i/controller_i/mux_exc_cause_o[lower_cause]_641_13/g4/z        (u)     sel3->z  R     unmapped_mux12       1  0.8     0    36     860    (-,-) 
  u_ibex_core/id_stage_i/controller_i/mux_exc_cause_o[lower_cause]_494_18/g4/z        (u)     data0->z R     unmapped_mux6        2  1.6     0    24     884    (-,-) 
  u_ibex_core/if_stage_i/mux_irq_vec_187_9/g4/z                                       (u)     data0->z R     unmapped_bmux3       1  0.8     0    18     903    (-,-) 
  u_ibex_core/if_stage_i/mux_exc_pc_192_18/g28/z                                      (u)     data1->z R     unmapped_bmux6       1  0.8     0    34     937    (-,-) 
  u_ibex_core/if_stage_i/mux_fetch_addr_n_208_18/g29/z                                (u)     data2->z R     unmapped_bmux11      1  0.8     0    50     986    (-,-) 
  u_ibex_core/if_stage_i/mux_254_28/g29/z                                             (u)     data1->z R     unmapped_bmux3       3  2.4     0    24    1011    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mux_170_26/g29/z       (u)     data1->z R     unmapped_bmux3       2  1.6     0    22    1032    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g10/z       (u)     in_0->z  F     unmapped_nor2        3  2.4     0    16    1048    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g71/z       (u)     in_1->z  R     unmapped_nor2        1  0.8     0    10    1058    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g73/z       (u)     in_0->z  F     unmapped_nor2        1  0.8     0    10    1068    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g135/z      (u)     in_0->z  R     unmapped_nand2       5  4.0     0    20    1088    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g215/z      (u)     in_0->z  F     unmapped_nand2       1  0.8     0    10    1097    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g216/z      (u)     in_1->z  R     unmapped_nand2       9  7.2     0    25    1122    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g285/z      (u)     in_1->z  F     unmapped_nand2       1  0.8     0    10    1132    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g286/z      (u)     in_1->z  R     unmapped_nand2      16 12.8     0    31    1163    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g365/z      (u)     in_0->z  F     unmapped_nand2       1  0.8     0    10    1173    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g366/z      (u)     in_1->z  R     unmapped_nand2       1  0.8     0    10    1183    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/add_170_75/g449/z      (u)     in_0->z  R     unmapped_xnor2       1  0.8     0    18    1201    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]/d -       -        R     unmapped_d_flop      1    -     -     0    1201    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


