// Seed: 346706077
module module_0 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wire id_7,
    output wor id_8,
    output wand id_9,
    input supply1 id_10
);
  tri0 id_12, id_13;
  assign id_12 = id_0;
  assign id_6  = id_13;
  always id_1 <= 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input logic id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output wand id_7,
    input tri id_8,
    output tri0 id_9,
    output logic id_10,
    input tri id_11
);
  always id_10 <= id_3;
  module_0(
      id_8, id_10, id_8, id_8, id_6, id_5, id_5, id_8, id_5, id_7, id_0
  );
endmodule
