// Seed: 4018372233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = ((1));
  wire id_5;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(1'b0), .id_2(), .id_3(1 | id_2)
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_3;
  tri0 id_8 = 1'b0;
  assign id_1 = id_3;
  tri0 id_9;
  module_0(
      id_4, id_9, id_5, id_9
  );
  assign id_6[1] = id_4;
  assign id_9 = 1 ? 1 : id_2;
  wire id_10;
  always @(~id_3) begin
    $display;
  end
endmodule
