#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
A__0__MASK EQU 0x01
A__0__PC EQU CYREG_PRT3_PC0
A__0__PORT EQU 3
A__0__SHIFT EQU 0
A__AG EQU CYREG_PRT3_AG
A__AMUX EQU CYREG_PRT3_AMUX
A__BIE EQU CYREG_PRT3_BIE
A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
A__BYP EQU CYREG_PRT3_BYP
A__CTL EQU CYREG_PRT3_CTL
A__DM0 EQU CYREG_PRT3_DM0
A__DM1 EQU CYREG_PRT3_DM1
A__DM2 EQU CYREG_PRT3_DM2
A__DR EQU CYREG_PRT3_DR
A__INP_DIS EQU CYREG_PRT3_INP_DIS
A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
A__LCD_EN EQU CYREG_PRT3_LCD_EN
A__MASK EQU 0x01
A__PORT EQU 3
A__PRT EQU CYREG_PRT3_PRT
A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
A__PS EQU CYREG_PRT3_PS
A__SHIFT EQU 0
A__SLW EQU CYREG_PRT3_SLW

/* B */
B__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
B__0__MASK EQU 0x02
B__0__PC EQU CYREG_PRT3_PC1
B__0__PORT EQU 3
B__0__SHIFT EQU 1
B__AG EQU CYREG_PRT3_AG
B__AMUX EQU CYREG_PRT3_AMUX
B__BIE EQU CYREG_PRT3_BIE
B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B__BYP EQU CYREG_PRT3_BYP
B__CTL EQU CYREG_PRT3_CTL
B__DM0 EQU CYREG_PRT3_DM0
B__DM1 EQU CYREG_PRT3_DM1
B__DM2 EQU CYREG_PRT3_DM2
B__DR EQU CYREG_PRT3_DR
B__INP_DIS EQU CYREG_PRT3_INP_DIS
B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT3_LCD_EN
B__MASK EQU 0x02
B__PORT EQU 3
B__PRT EQU CYREG_PRT3_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B__PS EQU CYREG_PRT3_PS
B__SHIFT EQU 1
B__SLW EQU CYREG_PRT3_SLW

/* Red */
Red__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Red__0__MASK EQU 0x40
Red__0__PC EQU CYREG_PRT1_PC6
Red__0__PORT EQU 1
Red__0__SHIFT EQU 6
Red__AG EQU CYREG_PRT1_AG
Red__AMUX EQU CYREG_PRT1_AMUX
Red__BIE EQU CYREG_PRT1_BIE
Red__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Red__BYP EQU CYREG_PRT1_BYP
Red__CTL EQU CYREG_PRT1_CTL
Red__DM0 EQU CYREG_PRT1_DM0
Red__DM1 EQU CYREG_PRT1_DM1
Red__DM2 EQU CYREG_PRT1_DM2
Red__DR EQU CYREG_PRT1_DR
Red__INP_DIS EQU CYREG_PRT1_INP_DIS
Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Red__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Red__LCD_EN EQU CYREG_PRT1_LCD_EN
Red__MASK EQU 0x40
Red__PORT EQU 1
Red__PRT EQU CYREG_PRT1_PRT
Red__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Red__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Red__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Red__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Red__PS EQU CYREG_PRT1_PS
Red__SHIFT EQU 6
Red__SLW EQU CYREG_PRT1_SLW

/* Blue */
Blue__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Blue__0__MASK EQU 0x04
Blue__0__PC EQU CYREG_PRT1_PC2
Blue__0__PORT EQU 1
Blue__0__SHIFT EQU 2
Blue__AG EQU CYREG_PRT1_AG
Blue__AMUX EQU CYREG_PRT1_AMUX
Blue__BIE EQU CYREG_PRT1_BIE
Blue__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Blue__BYP EQU CYREG_PRT1_BYP
Blue__CTL EQU CYREG_PRT1_CTL
Blue__DM0 EQU CYREG_PRT1_DM0
Blue__DM1 EQU CYREG_PRT1_DM1
Blue__DM2 EQU CYREG_PRT1_DM2
Blue__DR EQU CYREG_PRT1_DR
Blue__INP_DIS EQU CYREG_PRT1_INP_DIS
Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Blue__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Blue__LCD_EN EQU CYREG_PRT1_LCD_EN
Blue__MASK EQU 0x04
Blue__PORT EQU 1
Blue__PRT EQU CYREG_PRT1_PRT
Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Blue__PS EQU CYREG_PRT1_PS
Blue__SHIFT EQU 2
Blue__SLW EQU CYREG_PRT1_SLW

/* DMA_1 */
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

/* Green */
Green__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Green__0__MASK EQU 0x10
Green__0__PC EQU CYREG_PRT1_PC4
Green__0__PORT EQU 1
Green__0__SHIFT EQU 4
Green__AG EQU CYREG_PRT1_AG
Green__AMUX EQU CYREG_PRT1_AMUX
Green__BIE EQU CYREG_PRT1_BIE
Green__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Green__BYP EQU CYREG_PRT1_BYP
Green__CTL EQU CYREG_PRT1_CTL
Green__DM0 EQU CYREG_PRT1_DM0
Green__DM1 EQU CYREG_PRT1_DM1
Green__DM2 EQU CYREG_PRT1_DM2
Green__DR EQU CYREG_PRT1_DR
Green__INP_DIS EQU CYREG_PRT1_INP_DIS
Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Green__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Green__LCD_EN EQU CYREG_PRT1_LCD_EN
Green__MASK EQU 0x10
Green__PORT EQU 1
Green__PRT EQU CYREG_PRT1_PRT
Green__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Green__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Green__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Green__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Green__PS EQU CYREG_PRT1_PS
Green__SHIFT EQU 4
Green__SLW EQU CYREG_PRT1_SLW

/* h_sync */
h_sync__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
h_sync__0__MASK EQU 0x80
h_sync__0__PC EQU CYREG_PRT1_PC7
h_sync__0__PORT EQU 1
h_sync__0__SHIFT EQU 7
h_sync__AG EQU CYREG_PRT1_AG
h_sync__AMUX EQU CYREG_PRT1_AMUX
h_sync__BIE EQU CYREG_PRT1_BIE
h_sync__BIT_MASK EQU CYREG_PRT1_BIT_MASK
h_sync__BYP EQU CYREG_PRT1_BYP
h_sync__CTL EQU CYREG_PRT1_CTL
h_sync__DM0 EQU CYREG_PRT1_DM0
h_sync__DM1 EQU CYREG_PRT1_DM1
h_sync__DM2 EQU CYREG_PRT1_DM2
h_sync__DR EQU CYREG_PRT1_DR
h_sync__INP_DIS EQU CYREG_PRT1_INP_DIS
h_sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
h_sync__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
h_sync__LCD_EN EQU CYREG_PRT1_LCD_EN
h_sync__MASK EQU 0x80
h_sync__PORT EQU 1
h_sync__PRT EQU CYREG_PRT1_PRT
h_sync__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
h_sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
h_sync__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
h_sync__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
h_sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
h_sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
h_sync__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
h_sync__PS EQU CYREG_PRT1_PS
h_sync__SHIFT EQU 7
h_sync__SLW EQU CYREG_PRT1_SLW

/* v_sync */
v_sync__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
v_sync__0__MASK EQU 0x20
v_sync__0__PC EQU CYREG_PRT1_PC5
v_sync__0__PORT EQU 1
v_sync__0__SHIFT EQU 5
v_sync__AG EQU CYREG_PRT1_AG
v_sync__AMUX EQU CYREG_PRT1_AMUX
v_sync__BIE EQU CYREG_PRT1_BIE
v_sync__BIT_MASK EQU CYREG_PRT1_BIT_MASK
v_sync__BYP EQU CYREG_PRT1_BYP
v_sync__CTL EQU CYREG_PRT1_CTL
v_sync__DM0 EQU CYREG_PRT1_DM0
v_sync__DM1 EQU CYREG_PRT1_DM1
v_sync__DM2 EQU CYREG_PRT1_DM2
v_sync__DR EQU CYREG_PRT1_DR
v_sync__INP_DIS EQU CYREG_PRT1_INP_DIS
v_sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
v_sync__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
v_sync__LCD_EN EQU CYREG_PRT1_LCD_EN
v_sync__MASK EQU 0x20
v_sync__PORT EQU 1
v_sync__PRT EQU CYREG_PRT1_PRT
v_sync__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
v_sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
v_sync__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
v_sync__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
v_sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
v_sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
v_sync__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
v_sync__PS EQU CYREG_PRT1_PS
v_sync__SHIFT EQU 5
v_sync__SLW EQU CYREG_PRT1_SLW

/* CLK_PIN */
CLK_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CLK_PIN__0__MASK EQU 0x10
CLK_PIN__0__PC EQU CYREG_PRT2_PC4
CLK_PIN__0__PORT EQU 2
CLK_PIN__0__SHIFT EQU 4
CLK_PIN__AG EQU CYREG_PRT2_AG
CLK_PIN__AMUX EQU CYREG_PRT2_AMUX
CLK_PIN__BIE EQU CYREG_PRT2_BIE
CLK_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CLK_PIN__BYP EQU CYREG_PRT2_BYP
CLK_PIN__CTL EQU CYREG_PRT2_CTL
CLK_PIN__DM0 EQU CYREG_PRT2_DM0
CLK_PIN__DM1 EQU CYREG_PRT2_DM1
CLK_PIN__DM2 EQU CYREG_PRT2_DM2
CLK_PIN__DR EQU CYREG_PRT2_DR
CLK_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
CLK_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CLK_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CLK_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
CLK_PIN__MASK EQU 0x10
CLK_PIN__PORT EQU 2
CLK_PIN__PRT EQU CYREG_PRT2_PRT
CLK_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CLK_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CLK_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CLK_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CLK_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CLK_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CLK_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CLK_PIN__PS EQU CYREG_PRT2_PS
CLK_PIN__SHIFT EQU 4
CLK_PIN__SLW EQU CYREG_PRT2_SLW

/* Speaker */
Speaker__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Speaker__0__MASK EQU 0x01
Speaker__0__PC EQU CYREG_PRT0_PC0
Speaker__0__PORT EQU 0
Speaker__0__SHIFT EQU 0
Speaker__AG EQU CYREG_PRT0_AG
Speaker__AMUX EQU CYREG_PRT0_AMUX
Speaker__BIE EQU CYREG_PRT0_BIE
Speaker__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Speaker__BYP EQU CYREG_PRT0_BYP
Speaker__CTL EQU CYREG_PRT0_CTL
Speaker__DM0 EQU CYREG_PRT0_DM0
Speaker__DM1 EQU CYREG_PRT0_DM1
Speaker__DM2 EQU CYREG_PRT0_DM2
Speaker__DR EQU CYREG_PRT0_DR
Speaker__INP_DIS EQU CYREG_PRT0_INP_DIS
Speaker__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Speaker__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Speaker__LCD_EN EQU CYREG_PRT0_LCD_EN
Speaker__MASK EQU 0x01
Speaker__PORT EQU 0
Speaker__PRT EQU CYREG_PRT0_PRT
Speaker__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Speaker__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Speaker__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Speaker__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Speaker__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Speaker__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Speaker__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Speaker__PS EQU CYREG_PRT0_PS
Speaker__SHIFT EQU 0
Speaker__SLW EQU CYREG_PRT0_SLW

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* Line_Int */
Line_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Line_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Line_Int__INTC_MASK EQU 0x01
Line_Int__INTC_NUMBER EQU 0
Line_Int__INTC_PRIOR_NUM EQU 7
Line_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Line_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Line_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* GameTimer_TimerUDB */
GameTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
GameTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
GameTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
GameTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
GameTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
GameTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
GameTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
GameTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
GameTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
GameTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
GameTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
GameTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
GameTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
GameTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
GameTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
GameTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
GameTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GameTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
GameTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
GameTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
GameTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
GameTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
GameTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
GameTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
GameTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
GameTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
GameTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GameTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
GameTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
GameTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
GameTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
GameTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
GameTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
GameTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
GameTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
GameTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
GameTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
GameTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
GameTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
GameTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1
GameTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
GameTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB11_A0
GameTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB11_A1
GameTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
GameTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB11_D0
GameTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB11_D1
GameTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GameTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
GameTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB11_F0
GameTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB11_F1

/* Joystick_X */
Joystick_X__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Joystick_X__0__MASK EQU 0x08
Joystick_X__0__PC EQU CYREG_PRT3_PC3
Joystick_X__0__PORT EQU 3
Joystick_X__0__SHIFT EQU 3
Joystick_X__AG EQU CYREG_PRT3_AG
Joystick_X__AMUX EQU CYREG_PRT3_AMUX
Joystick_X__BIE EQU CYREG_PRT3_BIE
Joystick_X__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Joystick_X__BYP EQU CYREG_PRT3_BYP
Joystick_X__CTL EQU CYREG_PRT3_CTL
Joystick_X__DM0 EQU CYREG_PRT3_DM0
Joystick_X__DM1 EQU CYREG_PRT3_DM1
Joystick_X__DM2 EQU CYREG_PRT3_DM2
Joystick_X__DR EQU CYREG_PRT3_DR
Joystick_X__INP_DIS EQU CYREG_PRT3_INP_DIS
Joystick_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Joystick_X__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Joystick_X__LCD_EN EQU CYREG_PRT3_LCD_EN
Joystick_X__MASK EQU 0x08
Joystick_X__PORT EQU 3
Joystick_X__PRT EQU CYREG_PRT3_PRT
Joystick_X__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Joystick_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Joystick_X__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Joystick_X__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Joystick_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Joystick_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Joystick_X__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Joystick_X__PS EQU CYREG_PRT3_PS
Joystick_X__SHIFT EQU 3
Joystick_X__SLW EQU CYREG_PRT3_SLW

/* Joystick_Y */
Joystick_Y__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Joystick_Y__0__MASK EQU 0x04
Joystick_Y__0__PC EQU CYREG_PRT3_PC2
Joystick_Y__0__PORT EQU 3
Joystick_Y__0__SHIFT EQU 2
Joystick_Y__AG EQU CYREG_PRT3_AG
Joystick_Y__AMUX EQU CYREG_PRT3_AMUX
Joystick_Y__BIE EQU CYREG_PRT3_BIE
Joystick_Y__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Joystick_Y__BYP EQU CYREG_PRT3_BYP
Joystick_Y__CTL EQU CYREG_PRT3_CTL
Joystick_Y__DM0 EQU CYREG_PRT3_DM0
Joystick_Y__DM1 EQU CYREG_PRT3_DM1
Joystick_Y__DM2 EQU CYREG_PRT3_DM2
Joystick_Y__DR EQU CYREG_PRT3_DR
Joystick_Y__INP_DIS EQU CYREG_PRT3_INP_DIS
Joystick_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Joystick_Y__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Joystick_Y__LCD_EN EQU CYREG_PRT3_LCD_EN
Joystick_Y__MASK EQU 0x04
Joystick_Y__PORT EQU 3
Joystick_Y__PRT EQU CYREG_PRT3_PRT
Joystick_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Joystick_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Joystick_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Joystick_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Joystick_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Joystick_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Joystick_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Joystick_Y__PS EQU CYREG_PRT3_PS
Joystick_Y__SHIFT EQU 2
Joystick_Y__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_FinalBuf */
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_1_IntClock */
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x02

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x04
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 2
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 2
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 2
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000007
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
