`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    15:19:29 12/30/2018 
// Design Name: 
// Module Name:    pcAdd 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module pcAdd(
    input RST,//å¤ä½ä¿¡å·
    input [1:0] PCSrc,       //ä¸åŒçŠ¶æ€çš„pcè½¬ç§»æ§åˆ¶ä¿¡å·
    input [31:0] immediate,  //åç§»é‡
    input [25:0] addr,
    input [31:0] curPC,//å½“å‰pc
    input [31:0] rs,
    output reg[31:0] nextPC  //æ–°æŒ‡ä»¤åœ°å€
    
    );
    initial begin
        nextPC = 0;
    end

    reg [31:0] pc;
    
    always@(*)
    begin
        if(!RST) begin//å¤ä½ç”Ÿæ•ˆ
            nextPC = 0;
        end
        else begin//
            pc = curPC + 4;
            /*
            case(PCSrc)
                2'b00: nextPC = curPC + 4;
                2'b01: nextPC = curPC + 4 + immediate * 4;
                2'b10: nextPC = rs;
                2'b11: nextPC = {pc[31:28],addr,2'b00};
            endcase
            */
            nextPC = pc;
        end
    end

endmodule
