np	,	V_18
mult	,	V_11
__iomem	,	T_3
A375_CPU_TO_DDR	,	V_15
tclk_freq_select	,	V_2
armada_375_gating_desc	,	V_20
armada_375_get_clk_ratio	,	F_6
device_node	,	V_17
armada_375_clk_gating_init	,	F_9
cpu_freq_select	,	V_6
u32	,	T_1
armada_375_cpu_ddr_ratios	,	V_16
mvebu_clk_gating_setup	,	F_10
armada_375_coreclk_init	,	F_7
armada_375_get_tclk_freq	,	F_1
id	,	V_10
mvebu_coreclk_setup	,	F_8
ARRAY_SIZE	,	F_4
u8	,	T_4
readl	,	F_2
sar	,	V_1
armada_375_get_cpu_freq	,	F_3
armada_375_cpu_frequencies	,	V_9
SAR1_A375_TCLK_FREQ_OPT	,	V_3
A375_CPU_TO_L2	,	V_13
SAR1_A375_TCLK_FREQ_OPT_MASK	,	V_4
armada_375_cpu_l2_ratios	,	V_14
armada_375_coreclks	,	V_19
armada_375_tclk_frequencies	,	V_5
opt	,	V_12
SAR1_A375_CPU_DDR_L2_FREQ_OPT	,	V_7
__init	,	T_2
SAR1_A375_CPU_DDR_L2_FREQ_OPT_MASK	,	V_8
pr_err	,	F_5
"Selected CPU frequency (%d) unsupported\n"	,	L_1
