;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 102, 3
	ADD #10, <0
	MOV -1, <-20
	SPL <101, <107
	ADD 210, 60
	DJN 2, -1
	SUB -207, <-120
	SUB 20, @12
	MOV -1, <-20
	MOV -1, <-20
	ADD @0, @2
	ADD #10, <0
	ADD 210, 30
	SLT 102, 3
	SUB 20, @12
	SUB #270, <0
	ADD 0, @0
	ADD 210, 60
	ADD 210, 60
	JMP -31, -20
	CMP <0, @2
	ADD #270, <150
	MOV -7, <-20
	SUB 20, @12
	JMN 20, #12
	SLT #270, <1
	SUB @121, 106
	SUB @121, 106
	SUB #0, -40
	SLT #270, <1
	SLT #270, <1
	SLT #270, <1
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP -207, <-120
	ADD #10, <0
	SLT -702, -0
	CMP 102, 0
	CMP 102, 0
	SLT #270, <1
	MOV -1, <-20
	MOV -1, <-20
	CMP 102, 3
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
