---
title: "Gspice"
date: "2019-08-20T23:40:32.169Z"
template: "post"
draft: false
slug: "/posts/Gspice"
category: "Nano Physics"
tags: 
 - "Lumped elements"
 - "MOSFET Level 1 "
 - "DC sweep"
 - "transient"
description: "Gspice Manual"
---
##G-SPICE manual
### G-SPICE
Simulation Program with Integrated Circuit Emphasis

It was originally developed at UC Berkeley (first release in 1971), and was a term project in a graduate course!

G-SPICE is a ‚ÄúSPICE-like‚Äù program.

### Features
- Simulation with multiple devices
- Lumped elements (R, L, C)
- MOSFET level 1 model (DC part only) 
- DC sweep simulation
- Transient simulation

### Four voltage sources
####vdc
DC voltage source for providing the operation point.
####vsweep
Voltage source for the DC sweep simulation
####vsin
Sinusoidal voltage source for the transient simulation
####vpulse
Pulse voltage source for the transient simulation

### Lumped elements
####- r
Resistor
$$
I_2 = \frac{V_2 - V_1}{R}
$$

$$
I_1 = -I_2
$$

####- l
Inductor
$$
V_2 - V_1 = L \frac{dI_2}{dt}
$$

$$
I_1 = -I_2
$$

####- c
Capacitor

$$
I_2 = C\frac{d(V_2 - V_1)}{dt}
$$

$$
I_1 = -I_2
$$

### MOSFET model
####Level 1 model (NMOSFET, similar for PMOSFET)
- Subthreshold region ($V_{GS} < V_{TO}$)
$$
I_D = 0
$$

- Triode region ($V_{GS} > V_{TO}$ and $V_{DS} < V_{GS} - V_{TO}$)
$$
I_D = KP\frac{W}{L} \begin{Bmatrix} (V_{GS} - V_{TO})V_{DS} - \frac{1}{2}V_{DS}^2\end{Bmatrix}(1+\lambda V_{DS})
$$

- Saturation region
$$
I_D = KP\frac{W}{L}\frac{1}{2}V_{DS}^2(1+\lambda V_{DS})
$$

- Soucre current
$$
I_S = -I_D
$$

- Zero gate current
$$
I_G = 0
$$

- No capacitive components in the G-SPICE
- Body effect is neglected.

### Convention for terminals
####Voltage sources and lumped elements
For these devices, the terminal 1 is the voltage reference. 
You can assume that the terminal 2 is the usual
######Example) When the manitude of the DC voltage source, vdc, is 1 V, $ùëâ_2 ‚àí ùëâ_1$ is 1 V.

####MOSFETs
- Terminal 1: Source
- Terminal 2: Gate
- Terminal 3: Drain

It is applicable to both the NMOSFET and the PMOSFET.

### How to perform simulations
####Automatically activated by voltage sources
When the vsweep is selected, the DC sweep simulation is automatically performed.
When the vsin and/or the vpulse is selected, the transient simulation is automatically performed.

####Output files
- sweep_v.oneD: Node voltages for the DC sweep
- sweep_i.oneD: Terminal currents for the DC sweep 
- tran_v.oneD: Node voltages for the transient
- tran_i.oneD: Terminal current for the transient

### How to specify netlist
####Specifying the connected node for each terminal
A node is defined as a junction between multiple terminals.
The ‚Äú0‚Äù node is reserved for the ground.
For each terminal, the connected node must be specified.

######Example) When the DC voltage source, vdc, is placed between the nodes 0 and 1,
$$
\text{vdc}_\text{node1} = 0 ; \\
\text{vdc}_\text{node2} = 1 ;
$$

### Input parameters (1)
####Time specification
- tstep: Time step for the transient simulation. Even for the sweep simulation only, it must be provided. [sec]
- tnum: Number of time points whose distance is tstep. For the sweep simulation, use 1.

####vdc specification
- vdc: Flag for using the vdc. When it is ‚Äúdo_not_use‚Äù, the following parameters are ineffective. (Same for all the flags.)
- vdc_value: Magnitude of the DC voltage source. [V]
- vdc_node1: The node connected to the terminal 1.
- vdc_node2: The node connected to the terminal 2.

####vsweep specification
- vsweep: Flag for using the vsweep.
- vsweep_value: Final magnitude of the vsweep. [V]
- vsweep_num: Number of intermediate bias points for the DC sweep.
- vsweep_node1: The node connected to the terminal 1.
- vsweep_node2: The node connected to the terminal 2.

####vsin specification
- vsin: Flag for using the vsin.
-  vsin_amp: Amplitude of the vsin. [V]
- vsin_freq: Frequeny of the vsin. [Hz]
- vsin_node1: The node connected to the terminal 1. 
- vsin_node2: The node connected to the terminal 2.

####vpulse specification
- vpulse: Flag for using the vpulse.
- vpulse_amplitude: Magnitude of the pulse. [V]
- vpulse_tdel: Intitial waiting time before the pulse. [sec] Ùè∞Å vpulse_tr: Time duration for the rising phase. [sec]
- vpulse_tw: Time duration of the flat amplitude. [sec]
- vpulse_tf: Time duration of the falling phase. [sec]
- vpulse_tp: A period of the pulse. [sec]
- vpulse_node1: The node connected to the terminal 1.
- vpulse_node2: The node connected to the terminal 2.

####mos[0~4] specification
- mos: Flag for using the mos.
- mos_type: NMOS or PMOS.
- mos_vt0: Threshold voltage. [V] 
- mos_kp: ùúáùê∂ùëúùëú [A/V2]
- mos_w: Width. [micron]
- mos_l: Length. [micron]
- mos_lambda: Channel length modulation. [/V]
- mos_node1: The node connected to the source terminal. 
- mos_node2: The node connected to the gate terminal.
- mos_node3: The node connected to the drain terminal.

####r[0~4], l[0~4], c[0~4] specification
- {r,l,c}: Flag for using the lumped element.
- {r,l,c}_value: Parameter for the lumped elements. {[Ohm],[H],[F]}
- {r,l,c}_node1: The node connected to the terminal 1.
- {r,l,c}_node2: The node connected to the terminal 2.

##G-SPICE Ïã§ÏäµÏùÑ ÌÜµÌïú CMOS amplifier ÏôÄ CMOS inverterÏùò Ïù¥Ìï¥
### Document history
2015.9. 18.: Created

2016.5. 27.: Revision with the RLC circuit tutorial

2016.6. 13.: Revision with the NMOS/CMOS inverter

## TUTORIAL FOR RLC CIRCUIT
![Aspect ratio](/media/POST/000051/0.jpg)

![Aspect ratio](/media/POST/000051/1.jpg)

![Aspect ratio](/media/POST/000051/2.jpg)

![Aspect ratio](/media/POST/000051/3.jpg)

## EXERCISE WITH SIMPLE EXAMPLES
###MOSFET example
####MOSFET Id-Vds
- Input file
- Change the gate voltage
- Channel length modulation?

![Aspect ratio](/media/POST/000051/4.jpg)

### Amplifier
####Draw its schematic
Its input-output characteristic?
![Aspect ratio](/media/POST/000051/5.jpg)

### AC simulation
####Imposing a sinusoidal signal
How about the output voltage?
![Aspect ratio](/media/POST/000051/6.jpg)

## NMOS/CMOS INVERTERS
###In the digital circuit,
####How can we represent 0 and 1?
$V_{DD}$ is assigned to the logical value, 1.

$GND$ is assigned to the logical value, 0.

![Aspect ratio](/media/POST/000051/7.jpg)
![Aspect ratio](/media/POST/000051/8.jpg)

### Inverter
####When the output becomes 0?
Only when the input is high. You have seen it before, as a common-source amplifer! In this time, we will use the same circuit as an inverter.

![Aspect ratio](/media/POST/000051/9.jpg)
![Aspect ratio](/media/POST/000051/10.jpg)

### NMOS inverter
####Following parameters are used.
$$
\mu_n C_{ox}=200 \mu A/V^2, V_{TH}=0.4V, \frac{W}{L}=\frac{5}{0.18}, \lambda=0.1V^{-1}, R_D = 2k\Omega \text{ and } V_{DD}=1.8V
$$
![Aspect ratio](/media/POST/000051/11.jpg)

####Different values of $ùëÖ_{ùê∑}$ (8000 Ohm and 500 Ohm)
0$\rightarrow$1 is always good, but, 1$\rightarrow$0 depends on the situation. Relative ‚Äústrength‚Äù determines the VTC.
![Aspect ratio](/media/POST/000051/12.jpg)
![Aspect ratio](/media/POST/000051/13.jpg)

### Standby power
####The biggest problem in the NMOS inverter
When $V_{in} = 0$, no standby power

When $V_{in}= V_{DD}$, the power consumption is (approximately) $\frac{V_{DD}^2}{R_D}$

If $V_{DD}=1.8V$ and $R_D=10k \Omega$, $324 \mu W$!

![Aspect ratio](/media/POST/000051/14.jpg)

### Current
####Current as a function of input voltage
DC power consumption is given by a product between the voltage and the current. Estimate the power consumption.

![Aspect ratio](/media/POST/000051/15.jpg)

### CMOS inverter
####Ideal ‚Äúpull-up‚Äù should have the following properties.
When $V_{in}=V_{DD}$, no currendt conduction.

When $V_{in}=0$, improved currendt conduction.

####PMOS can do those jobs.
![Aspect ratio](/media/POST/000051/16.jpg)

### Parameters
####Parameters for a CMOS inverter
- $V_{DD}=1.8V$
- NMOS Parameters : 
$$
\mu_{n}C_{ox}=200 \mu A/V^2,V_{TH}=0.4V,\frac{W}{L}=\frac{5}{0.18},\lambda = 0.2V^{-1}
$$
- PMOS parameters :
$$
\mu_{p}C_{ox}=100 \mu A/v^2, V_{TH}=-0.4V, \frac{W}{L}=\frac{20}{0.18}, \lambda=0.2V^{-1}
$$
(Two large resistors ‚Äì parallel to both transistors ‚Äì are introduced.)

### Voltage transfer curve
####Improved voltage transfer curve
Compare the CMOS inverter and the NMOS inverter.
![Aspect ratio](/media/POST/000051/17.jpg)

### No standby power
####Even better news
No standby power is dissipated for the CMOS inverter.
![Aspect ratio](/media/POST/000051/18.jpg)
