=====================  add2n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 26 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 24 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 72 new AND gates.
[LOG] Final size before ABC: 151 AND gates.
[LOG] Final size after ABC: 70 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021722 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.022369 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 145 8 2 1 133
=====================  add4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 27 new AND gates.
[LOG] Final size before ABC: 95 AND gates.
[LOG] Final size after ABC: 25 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.017774 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 147 new AND gates.
[LOG] Final size before ABC: 291 AND gates.
[LOG] Final size after ABC: 144 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.057483 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.058239 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 263 12 2 1 246
=====================  add6y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 44 new AND gates.
[LOG] Final size before ABC: 151 AND gates.
[LOG] Final size after ABC: 41 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.038989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.039672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 117
=====================  add8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 209 new AND gates.
[LOG] Final size before ABC: 431 AND gates.
[LOG] Final size after ABC: 206 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.114242 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.115039 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 369 16 2 1 346
=====================  add8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 62 new AND gates.
[LOG] Final size before ABC: 215 AND gates.
[LOG] Final size after ABC: 57 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.072258 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.073001 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 163
=====================  add10n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 267 new AND gates.
[LOG] Final size before ABC: 571 AND gates.
[LOG] Final size after ABC: 263 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.186847 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.187754 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.40 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 470 20 2 1 442
=====================  add10y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 80 new AND gates.
[LOG] Final size before ABC: 279 AND gates.
[LOG] Final size after ABC: 73 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.115097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.115907 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 209
=====================  add12n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 318 new AND gates.
[LOG] Final size before ABC: 711 AND gates.
[LOG] Final size after ABC: 313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.283862 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.284907 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.04 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 564 24 2 1 531
=====================  add12y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 98 new AND gates.
[LOG] Final size before ABC: 343 AND gates.
[LOG] Final size after ABC: 89 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.170728 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.171657 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 255
=====================  add14n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 379 new AND gates.
[LOG] Final size before ABC: 851 AND gates.
[LOG] Final size after ABC: 374 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.402697 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.403902 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.80 sec (Real time) / 2.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 669 28 2 1 630
=====================  add14y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 116 new AND gates.
[LOG] Final size before ABC: 407 AND gates.
[LOG] Final size after ABC: 105 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.239117 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.24006 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 301
=====================  add16n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 437 new AND gates.
[LOG] Final size before ABC: 991 AND gates.
[LOG] Final size after ABC: 431 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.534817 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.536086 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.16 sec (Real time) / 2.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 770 32 2 1 726
=====================  add16y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 134 new AND gates.
[LOG] Final size before ABC: 471 AND gates.
[LOG] Final size after ABC: 121 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.315087 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.316115 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.22 sec (Real time) / 1.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 347
=====================  add18n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 488 new AND gates.
[LOG] Final size before ABC: 1131 AND gates.
[LOG] Final size after ABC: 481 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.695901 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.697138 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.74 sec (Real time) / 3.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 864 36 2 1 815
=====================  add18y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 152 new AND gates.
[LOG] Final size before ABC: 535 AND gates.
[LOG] Final size after ABC: 137 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.403313 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.404402 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.79 sec (Real time) / 2.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 393
=====================  add20n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 549 new AND gates.
[LOG] Final size before ABC: 1271 AND gates.
[LOG] Final size after ABC: 542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.889969 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.891427 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.94 sec (Real time) / 4.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 969 40 2 1 914
=====================  add20y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 170 new AND gates.
[LOG] Final size before ABC: 599 AND gates.
[LOG] Final size after ABC: 153 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.507583 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.508803 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.79 sec (Real time) / 2.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 439
=====================  cnt2n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003653 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 37 1 3 1 32
=====================  cnt2y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002791 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 19 1 3 1 14
=====================  cnt3n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004137 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.00473 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 55 1 4 1 49
=====================  cnt3y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 6 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 27 1 4 1 21
=====================  cnt4n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004965 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 72 1 5 1 65
=====================  cnt4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 8 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003579 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 35 1 5 1 28
=====================  cnt5n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005582 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006203 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 89 1 6 1 81
=====================  cnt5y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 10 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 43 1 6 1 35
=====================  cnt6n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.007512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 106 1 7 1 97
=====================  cnt6y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 51 1 7 1 42
=====================  cnt7n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007249 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.00795 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 123 1 8 1 113
=====================  cnt7y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003915 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.0045 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 59 1 8 1 49
=====================  cnt8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007762 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 140 1 9 1 129
=====================  cnt8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004308 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.00494 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 67 1 9 1 56
=====================  cnt9n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009544 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 157 1 10 1 145
=====================  cnt9y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 18 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004885 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 75 1 10 1 63
=====================  cnt10n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009604 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.01043 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 174 1 11 1 161
=====================  cnt10y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 20 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 83 1 11 1 70
=====================  cnt11n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.012153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.82 sec (Real time) / 5.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 191 1 12 1 177
=====================  cnt11y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 22 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.00 sec (Real time) / 3.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 91 1 12 1 77
=====================  cnt15n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 31 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.014334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.015389 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 802.05 sec (Real time) / 789.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 259 1 16 1 241
=====================  cnt15y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 30 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006681 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.007417 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 816.85 sec (Real time) / 801.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 123 1 16 1 105
=====================  cnt20n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 41 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.016918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.018072 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.20 sec (Real time) / 9927.41 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 344 1 21 1 321
=====================  cnt20y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 40 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009167 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9911.49 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 163 1 21 1 140
=====================  cnt25n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 51 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021445 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02288 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 943.55 sec (Real time) / 930.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 429 1 26 1 401
=====================  cnt25y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 50 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.010032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.010961 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9927.02 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 203 1 26 1 175
=====================  cnt30n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 61 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.026175 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.027775 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9935.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 514 1 31 1 481
=====================  cnt30y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 60 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.012665 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9919.85 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 243 1 31 1 210
=====================  mv2n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 2 AND gates.
[LOG] Final size after ABC: 1 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002932 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 25 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 20 1 3 1 15
=====================  mvs2n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002902 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 33 1 3 1 28
=====================  mvs2y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002152 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.002605 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 17 1 3 1 12
=====================  mv4n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 37 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.015254 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.015877 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 86 3 5 1 77
=====================  mv4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 59 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.013875 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.014395 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 57 3 5 1 49
=====================  mvs4n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 24 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.012788 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.013367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 75 3 5 1 65
=====================  mvs4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 43 3 5 1 33
=====================  mv8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 45 new AND gates.
[LOG] Final size before ABC: 1050 AND gates.
[LOG] Final size after ABC: 43 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.252995 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.253904 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 235 7 9 1 214
=====================  mv8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 295 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.092562 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.093363 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 132 7 9 1 114
=====================  mvs8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 317 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.109093 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.109936 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 157 7 9 1 138
=====================  mvs8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 255 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.081962 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.082645 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 92 7 9 1 75
=====================  mv12n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 48 new AND gates.
[LOG] Final size before ABC: 27598 AND gates.
[LOG] Final size after ABC: 41 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 80
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.77899 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Overall execution time: 9.78019 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.81 sec (Real time) / 70.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 345 11 13 1 317
=====================  mv12y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 13120 AND gates.
[LOG] Final size after ABC: 24 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 36
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.781 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Overall execution time: 4.78184 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.88 sec (Real time) / 31.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 212 11 13 1 183
=====================  mvs12n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 20550 AND gates.
[LOG] Final size after ABC: 18 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 59
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.817 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Overall execution time: 7.81792 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.08 sec (Real time) / 52.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 239 11 13 1 211
=====================  mvs12y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 8632 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 25
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.38682 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Overall execution time: 3.38809 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.48 sec (Real time) / 22.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 127 11 13 1 102
=====================  mv16n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 80 new AND gates.
[LOG] Final size before ABC: 183988 AND gates.
[LOG] Final size after ABC: 73 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 938
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 74.2113 sec CPU time.
[LOG] Relation determinization time: 954 sec real time.
[LOG] Overall execution time: 74.2127 sec CPU time.
[LOG] Overall execution time: 954 sec real time.
Synthesis time: 954.52 sec (Real time) / 886.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 489 15 17 1 449
=====================  mv16y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9905 new AND gates.
[LOG] Final size before ABC: 321422 AND gates.
[LOG] Final size after ABC: 9901 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 3273
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 143.982 sec CPU time.
[LOG] Relation determinization time: 3300 sec real time.
[LOG] Overall execution time: 143.983 sec CPU time.
[LOG] Overall execution time: 3300 sec real time.
Synthesis time: 3300.19 sec (Real time) / 3177.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.49 sec (Real time) / 2.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 10157 15 17 1 10114
=====================  mvs16n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 928 new AND gates.
[LOG] Final size before ABC: 297691 AND gates.
[LOG] Final size after ABC: 920 AND gates.
[LOG] Time for optimizing final circuit with ABC: 14 seconds.
[LOG] Total Interpolation Time: 4433
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 160.666 sec CPU time.
[LOG] Relation determinization time: 4475 sec real time.
[LOG] Overall execution time: 160.668 sec CPU time.
[LOG] Overall execution time: 4475 sec real time.
Synthesis time: 4475.11 sec (Real time) / 4336.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 1217 15 17 1 1178
=====================  mvs16y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 365442 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 14 seconds.
[LOG] Total Interpolation Time: 5943
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 227.478 sec CPU time.
[LOG] Relation determinization time: 6000 sec real time.
[LOG] Overall execution time: 227.479 sec CPU time.
[LOG] Overall execution time: 6000 sec real time.
Synthesis time: 6000.01 sec (Real time) / 5791.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 172 15 17 1 138
=====================  mvs18n.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 14115.31 sec (Real time) / 13949.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs18y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 17911.45 sec (Real time) / 17718.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 96 new AND gates.
[LOG] Final size before ABC: 172651 AND gates.
[LOG] Final size after ABC: 81 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1669
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 101.517 sec CPU time.
[LOG] Relation determinization time: 1693 sec real time.
[LOG] Overall execution time: 101.519 sec CPU time.
[LOG] Overall execution time: 1693 sec real time.
Synthesis time: 1693.13 sec (Real time) / 1601.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 609 19 21 1 565
=====================  mv20y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 158 new AND gates.
[LOG] Final size before ABC: 347509 AND gates.
[LOG] Final size after ABC: 143 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 830
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 52.2485 sec CPU time.
[LOG] Relation determinization time: 839 sec real time.
[LOG] Overall execution time: 52.2501 sec CPU time.
[LOG] Overall execution time: 839 sec real time.
Synthesis time: 838.57 sec (Real time) / 794.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 467 19 21 1 423
=====================  mvs20n.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4640.86 sec (Real time) / 4531.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs20y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 2896.30 sec (Real time) / 2836.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 2018.54 sec (Real time) / 1900.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3130.92 sec (Real time) / 3070.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs24n.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6198.91 sec (Real time) / 6031.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs24y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6045.62 sec (Real time) / 5973.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs28n.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 10661.75 sec (Real time) / 10563.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs28y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4158.25 sec (Real time) / 4056.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult2.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011095 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.0119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 481 new AND gates.
[LOG] Final size before ABC: 1137 AND gates.
[LOG] Final size after ABC: 476 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.224773 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.225736 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.87 sec (Real time) / 1.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 620 8 0 1 609
=====================  mult5.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3014 new AND gates.
[LOG] Final size before ABC: 6084 AND gates.
[LOG] Final size after ABC: 3006 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.35469 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Overall execution time: 1.35598 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.84 sec (Real time) / 10.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.24 sec (Real time) / 3.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 3243 10 0 1 3231
=====================  mult6.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 14750 new AND gates.
[LOG] Final size before ABC: 30881 AND gates.
[LOG] Final size after ABC: 14740 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 89
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.80292 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Overall execution time: 7.80433 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.56 sec (Real time) / 86.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.82 sec (Real time) / 11.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.74 sec (Real time) / 7.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 15086 12 0 1 15072
=====================  mult7.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 74616 new AND gates.
[LOG] Final size before ABC: 152816 AND gates.
[LOG] Final size after ABC: 74606 AND gates.
[LOG] Time for optimizing final circuit with ABC: 54 seconds.
[LOG] Total Interpolation Time: 1224
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 49.5954 sec CPU time.
[LOG] Relation determinization time: 1288 sec real time.
[LOG] Overall execution time: 49.597 sec CPU time.
[LOG] Overall execution time: 1288 sec real time.
Synthesis time: 1288.26 sec (Real time) / 1243.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 119.64 sec (Real time) / 119.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 494.19 sec (Real time) / 492.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 75089 14 0 1 75071
=====================  mult8.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 21808.28 sec (Real time) / 21602.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult9.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11309.24 sec (Real time) / 11236.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult10.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 12294.02 sec (Real time) / 12231.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult11.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11592.72 sec (Real time) / 11433.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult12.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 9006.09 sec (Real time) / 8880.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult13.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 14680.03 sec (Real time) / 14546.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult14.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 10125.39 sec (Real time) / 9986.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult15.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 9151.83 sec (Real time) / 9008.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult16.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 9687.92 sec (Real time) / 9537.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  bs8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006985 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007123 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.00809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.018482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.016906 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.01828 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.036778 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.039198 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.037868 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.040283 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.08398 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.08884 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.082931 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.087678 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.191512 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.201736 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.42 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.186028 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.196378 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009573 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.010378 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007269 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.028427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.029328 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02149 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.022314 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.077912 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.079181 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.054388 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.055415 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.184502 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.186096 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.48 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.122959 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.124291 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.360424 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.362851 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.77 sec (Real time) / 2.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.226821 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.228487 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.84 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.626156 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.629351 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.68 sec (Real time) / 3.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.386074 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.38853 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.86 sec (Real time) / 2.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.0096 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 1.0138 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.60 sec (Real time) / 6.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.617791 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.620603 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.70 sec (Real time) / 3.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.54481 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Overall execution time: 1.55022 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.28 sec (Real time) / 9.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.871596 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.874994 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.38 sec (Real time) / 4.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 15
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.18318 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Overall execution time: 2.18942 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.60 sec (Real time) / 12.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 9
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.30787 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Overall execution time: 1.31239 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.99 sec (Real time) / 7.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 23
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.12724 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Overall execution time: 3.13628 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.94 sec (Real time) / 19.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 12
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.79764 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Overall execution time: 1.80279 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.70 sec (Real time) / 10.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 30
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.17435 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Overall execution time: 4.18435 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.03 sec (Real time) / 25.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 16
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.42847 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Overall execution time: 2.43474 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.06 sec (Real time) / 14.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 39
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 5.51918 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Overall execution time: 5.53222 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.32 sec (Real time) / 34.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 21
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.21127 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Overall execution time: 3.21895 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.34 sec (Real time) / 18.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1667 new AND gates.
[LOG] Final size before ABC: 4883 AND gates.
[LOG] Final size after ABC: 1662 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.897306 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 0.898942 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.68 sec (Real time) / 6.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.15 sec (Real time) / 3.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 1828 5 21 1 1801
=====================  genbuf2c3y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 15225 new AND gates.
[LOG] Final size before ABC: 37983 AND gates.
[LOG] Final size after ABC: 15219 AND gates.
[LOG] Time for optimizing final circuit with ABC: 8 seconds.
[LOG] Total Interpolation Time: 91
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.32841 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Overall execution time: 8.33063 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 99.27 sec (Real time) / 90.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.43 sec (Real time) / 10.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 80.32 sec (Real time) / 79.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 15425 6 24 1 15394
=====================  genbuf3c3y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 102439 new AND gates.
[LOG] Final size before ABC: 270907 AND gates.
[LOG] Final size after ABC: 102430 AND gates.
[LOG] Time for optimizing final circuit with ABC: 29 seconds.
[LOG] Total Interpolation Time: 994
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 46.312 sec CPU time.
[LOG] Relation determinization time: 1031 sec real time.
[LOG] Overall execution time: 46.3151 sec CPU time.
[LOG] Overall execution time: 1031 sec real time.
Synthesis time: 1030.56 sec (Real time) / 987.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 44.50 sec (Real time) / 44.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1693.37 sec (Real time) / 1687.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 102675 7 27 1 102641
=====================  genbuf4c3y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 47289 new AND gates.
[LOG] Final size before ABC: 164109 AND gates.
[LOG] Final size after ABC: 47282 AND gates.
[LOG] Time for optimizing final circuit with ABC: 143 seconds.
[LOG] Total Interpolation Time: 838
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 39.666 sec CPU time.
[LOG] Relation determinization time: 988 sec real time.
[LOG] Overall execution time: 39.6708 sec CPU time.
[LOG] Overall execution time: 988 sec real time.
Synthesis time: 987.71 sec (Real time) / 948.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.41 sec (Real time) / 19.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 512.84 sec (Real time) / 510.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 47572 8 30 1 47531
=====================  genbuf5c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3972.51 sec (Real time) / 3850.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 10840.03 sec (Real time) / 10711.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 5919.66 sec (Real time) / 5793.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11136.47 sec (Real time) / 10953.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 7233.20 sec (Real time) / 7044.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6161.84 sec (Real time) / 6016.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4202.87 sec (Real time) / 4118.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 5204.61 sec (Real time) / 5082.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6884.50 sec (Real time) / 6722.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4880.42 sec (Real time) / 4798.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 7743.31 sec (Real time) / 7570.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16c3y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3177.69 sec (Real time) / 3021.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf1b4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1719 new AND gates.
[LOG] Final size before ABC: 5063 AND gates.
[LOG] Final size after ABC: 1715 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.898806 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.900481 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.80 sec (Real time) / 6.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.19 sec (Real time) / 2.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1890 5 23 1 1860
=====================  genbuf2b4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 14460 new AND gates.
[LOG] Final size before ABC: 32846 AND gates.
[LOG] Final size after ABC: 14455 AND gates.
[LOG] Time for optimizing final circuit with ABC: 7 seconds.
[LOG] Total Interpolation Time: 68
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.73719 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Overall execution time: 6.73896 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.87 sec (Real time) / 68.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.03 sec (Real time) / 8.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 77.78 sec (Real time) / 77.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 14668 6 26 1 14634
=====================  genbuf3b4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 30619 new AND gates.
[LOG] Final size before ABC: 98588 AND gates.
[LOG] Final size after ABC: 30613 AND gates.
[LOG] Time for optimizing final circuit with ABC: 41 seconds.
[LOG] Total Interpolation Time: 538
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 24.5948 sec CPU time.
[LOG] Relation determinization time: 585 sec real time.
[LOG] Overall execution time: 24.5972 sec CPU time.
[LOG] Overall execution time: 585 sec real time.
Synthesis time: 585.03 sec (Real time) / 560.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.98 sec (Real time) / 14.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 368.02 sec (Real time) / 366.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 30867 7 30 1 30827
=====================  genbuf4b4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 138744 new AND gates.
[LOG] Final size before ABC: 332139 AND gates.
[LOG] Final size after ABC: 138737 AND gates.
[LOG] Time for optimizing final circuit with ABC: 37 seconds.
[LOG] Total Interpolation Time: 1857
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 37.8703 sec CPU time.
[LOG] Relation determinization time: 1901 sec real time.
[LOG] Overall execution time: 37.873 sec CPU time.
[LOG] Overall execution time: 1901 sec real time.
Synthesis time: 1901.02 sec (Real time) / 1862.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 55.45 sec (Real time) / 54.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5289.28 sec (Real time) / 5276.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 139033 8 33 1 138989
=====================  genbuf5b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6257.46 sec (Real time) / 6164.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 9266.89 sec (Real time) / 9138.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 7198.29 sec (Real time) / 7077.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 8054.29 sec (Real time) / 7906.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6359.36 sec (Real time) / 6223.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6399.37 sec (Real time) / 6249.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 12359.53 sec (Real time) / 12073.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 14196.68 sec (Real time) / 13941.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 7333.33 sec (Real time) / 7160.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11857.87 sec (Real time) / 11642.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3872.08 sec (Real time) / 3780.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16b4y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6734.33 sec (Real time) / 6594.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf1f4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2342 new AND gates.
[LOG] Final size before ABC: 7227 AND gates.
[LOG] Final size after ABC: 2337 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.2632 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Overall execution time: 1.26486 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.89 sec (Real time) / 10.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.48 sec (Real time) / 1.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 2509 5 23 1 2480
=====================  genbuf2f4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 14959 new AND gates.
[LOG] Final size before ABC: 36379 AND gates.
[LOG] Final size after ABC: 14953 AND gates.
[LOG] Time for optimizing final circuit with ABC: 8 seconds.
[LOG] Total Interpolation Time: 91
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.66274 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Overall execution time: 7.66479 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 99.69 sec (Real time) / 91.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.28 sec (Real time) / 10.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 141.05 sec (Real time) / 140.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 15160 6 26 1 15127
=====================  genbuf3f4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 47509 new AND gates.
[LOG] Final size before ABC: 176425 AND gates.
[LOG] Final size after ABC: 47501 AND gates.
[LOG] Time for optimizing final circuit with ABC: 90 seconds.
[LOG] Total Interpolation Time: 727
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 32.3953 sec CPU time.
[LOG] Relation determinization time: 827 sec real time.
[LOG] Overall execution time: 32.3978 sec CPU time.
[LOG] Overall execution time: 827 sec real time.
Synthesis time: 826.48 sec (Real time) / 794.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.52 sec (Real time) / 13.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 804.48 sec (Real time) / 801.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 47747 7 30 1 47709
=====================  genbuf4f4y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 367052 new AND gates.
[LOG] Final size before ABC: 935630 AND gates.
[LOG] Final size after ABC: 367045 AND gates.
[LOG] Time for optimizing final circuit with ABC: 107 seconds.
[LOG] Total Interpolation Time: 7935
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 102.581 sec CPU time.
[LOG] Relation determinization time: 8056 sec real time.
[LOG] Overall execution time: 102.584 sec CPU time.
[LOG] Overall execution time: 8056 sec real time.
Synthesis time: 8056.80 sec (Real time) / 7948.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 78.50 sec (Real time) / 77.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.95 sec (Real time) / 9968.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 367331 8 33 1 367287
=====================  genbuf5f5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11434.50 sec (Real time) / 11305.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6f6y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 5468.84 sec (Real time) / 5370.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7f7y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 16903.56 sec (Real time) / 16625.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8f8y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3991.74 sec (Real time) / 3891.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9f9y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 1485.52 sec (Real time) / 1401.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10f10y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 1296.35 sec (Real time) / 1281.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2c7y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 24773 new AND gates.
[LOG] Final size before ABC: 59628 AND gates.
[LOG] Final size after ABC: 24767 AND gates.
[LOG] Time for optimizing final circuit with ABC: 15 seconds.
[LOG] Total Interpolation Time: 92
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 5.83418 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Overall execution time: 5.83639 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 108.82 sec (Real time) / 102.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.21 sec (Real time) / 12.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 122.86 sec (Real time) / 122.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 24987 7 28 1 24950
=====================  amba3c5y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 353067 new AND gates.
[LOG] Final size before ABC: 803929 AND gates.
[LOG] Final size after ABC: 353062 AND gates.
[LOG] Time for optimizing final circuit with ABC: 121 seconds.
[LOG] Total Interpolation Time: 5176
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 86.3146 sec CPU time.
[LOG] Relation determinization time: 5313 sec real time.
[LOG] Overall execution time: 86.3176 sec CPU time.
[LOG] Overall execution time: 5313 sec real time.
Synthesis time: 5312.83 sec (Real time) / 5243.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 151.52 sec (Real time) / 150.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.81 sec (Real time) / 9971.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 353352 9 34 1 353304
=====================  amba4c7y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 5110.96 sec (Real time) / 4994.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5c5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 13798.61 sec (Real time) / 13638.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6c5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11412.31 sec (Real time) / 11292.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7c5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3427.83 sec (Real time) / 3356.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba8c7y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3860.02 sec (Real time) / 3770.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9c5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4677.44 sec (Real time) / 4567.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10c5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3786.77 sec (Real time) / 3695.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2b9y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 93724 new AND gates.
[LOG] Final size before ABC: 203263 AND gates.
[LOG] Final size after ABC: 93718 AND gates.
[LOG] Time for optimizing final circuit with ABC: 24 seconds.
[LOG] Total Interpolation Time: 362
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 17.7606 sec CPU time.
[LOG] Relation determinization time: 390 sec real time.
[LOG] Overall execution time: 17.7628 sec CPU time.
[LOG] Overall execution time: 390 sec real time.
Synthesis time: 390.91 sec (Real time) / 373.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.31 sec (Real time) / 35.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1228.61 sec (Real time) / 1224.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 93953 7 31 1 93913
=====================  amba3b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 5493.84 sec (Real time) / 5404.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba4b9y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 12871.61 sec (Real time) / 12751.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 15375.81 sec (Real time) / 15236.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 7609.96 sec (Real time) / 7477.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 12480.02 sec (Real time) / 12375.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 8290.54 sec (Real time) / 8157.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10b5y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 4996.71 sec (Real time) / 4927.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2f9y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 39388 new AND gates.
[LOG] Final size before ABC: 98188 AND gates.
[LOG] Final size after ABC: 39383 AND gates.
[LOG] Time for optimizing final circuit with ABC: 35 seconds.
[LOG] Total Interpolation Time: 239
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 12.0141 sec CPU time.
[LOG] Relation determinization time: 277 sec real time.
[LOG] Overall execution time: 12.0165 sec CPU time.
[LOG] Overall execution time: 277 sec real time.
Synthesis time: 277.37 sec (Real time) / 264.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.29 sec (Real time) / 16.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 361.75 sec (Real time) / 360.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 39610 7 31 1 39569
=====================  amba3f9y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 6813.72 sec (Real time) / 6682.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba4f25y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 2761.61 sec (Real time) / 2680.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5f17y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 11937.67 sec (Real time) / 11872.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6f21y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 3404.97 sec (Real time) / 3355.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7f25y.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 1218.50 sec (Real time) / 1208.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.022363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.023967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 282
=====================  demo-v3_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 412 new AND gates.
[LOG] Final size before ABC: 1267 AND gates.
[LOG] Final size after ABC: 411 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.076255 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.078658 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 967 3 84 1 880
=====================  demo-v4_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1381 new AND gates.
[LOG] Final size before ABC: 5063 AND gates.
[LOG] Final size after ABC: 1380 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.163146 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.166893 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 2251 3 133 1 2115
=====================  demo-v5_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.031738 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.03357 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 53 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.109094 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.112221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 724 3 112 1 608
=====================  demo-v6_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 127 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.151418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.155443 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 265 new AND gates.
[LOG] Final size before ABC: 593 AND gates.
[LOG] Final size after ABC: 265 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.036687 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.038406 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 647 3 56 1 587
=====================  demo-v7_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.089427 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.092257 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 647 3 98 1 545
=====================  demo-v8_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006181 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 66 1 12 1 52
=====================  demo-v8_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008328 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 108 1 21 1 85
=====================  demo-v9_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 32 new AND gates.
[LOG] Final size before ABC: 52 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.013666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.014824 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 214 1 32 1 181
=====================  demo-v9_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 100 new AND gates.
[LOG] Final size before ABC: 218 AND gates.
[LOG] Final size after ABC: 99 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.028419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.030019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 408 1 56 1 351
=====================  demo-v10_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 56 AND gates.
[LOG] Final size after ABC: 14 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.052895 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.054804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 464 2 56 1 405
=====================  demo-v10_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 14 new AND gates.
[LOG] Final size before ABC: 29 AND gates.
[LOG] Final size after ABC: 13 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.089801 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.09267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 781 2 98 1 680
=====================  demo-v12_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.025955 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.027125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 223 2 32 1 188
=====================  demo-v12_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.039025 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.040662 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 367 2 56 1 308
=====================  demo-v13_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006037 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 62 1 12 1 48
=====================  demo-v13_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007373 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.008235 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 277 new AND gates.
[LOG] Final size before ABC: 910 AND gates.
[LOG] Final size after ABC: 277 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.048653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.049931 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 477 2 36 1 437
=====================  demo-v14_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 268 new AND gates.
[LOG] Final size before ABC: 804 AND gates.
[LOG] Final size after ABC: 267 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.071277 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.072965 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 602 2 63 1 536
=====================  demo-v15_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 95 new AND gates.
[LOG] Final size before ABC: 322 AND gates.
[LOG] Final size after ABC: 94 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.030802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.031976 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 274 2 28 1 243
=====================  demo-v15_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 492 new AND gates.
[LOG] Final size before ABC: 1021 AND gates.
[LOG] Final size after ABC: 491 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.069005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.070637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 788 2 49 1 736
=====================  demo-v16_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 733 AND gates.
[LOG] Final size after ABC: 279 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.070336 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.071669 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 531 3 36 1 491
=====================  demo-v16_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 5164 new AND gates.
[LOG] Final size before ABC: 14818 AND gates.
[LOG] Final size after ABC: 5163 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.543788 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.545774 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.09 sec (Real time) / 5.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.16 sec (Real time) / 5.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 5574 3 63 1 5506
=====================  demo-v17_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 97293 new AND gates.
[LOG] Final size before ABC: 253576 AND gates.
[LOG] Final size after ABC: 97291 AND gates.
[LOG] Time for optimizing final circuit with ABC: 23 seconds.
[LOG] Total Interpolation Time: 160
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 10.6207 sec CPU time.
[LOG] Relation determinization time: 184 sec real time.
[LOG] Overall execution time: 10.6258 sec CPU time.
[LOG] Overall execution time: 184 sec real time.
Synthesis time: 184.23 sec (Real time) / 176.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 32.19 sec (Real time) / 31.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.76 sec (Real time) / 18.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 97582 2 52 1 97527
=====================  demo-v17_5_REAL.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 2187.22 sec (Real time) / 2141.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 36118 new AND gates.
[LOG] Final size before ABC: 170558 AND gates.
[LOG] Final size after ABC: 36114 AND gates.
[LOG] Time for optimizing final circuit with ABC: 23 seconds.
[LOG] Total Interpolation Time: 38
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.81299 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Overall execution time: 6.81931 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.26 sec (Real time) / 57.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.00 sec (Real time) / 19.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.85 sec (Real time) / 24.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 36841 3 133 1 36705
=====================  demo-v19_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 269 new AND gates.
[LOG] Final size before ABC: 763 AND gates.
[LOG] Final size after ABC: 269 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.058542 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.05972 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 502 2 36 1 462
=====================  demo-v19_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 445 new AND gates.
[LOG] Final size before ABC: 1192 AND gates.
[LOG] Final size after ABC: 445 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.130544 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.132354 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 834 2 63 1 767
=====================  demo-v20_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1128 new AND gates.
[LOG] Final size before ABC: 4579 AND gates.
[LOG] Final size after ABC: 1126 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.337345 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.340684 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.41 sec (Real time) / 1.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 2232 2 96 1 2133
=====================  demo-v20_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 444 new AND gates.
[LOG] Final size before ABC: 1328 AND gates.
[LOG] Final size after ABC: 442 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.55841 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.563969 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.07 sec (Real time) / 2.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 2307 2 168 1 2136
=====================  demo-v21_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 451 new AND gates.
[LOG] Final size before ABC: 1137 AND gates.
[LOG] Final size after ABC: 447 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.163918 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.165506 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 841 4 56 1 781
=====================  demo-v21_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 18472 new AND gates.
[LOG] Final size before ABC: 56248 AND gates.
[LOG] Final size after ABC: 18470 AND gates.
[LOG] Time for optimizing final circuit with ABC: 7 seconds.
[LOG] Total Interpolation Time: 33
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.66106 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Overall execution time: 3.66377 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.01 sec (Real time) / 38.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.71 sec (Real time) / 8.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.81 sec (Real time) / 1.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 19068 4 98 1 18964
=====================  demo-v22_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 655 new AND gates.
[LOG] Final size before ABC: 1536 AND gates.
[LOG] Final size after ABC: 655 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.172545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.176803 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1890 3 144 1 1742
=====================  demo-v22_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 976 new AND gates.
[LOG] Final size before ABC: 2324 AND gates.
[LOG] Final size after ABC: 976 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.55042 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.557457 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.64 sec (Real time) / 1.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 3081 3 252 1 2825
=====================  demo-v23_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 51 new AND gates.
[LOG] Final size before ABC: 123 AND gates.
[LOG] Final size after ABC: 51 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.018844 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 308 1 36 1 270
=====================  demo-v23_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 172 new AND gates.
[LOG] Final size before ABC: 432 AND gates.
[LOG] Final size after ABC: 172 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.043551 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.045262 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 606 1 63 1 541
=====================  demo-v24_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3606 new AND gates.
[LOG] Final size before ABC: 10674 AND gates.
[LOG] Final size after ABC: 3605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.621725 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.626503 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.29 sec (Real time) / 3.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.11 sec (Real time) / 2.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 4976 4 160 1 4809
=====================  demo-v24_5_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 11211 new AND gates.
[LOG] Final size before ABC: 36446 AND gates.
[LOG] Final size after ABC: 11210 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 20
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.63787 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Overall execution time: 2.64715 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.61 sec (Real time) / 23.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.52 sec (Real time) / 7.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.85 sec (Real time) / 2.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 13553 4 280 1 13266
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 14317 new AND gates.
[LOG] Final size before ABC: 58601 AND gates.
[LOG] Final size after ABC: 14313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 9 seconds.
[LOG] Total Interpolation Time: 126
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.68589 sec CPU time.
[LOG] Relation determinization time: 135 sec real time.
[LOG] Overall execution time: 7.68727 sec CPU time.
[LOG] Overall execution time: 135 sec real time.
Synthesis time: 134.79 sec (Real time) / 126.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.26 sec (Real time) / 8.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.40 sec (Real time) / 18.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 14501 13 23 1 14461
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 6181 new AND gates.
[LOG] Final size before ABC: 23645 AND gates.
[LOG] Final size after ABC: 6178 AND gates.
[LOG] Time for optimizing final circuit with ABC: 3 seconds.
[LOG] Total Interpolation Time: 52
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.01955 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Overall execution time: 4.02168 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.95 sec (Real time) / 51.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.91 sec (Real time) / 5.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.35 sec (Real time) / 2.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 6465 15 27 1 6416
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 9660.39 sec (Real time) / 9511.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Final size before ABC: 3977 AND gates.
[LOG] Final size after ABC: 1138 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.290913 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.294965 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.11 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 2331 3 96 1 2231
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8258 new AND gates.
[LOG] Final size before ABC: 32680 AND gates.
[LOG] Final size after ABC: 8255 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 12
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.06638 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Overall execution time: 2.07308 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.91 sec (Real time) / 14.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.50 sec (Real time) / 8.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.59 sec (Real time) / 2.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 10319 4 140 1 10175
=====================  load_full_2_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 1544 new AND gates.
[LOG] Final size before ABC: 5640 AND gates.
[LOG] Final size after ABC: 1542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.522271 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.527913 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.47 sec (Real time) / 2.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.46 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 3200 3 152 1 3045
=====================  load_full_3_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 39569 new AND gates.
[LOG] Final size before ABC: 192537 AND gates.
[LOG] Final size after ABC: 39567 AND gates.
[LOG] Time for optimizing final circuit with ABC: 31 seconds.
[LOG] Total Interpolation Time: 79
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 10.0257 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Overall execution time: 10.0374 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 111.75 sec (Real time) / 103.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.40 sec (Real time) / 25.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.12 sec (Real time) / 30.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 43026 4 296 1 42725
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 213 new AND gates.
[LOG] Final size before ABC: 490 AND gates.
[LOG] Final size after ABC: 213 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.041054 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.042851 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 613 3 51 1 558
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 615 new AND gates.
[LOG] Final size before ABC: 1334 AND gates.
[LOG] Final size after ABC: 615 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.076161 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.07835 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 1136 3 68 1 1064
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 12682 new AND gates.
[LOG] Final size before ABC: 29920 AND gates.
[LOG] Final size after ABC: 12681 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.56736 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Overall execution time: 6.5871 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.10 sec (Real time) / 14.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.59 sec (Real time) / 8.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.96 sec (Real time) / 41.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 17202 3 363 1 16836
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 40844 new AND gates.
[LOG] Final size before ABC: 113624 AND gates.
[LOG] Final size after ABC: 40843 AND gates.
[LOG] Time for optimizing final circuit with ABC: 22 seconds.
[LOG] Total Interpolation Time: 14
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 25.4585 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Overall execution time: 25.4899 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.38 sec (Real time) / 56.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.57 sec (Real time) / 12.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 181.72 sec (Real time) / 181.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 46813 3 484 1 46326
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 658 new AND gates.
[LOG] Final size before ABC: 1650 AND gates.
[LOG] Final size after ABC: 658 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.070389 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.072701 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 1225 3 87 1 1134
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 247 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.117625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.120566 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 756 3 116 1 637
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 127 new AND gates.
[LOG] Final size before ABC: 287 AND gates.
[LOG] Final size after ABC: 127 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.05044 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.052853 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 573 3 60 1 509
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 266 new AND gates.
[LOG] Final size before ABC: 872 AND gates.
[LOG] Final size after ABC: 266 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.149723 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.152736 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 1042 4 88 1 949
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3545 new AND gates.
[LOG] Final size before ABC: 8349 AND gates.
[LOG] Final size after ABC: 3544 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.310475 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.314161 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.86 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.26 sec (Real time) / 2.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 4400 4 128 1 4268
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 217428 new AND gates.
[LOG] Final size before ABC: 555655 AND gates.
[LOG] Final size after ABC: 217428 AND gates.
[LOG] Time for optimizing final circuit with ABC: 41 seconds.
[LOG] Total Interpolation Time: 51
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 25.7866 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Overall execution time: 25.8028 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 100.74 sec (Real time) / 94.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 43.03 sec (Real time) / 42.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1409.26 sec (Real time) / 1405.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 220242 7 304 1 219930
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 981 new AND gates.
[LOG] Final size before ABC: 2650 AND gates.
[LOG] Final size after ABC: 980 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.161648 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.165009 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 1782 5 108 1 1669
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 66 AND gates.
[LOG] Final size after ABC: 30 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.017705 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.018997 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 272 3 44 1 224
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 101 new AND gates.
[LOG] Final size before ABC: 187 AND gates.
[LOG] Final size after ABC: 100 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.03253 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.034199 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 441 2 52 1 387
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 481 new AND gates.
[LOG] Final size before ABC: 1362 AND gates.
[LOG] Final size after ABC: 480 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.32291 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.327521 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1523 2 116 1 1405
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 385 new AND gates.
[LOG] Final size before ABC: 974 AND gates.
[LOG] Final size after ABC: 385 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.103586 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.106044 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 908 2 68 1 837
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 737 new AND gates.
[LOG] Final size before ABC: 1599 AND gates.
[LOG] Final size after ABC: 736 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.131719 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.135374 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 1650 3 108 1 1539
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 605 new AND gates.
[LOG] Final size before ABC: 1383 AND gates.
[LOG] Final size after ABC: 605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.061168 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.063099 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 1033 3 60 1 969
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 528 new AND gates.
[LOG] Final size before ABC: 1149 AND gates.
[LOG] Final size after ABC: 527 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.134755 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.138336 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 1478 2 96 1 1380
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4848 new AND gates.
[LOG] Final size before ABC: 10314 AND gates.
[LOG] Final size after ABC: 4847 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.876025 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.883389 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.70 sec (Real time) / 3.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.87 sec (Real time) / 3.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.34 sec (Real time) / 2.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 6505 2 188 1 6315
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 782 new AND gates.
[LOG] Final size before ABC: 1960 AND gates.
[LOG] Final size after ABC: 781 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.190623 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.194638 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1856 3 104 1 1749
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3413 new AND gates.
[LOG] Final size before ABC: 6538 AND gates.
[LOG] Final size after ABC: 3412 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.294776 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.298615 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.71 sec (Real time) / 1.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.99 sec (Real time) / 1.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 4207 2 132 1 4073
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2036 new AND gates.
[LOG] Final size before ABC: 4818 AND gates.
[LOG] Final size after ABC: 2036 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.271643 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.275831 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.55 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 3214 4 108 1 3101
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3112 new AND gates.
[LOG] Final size before ABC: 13912 AND gates.
[LOG] Final size after ABC: 3111 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.765809 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.770652 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.59 sec (Real time) / 4.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.86 sec (Real time) / 2.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 4408 1 172 1 4233
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 284 new AND gates.
[LOG] Final size before ABC: 605 AND gates.
[LOG] Final size after ABC: 284 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.095199 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.097104 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 669 2 60 1 605
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 2727.01 sec (Real time) / 2612.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 282 new AND gates.
[LOG] Final size before ABC: 675 AND gates.
[LOG] Final size after ABC: 281 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.062238 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.063769 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 570 2 48 1 519
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 55 new AND gates.
[LOG] Final size before ABC: 164 AND gates.
[LOG] Final size after ABC: 55 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.039758 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.041097 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 336 2 52 1 280
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 391 new AND gates.
[LOG] Final size before ABC: 1063 AND gates.
[LOG] Final size after ABC: 390 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.052847 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.054059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 630 3 44 1 582
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 604 AND gates.
[LOG] Final size after ABC: 280 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.079013 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.080711 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 671 3 60 1 607
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 196 new AND gates.
[LOG] Final size before ABC: 499 AND gates.
[LOG] Final size after ABC: 195 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.092627 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.094438 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 601 2 68 1 530
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 359 new AND gates.
[LOG] Final size before ABC: 861 AND gates.
[LOG] Final size after ABC: 358 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.090676 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.092389 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 751 3 60 1 687
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4322 new AND gates.
[LOG] Final size before ABC: 18965 AND gates.
[LOG] Final size after ABC: 4321 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 6
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.27143 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Overall execution time: 1.27757 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.72 sec (Real time) / 7.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.66 sec (Real time) / 3.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 6066 2 236 1 5826
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 246 new AND gates.
[LOG] Final size before ABC: 705 AND gates.
[LOG] Final size after ABC: 244 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.087484 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.089353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 654 3 68 1 583
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 6593 new AND gates.
[LOG] Final size before ABC: 22539 AND gates.
[LOG] Final size after ABC: 6592 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 21
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.53333 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Overall execution time: 2.53928 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.84 sec (Real time) / 22.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.42 sec (Real time) / 6.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 8291 2 228 1 8058
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2514 new AND gates.
[LOG] Final size before ABC: 8355 AND gates.
[LOG] Final size after ABC: 2512 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.88373 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Overall execution time: 1.89443 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.95 sec (Real time) / 7.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.29 sec (Real time) / 2.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.64 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 5363 2 376 1 4984
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 3276 new AND gates.
[LOG] Final size before ABC: 9671 AND gates.
[LOG] Final size after ABC: 3276 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.699886 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.705345 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.04 sec (Real time) / 4.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.55 sec (Real time) / 2.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 4842 1 216 1 4622
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 299 new AND gates.
[LOG] Final size before ABC: 629 AND gates.
[LOG] Final size after ABC: 297 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.088072 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.089962 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 701 2 68 1 631
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 4630 new AND gates.
[LOG] Final size before ABC: 13388 AND gates.
[LOG] Final size after ABC: 4628 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.336607 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.3392 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.20 sec (Real time) / 2.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.48 sec (Real time) / 3.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 5243 3 84 1 5156
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 145662 new AND gates.
[LOG] Final size before ABC: 387817 AND gates.
[LOG] Final size after ABC: 145662 AND gates.
[LOG] Time for optimizing final circuit with ABC: 34 seconds.
[LOG] Total Interpolation Time: 75
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 12.7029 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Overall execution time: 12.7142 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.53 sec (Real time) / 107.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 41.07 sec (Real time) / 40.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 188.73 sec (Real time) / 188.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 148335 3 272 1 148058
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 58582 new AND gates.
[LOG] Final size before ABC: 181874 AND gates.
[LOG] Final size after ABC: 58580 AND gates.
[LOG] Time for optimizing final circuit with ABC: 54 seconds.
[LOG] Total Interpolation Time: 93
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.45321 sec CPU time.
[LOG] Relation determinization time: 152 sec real time.
[LOG] Overall execution time: 8.46975 sec CPU time.
[LOG] Overall execution time: 152 sec real time.
Synthesis time: 152.04 sec (Real time) / 147.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.65 sec (Real time) / 21.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.76 sec (Real time) / 65.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 62791 3 340 1 62448
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 63491 new AND gates.
[LOG] Final size before ABC: 191111 AND gates.
[LOG] Final size after ABC: 63486 AND gates.
[LOG] Time for optimizing final circuit with ABC: 149 seconds.
[LOG] Total Interpolation Time: 941
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 21.7049 sec CPU time.
[LOG] Relation determinization time: 1094 sec real time.
[LOG] Overall execution time: 21.7127 sec CPU time.
[LOG] Overall execution time: 1094 sec real time.
Synthesis time: 1094.34 sec (Real time) / 1072.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.71 sec (Real time) / 23.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5836.22 sec (Real time) / 5823.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 63828 12 19 1 63797
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Method: cycle dedection
Synthesis time: 800.22 sec (Real time) / 790.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  driver_a8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 859 new AND gates.
[LOG] Final size before ABC: 11135 AND gates.
[LOG] Final size after ABC: 800 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 281
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 37.7195 sec CPU time.
[LOG] Relation determinization time: 289 sec real time.
[LOG] Overall execution time: 37.7295 sec CPU time.
[LOG] Overall execution time: 289 sec real time.
Synthesis time: 289.37 sec (Real time) / 251.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 3249 98 327 1 2801
=====================  driver_b8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 2361 new AND gates.
[LOG] Final size before ABC: 26813 AND gates.
[LOG] Final size after ABC: 2313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 3 seconds.
[LOG] Total Interpolation Time: 534
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 65.7616 sec CPU time.
[LOG] Relation determinization time: 547 sec real time.
[LOG] Overall execution time: 65.7695 sec CPU time.
[LOG] Overall execution time: 547 sec real time.
Synthesis time: 547.25 sec (Real time) / 483.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.47 sec (Real time) / 2.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 4354 98 241 1 3982
=====================  driver_c8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 666 new AND gates.
[LOG] Final size before ABC: 4655 AND gates.
[LOG] Final size after ABC: 646 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 27
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.93198 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Overall execution time: 3.93524 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.95 sec (Real time) / 24.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 1366 28 80 1 1254
=====================  driver_d8y.aag =====================
[LOG] Method: cycle dedection
[LOG] Final circuit size: 812 new AND gates.
[LOG] Final size before ABC: 4859 AND gates.
[LOG] Final size after ABC: 795 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 29
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.91839 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Overall execution time: 3.92102 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.93 sec (Real time) / 24.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 1331 16 56 1 1252
