// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_pool_HH_
#define _forward_pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct forward_pool : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > pool_layer_2_2_1_28_28_6_input_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_input_data_V_ce0;
    sc_in< sc_lv<16> > pool_layer_2_2_1_28_28_6_input_data_V_q0;
    sc_out< sc_lv<11> > pool_layer_2_2_1_28_28_6_output_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_output_data_V_ce0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_output_data_V_we0;
    sc_out< sc_lv<16> > pool_layer_2_2_1_28_28_6_output_data_V_d0;


    // Module declarations
    forward_pool(sc_module_name name);
    SC_HAS_PROCESS(forward_pool);

    ~forward_pool();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > p_x_assign_cast6_fu_185_p1;
    sc_signal< sc_lv<10> > p_x_assign_cast6_reg_456;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > o_y_fu_195_p2;
    sc_signal< sc_lv<4> > o_y_reg_464;
    sc_signal< sc_lv<32> > p_x_assign_3_cast_fu_209_p1;
    sc_signal< sc_lv<32> > p_x_assign_3_cast_reg_469;
    sc_signal< sc_lv<1> > exitcond2_fu_189_p2;
    sc_signal< sc_lv<32> > tmp_8_cast_fu_219_p1;
    sc_signal< sc_lv<32> > tmp_8_cast_reg_474;
    sc_signal< sc_lv<4> > o_x_fu_229_p2;
    sc_signal< sc_lv<4> > o_x_reg_482;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > h_2_cast4_fu_243_p1;
    sc_signal< sc_lv<32> > h_2_cast4_reg_487;
    sc_signal< sc_lv<1> > exitcond1_fu_223_p2;
    sc_signal< sc_lv<32> > tmp_1_cast_fu_257_p1;
    sc_signal< sc_lv<32> > tmp_1_cast_reg_492;
    sc_signal< sc_lv<12> > tmp_3_cast_fu_279_p1;
    sc_signal< sc_lv<12> > tmp_3_cast_reg_497;
    sc_signal< sc_lv<13> > next_mul2_fu_283_p2;
    sc_signal< sc_lv<13> > next_mul2_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<10> > next_mul_fu_289_p2;
    sc_signal< sc_lv<10> > next_mul_reg_507;
    sc_signal< sc_lv<3> > ch_fu_301_p2;
    sc_signal< sc_lv<3> > ch_reg_515;
    sc_signal< sc_lv<32> > tmp_cast7_fu_307_p1;
    sc_signal< sc_lv<32> > tmp_cast7_reg_520;
    sc_signal< sc_lv<1> > exitcond_fu_295_p2;
    sc_signal< sc_lv<32> > tmp_19_fu_429_p2;
    sc_signal< sc_lv<32> > tmp_19_reg_531;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > tmp_11_fu_400_p2;
    sc_signal< sc_lv<32> > h_fu_434_p2;
    sc_signal< sc_lv<32> > h_reg_536;
    sc_signal< sc_lv<32> > v_1_fu_440_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > avg_V_fu_450_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > p_x_assign_reg_86;
    sc_signal< sc_lv<4> > p_y_assign_1_reg_97;
    sc_signal< sc_lv<3> > p_z_assign_reg_108;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_9_fu_311_p2;
    sc_signal< sc_lv<10> > phi_mul_reg_119;
    sc_signal< sc_lv<13> > phi_mul1_reg_131;
    sc_signal< sc_lv<16> > t_V_reg_142;
    sc_signal< sc_lv<32> > p_x_assign_1_reg_154;
    sc_signal< sc_lv<16> > p_Val2_s_reg_164;
    sc_signal< sc_lv<32> > p_y_assign_2_reg_176;
    sc_signal< sc_lv<64> > tmp_4_fu_330_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_446_p1;
    sc_signal< sc_lv<5> > v_fu_201_p3;
    sc_signal< sc_lv<5> > tmp_8_fu_213_p2;
    sc_signal< sc_lv<5> > h_2_fu_235_p3;
    sc_signal< sc_lv<5> > tmp_1_fu_251_p2;
    sc_signal< sc_lv<8> > p_shl2_fu_261_p3;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_269_p1;
    sc_signal< sc_lv<9> > h_2_cast_fu_247_p1;
    sc_signal< sc_lv<9> > tmp_3_fu_273_p2;
    sc_signal< sc_lv<10> > tmp1_fu_316_p2;
    sc_signal< sc_lv<12> > tmp1_cast_fu_321_p1;
    sc_signal< sc_lv<12> > tmp_7_fu_325_p2;
    sc_signal< sc_lv<17> > tmp_27_tr_fu_335_p1;
    sc_signal< sc_lv<17> > p_neg_fu_347_p2;
    sc_signal< sc_lv<15> > tmp_s_fu_353_p4;
    sc_signal< sc_lv<14> > tmp_13_fu_367_p4;
    sc_signal< sc_lv<16> > tmp_10_fu_363_p1;
    sc_signal< sc_lv<15> > tmp_14_fu_377_p1;
    sc_signal< sc_lv<1> > tmp_59_fu_339_p3;
    sc_signal< sc_lv<16> > tmp_15_fu_381_p2;
    sc_signal< sc_lv<16> > tmp_16_fu_387_p1;
    sc_signal< sc_lv<32> > tmp_60_fu_405_p2;
    sc_signal< sc_lv<32> > tmp_61_fu_411_p2;
    sc_signal< sc_lv<32> > tmp_18_fu_417_p2;
    sc_signal< sc_lv<32> > tmp_fu_423_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<13> ap_const_lv13_310;
    static const sc_lv<10> ap_const_lv10_C4;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_avg_V_fu_450_p2();
    void thread_ch_fu_301_p2();
    void thread_exitcond1_fu_223_p2();
    void thread_exitcond2_fu_189_p2();
    void thread_exitcond_fu_295_p2();
    void thread_h_2_cast4_fu_243_p1();
    void thread_h_2_cast_fu_247_p1();
    void thread_h_2_fu_235_p3();
    void thread_h_fu_434_p2();
    void thread_next_mul2_fu_283_p2();
    void thread_next_mul_fu_289_p2();
    void thread_o_x_fu_229_p2();
    void thread_o_y_fu_195_p2();
    void thread_p_neg_fu_347_p2();
    void thread_p_shl2_cast_fu_269_p1();
    void thread_p_shl2_fu_261_p3();
    void thread_p_x_assign_3_cast_fu_209_p1();
    void thread_p_x_assign_cast6_fu_185_p1();
    void thread_pool_layer_2_2_1_28_28_6_input_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_input_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_d0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_we0();
    void thread_tmp1_cast_fu_321_p1();
    void thread_tmp1_fu_316_p2();
    void thread_tmp_10_fu_363_p1();
    void thread_tmp_11_fu_400_p2();
    void thread_tmp_13_fu_367_p4();
    void thread_tmp_14_fu_377_p1();
    void thread_tmp_15_fu_381_p2();
    void thread_tmp_16_fu_387_p1();
    void thread_tmp_18_fu_417_p2();
    void thread_tmp_19_fu_429_p2();
    void thread_tmp_1_cast_fu_257_p1();
    void thread_tmp_1_fu_251_p2();
    void thread_tmp_20_fu_446_p1();
    void thread_tmp_27_tr_fu_335_p1();
    void thread_tmp_3_cast_fu_279_p1();
    void thread_tmp_3_fu_273_p2();
    void thread_tmp_4_fu_330_p1();
    void thread_tmp_59_fu_339_p3();
    void thread_tmp_60_fu_405_p2();
    void thread_tmp_61_fu_411_p2();
    void thread_tmp_7_fu_325_p2();
    void thread_tmp_8_cast_fu_219_p1();
    void thread_tmp_8_fu_213_p2();
    void thread_tmp_9_fu_311_p2();
    void thread_tmp_cast7_fu_307_p1();
    void thread_tmp_fu_423_p2();
    void thread_tmp_s_fu_353_p4();
    void thread_v_1_fu_440_p2();
    void thread_v_fu_201_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
