`timescale 1ns / 1ps

module Oled_Testing(
    input basys3_clock,
    input sw,
    output reg [15:0] oled_data = 16'h07E0
    );
    

    
endmodule
