{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 17:14:20 2021 " "Info: Processing started: Mon Apr 19 17:14:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M12011EAU020 -c M12011EAU020 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M12011EAU020 -c M12011EAU020" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m12011eau020.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file m12011eau020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCUITO-CIR " "Info: Found design unit 1: CIRCUITO-CIR" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CIRCUITO " "Info: Found entity 1: CIRCUITO" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(17) " "Error (10327): VHDL error at M12011EAU020.vhd(17): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 17 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(18) " "Error (10327): VHDL error at M12011EAU020.vhd(18): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 18 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(19) " "Error (10327): VHDL error at M12011EAU020.vhd(19): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 19 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(20) " "Error (10327): VHDL error at M12011EAU020.vhd(20): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 20 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(21) " "Error (10327): VHDL error at M12011EAU020.vhd(21): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 21 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(22) " "Error (10327): VHDL error at M12011EAU020.vhd(22): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 22 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(23) " "Error (10327): VHDL error at M12011EAU020.vhd(23): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 23 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(24) " "Error (10327): VHDL error at M12011EAU020.vhd(24): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 24 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(25) " "Error (10327): VHDL error at M12011EAU020.vhd(25): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 25 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(26) " "Error (10327): VHDL error at M12011EAU020.vhd(26): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 26 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(27) " "Error (10327): VHDL error at M12011EAU020.vhd(27): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 27 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(28) " "Error (10327): VHDL error at M12011EAU020.vhd(28): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 28 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(29) " "Error (10327): VHDL error at M12011EAU020.vhd(29): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 29 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(30) " "Error (10327): VHDL error at M12011EAU020.vhd(30): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 30 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(31) " "Error (10327): VHDL error at M12011EAU020.vhd(31): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 31 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(32) " "Error (10327): VHDL error at M12011EAU020.vhd(32): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 32 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(33) " "Error (10327): VHDL error at M12011EAU020.vhd(33): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 33 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(34) " "Error (10327): VHDL error at M12011EAU020.vhd(34): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 34 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" M12011EAU020.vhd(35) " "Error (10327): VHDL error at M12011EAU020.vhd(35): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "M12011EAU020.vhd" "" { Text "C:/Users/vilso/Desktop/12011EAU020/PROVA/M12011EAU020.vhd" 35 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Error: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 19 17:14:21 2021 " "Error: Processing ended: Mon Apr 19 17:14:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
