##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for RS485_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. RS485_IntClock:R)
		5.2::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyHFClk                | Frequency: 47.39 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFClk                | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 24.00 MHz  | 
Clock: CySysClk               | N/A                   | Target: 24.00 MHz  | 
Clock: MODBUS_TIMER_CLK       | N/A                   | Target: 0.00 MHz   | 
Clock: MODBUS_TIMER_CLK(FFB)  | N/A                   | Target: 0.00 MHz   | 
Clock: RS485_IntClock         | Frequency: 41.99 MHz  | Target: 0.92 MHz   | 
Clock: USB_UART_SCBCLK        | N/A                   | Target: 1.41 MHz   | 
Clock: USB_UART_SCBCLK(FFB)   | N/A                   | Target: 1.41 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk         RS485_IntClock  41666.7          20566       N/A              N/A         N/A              N/A         N/A              N/A         
RS485_IntClock  RS485_IntClock  1.08333e+006     1059518     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
RS485_EN_1(0)_PAD  23410         RS485_IntClock:R  
RS485_EN_2(0)_PAD  23260         RS485_IntClock:R  
RS485_TX(0)_PAD    29930         RS485_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 47.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15891
-------------------------------------   ----- 
End-of-path arrival time (ps)           15891
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                           iocell1         4047   4047  20566  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell6      5627   9674  20566  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell6      3350  13024  20566  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2867  15891  20566  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RS485_IntClock
********************************************
Clock: RS485_IntClock
Frequency: 41.99 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q                      macrocell12     1250   1250  1059518  RISE       1
\RS485:BUART:counter_load_not\/main_1           macrocell2      5393   6643  1059518  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell2      3350   9993  1059518  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12295  1059518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. RS485_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15891
-------------------------------------   ----- 
End-of-path arrival time (ps)           15891
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                           iocell1         4047   4047  20566  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell6      5627   9674  20566  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell6      3350  13024  20566  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2867  15891  20566  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q                      macrocell12     1250   1250  1059518  RISE       1
\RS485:BUART:counter_load_not\/main_1           macrocell2      5393   6643  1059518  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell2      3350   9993  1059518  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12295  1059518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15891
-------------------------------------   ----- 
End-of-path arrival time (ps)           15891
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                           iocell1         4047   4047  20566  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell6      5627   9674  20566  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell6      3350  13024  20566  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2867  15891  20566  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:rx_last\/main_0
Capture Clock  : \RS485:BUART:rx_last\/clock_0
Path slack     : 27404p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                iocell1       4047   4047  20566  RISE       1
\RS485:BUART:rx_last\/main_0  macrocell25   6706  10753  27404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                             macrocell25                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:rx_state_0\/main_0
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 27406p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                   iocell1       4047   4047  20566  RISE       1
\RS485:BUART:rx_state_0\/main_0  macrocell16   6704  10751  27406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:rx_status_3\/main_0
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 27406p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           10751
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                    iocell1       4047   4047  20566  RISE       1
\RS485:BUART:rx_status_3\/main_0  macrocell24   6704  10751  27406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:rx_state_2\/main_0
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 27426p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10730
-------------------------------------   ----- 
End-of-path arrival time (ps)           10730
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                   iocell1       4047   4047  20566  RISE       1
\RS485:BUART:rx_state_2\/main_0  macrocell19   6683  10730  27426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:pollcount_1\/main_0
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 28481p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                    iocell1       4047   4047  20566  RISE       1
\RS485:BUART:pollcount_1\/main_0  macrocell22   5629   9676  28481  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)/fb
Path End       : \RS485:BUART:pollcount_0\/main_0
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 28483p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#26 vs. RS485_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9674
-------------------------------------   ---- 
End-of-path arrival time (ps)           9674
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
RS485_RX(0)/in_clock                                  iocell1                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)/fb                    iocell1       4047   4047  20566  RISE       1
\RS485:BUART:pollcount_0\/main_0  macrocell23   5627   9674  28483  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12295
-------------------------------------   ----- 
End-of-path arrival time (ps)           12295
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q                      macrocell12     1250   1250  1059518  RISE       1
\RS485:BUART:counter_load_not\/main_1           macrocell2      5393   6643  1059518  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell2      3350   9993  1059518  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12295  1059518  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS485:BUART:sTX:TxSts\/clock
Path slack     : 1067333p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14430
-------------------------------------   ----- 
End-of-path arrival time (ps)           14430
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067333  RISE       1
\RS485:BUART:tx_status_0\/main_3                 macrocell3      3488   8768  1067333  RISE       1
\RS485:BUART:tx_status_0\/q                      macrocell3      3350  12118  1067333  RISE       1
\RS485:BUART:sTX:TxSts\/status_0                 statusicell1    2312  14430  1067333  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068297p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q     macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_counter_load\/main_0  macrocell5    3950   5200  1068297  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell5    3350   8550  1068297  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2267  10817  1068297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 1068603p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13160
-------------------------------------   ----- 
End-of-path arrival time (ps)           13160
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1068603  RISE       1
\RS485:BUART:rx_status_4\/main_1                 macrocell7      2260   7540  1068603  RISE       1
\RS485:BUART:rx_status_4\/q                      macrocell7      3350  10890  1068603  RISE       1
\RS485:BUART:sRX:RxSts\/status_4                 statusicell2    2270  13160  1068603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q                macrocell12     1250   1250  1059518  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6090   7340  1069703  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS485:BUART:txn\/main_3
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1070218p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1070218  RISE       1
\RS485:BUART:txn\/main_3                macrocell10     2325   9605  1070218  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070659p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q                macrocell11     1250   1250  1060337  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5134   6384  1070659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:tx_state_0\/main_3
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1071055p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067333  RISE       1
\RS485:BUART:tx_state_0\/main_3                  macrocell12     3488   8768  1071055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1068297  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4493   5743  1071291  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_state_0\/main_9
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1071840p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_1\/q      macrocell22   1250   1250  1066607  RISE       1
\RS485:BUART:rx_state_0\/main_9  macrocell16   6734   7984  1071840  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_status_3\/main_6
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1071840p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell22   1250   1250  1066607  RISE       1
\RS485:BUART:rx_status_3\/main_6  macrocell24   6734   7984  1071840  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071883p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1071883  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3900   5150  1071883  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_1\/main_4
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 1072473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell23   1250   1250  1065988  RISE       1
\RS485:BUART:pollcount_1\/main_4  macrocell22   6100   7350  1072473  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:txn\/main_2
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1072473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q  macrocell12   1250   1250  1059518  RISE       1
\RS485:BUART:txn\/main_2    macrocell10   6100   7350  1072473  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_1\/main_1
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1072473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell12   1250   1250  1059518  RISE       1
\RS485:BUART:tx_state_1\/main_1  macrocell11   6100   7350  1072473  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072624p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q                macrocell16     1250   1250  1069124  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3159   4409  1072624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_0\/main_1
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1072624p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell12   1250   1250  1059518  RISE       1
\RS485:BUART:tx_state_0\/main_1  macrocell12   5949   7199  1072624  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062066  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3388   4388  1072655  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : Net_2409/main_1
Capture Clock  : Net_2409/clock_0
Path slack     : 1073180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q  macrocell12   1250   1250  1059518  RISE       1
Net_2409/main_1             macrocell9    5393   6643  1073180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2409/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_2\/main_1
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1073180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell12   1250   1250  1059518  RISE       1
\RS485:BUART:tx_state_2\/main_1  macrocell13   5393   6643  1073180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 1073180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_0\/q      macrocell12   1250   1250  1059518  RISE       1
\RS485:BUART:tx_bitclk\/main_1  macrocell14   5393   6643  1073180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_1   macrocell20   4314   6424  1073400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_0\/main_2
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 1073400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:pollcount_0\/main_2        macrocell23   4314   6424  1073400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_0   macrocell20   4313   6423  1073400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_0\/main_1
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 1073400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:pollcount_0\/main_1        macrocell23   4313   6423  1073400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_0\/main_3
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 1073906p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell23   1250   1250  1065988  RISE       1
\RS485:BUART:pollcount_0\/main_3  macrocell23   4667   5917  1073906  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_1\/main_1
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 1073963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:pollcount_1\/main_1        macrocell22   3750   5860  1073963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_1\/main_2
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 1073966p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073400  RISE       1
\RS485:BUART:pollcount_1\/main_2        macrocell22   3747   5857  1073966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : Net_2409/main_0
Capture Clock  : Net_2409/clock_0
Path slack     : 1073999p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q  macrocell11   1250   1250  1060337  RISE       1
Net_2409/main_0             macrocell9    4574   5824  1073999  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2409/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_2\/main_0
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1073999p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell11   1250   1250  1060337  RISE       1
\RS485:BUART:tx_state_2\/main_0  macrocell13   4574   5824  1073999  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 1073999p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q      macrocell11   1250   1250  1060337  RISE       1
\RS485:BUART:tx_bitclk\/main_0  macrocell14   4574   5824  1073999  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_10
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1074094p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell23   1250   1250  1065988  RISE       1
\RS485:BUART:rx_state_0\/main_10  macrocell16   4479   5729  1074094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_7
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1074094p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell23   1250   1250  1065988  RISE       1
\RS485:BUART:rx_status_3\/main_7  macrocell24   4479   5729  1074094  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_2\/main_3
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1074122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1071883  RISE       1
\RS485:BUART:rx_state_2\/main_3   macrocell19   4452   5702  1074122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:pollcount_1\/main_3
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 1074520p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell22   1250   1250  1066607  RISE       1
\RS485:BUART:pollcount_1\/main_3  macrocell22   4054   5304  1074520  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_0\/main_4
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1074572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_state_0\/main_4  macrocell16   4001   5251  1074572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1074572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q         macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_load_fifo\/main_3  macrocell17   4001   5251  1074572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_3\/main_3
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1074572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_state_3\/main_3  macrocell18   4001   5251  1074572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_status_3\/main_4
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1074572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q        macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_status_3\/main_4  macrocell24   4001   5251  1074572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_1
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1074623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_state_2\/main_1    macrocell19   3950   5200  1074623  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074623p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_0  macrocell21   3950   5200  1074623  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                  macrocell21                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_0\/main_0
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell11   1250   1250  1060337  RISE       1
\RS485:BUART:tx_state_0\/main_0  macrocell12   3755   5005  1074818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:txn\/main_1
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1074839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q  macrocell11   1250   1250  1060337  RISE       1
\RS485:BUART:txn\/main_1    macrocell10   3734   4984  1074839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_1\/main_0
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1074839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell11   1250   1250  1060337  RISE       1
\RS485:BUART:tx_state_1\/main_0  macrocell11   3734   4984  1074839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074864p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074864  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_2   macrocell20   2850   4960  1074864  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_0\/main_7
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1074996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074996  RISE       1
\RS485:BUART:rx_state_0\/main_7         macrocell16   2718   4828  1074996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1074996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074996  RISE       1
\RS485:BUART:rx_load_fifo\/main_6       macrocell17   2718   4828  1074996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_3\/main_6
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1074996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074996  RISE       1
\RS485:BUART:rx_state_3\/main_6         macrocell18   2718   4828  1074996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_2\/main_7
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074996  RISE       1
\RS485:BUART:rx_state_2\/main_7         macrocell19   2706   4816  1075007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_0\/main_3
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1071883  RISE       1
\RS485:BUART:rx_state_0\/main_3   macrocell16   3534   4784  1075039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1071883  RISE       1
\RS485:BUART:rx_load_fifo\/main_2  macrocell17   3534   4784  1075039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_3\/main_2
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1071883  RISE       1
\RS485:BUART:rx_state_3\/main_2   macrocell18   3534   4784  1075039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_status_3\/main_3
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                    macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1071883  RISE       1
\RS485:BUART:rx_status_3\/main_3  macrocell24   3534   4784  1075039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_2\/main_4
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_state_2\/main_4  macrocell19   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_3\/q               macrocell18   1250   1250  1068772  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_2  macrocell21   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                  macrocell21                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_0\/main_8
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075140  RISE       1
\RS485:BUART:rx_state_0\/main_8         macrocell16   2574   4684  1075140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075140  RISE       1
\RS485:BUART:rx_load_fifo\/main_7       macrocell17   2574   4684  1075140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_3\/main_7
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075140  RISE       1
\RS485:BUART:rx_state_3\/main_7         macrocell18   2574   4684  1075140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_0\/main_6
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075147  RISE       1
\RS485:BUART:rx_state_0\/main_6         macrocell16   2566   4676  1075147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075147  RISE       1
\RS485:BUART:rx_load_fifo\/main_5       macrocell17   2566   4676  1075147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_3\/main_5
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075147  RISE       1
\RS485:BUART:rx_state_3\/main_5         macrocell18   2566   4676  1075147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_2\/main_8
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075149p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075140  RISE       1
\RS485:BUART:rx_state_2\/main_8         macrocell19   2564   4674  1075149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_2\/main_6
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075147  RISE       1
\RS485:BUART:rx_state_2\/main_6         macrocell19   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:txn\/main_4
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q  macrocell13   1250   1250  1061665  RISE       1
\RS485:BUART:txn\/main_4    macrocell10   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_1\/main_3
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell13   1250   1250  1061665  RISE       1
\RS485:BUART:tx_state_1\/main_3  macrocell11   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_0\/main_4
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell13   1250   1250  1061665  RISE       1
\RS485:BUART:tx_state_0\/main_4  macrocell12   3263   4513  1075310  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : Net_2409/main_2
Capture Clock  : Net_2409/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q  macrocell13   1250   1250  1061665  RISE       1
Net_2409/main_2             macrocell9    3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2409/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_2\/main_3
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell13   1250   1250  1061665  RISE       1
\RS485:BUART:tx_state_2\/main_3  macrocell13   3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_state_2\/q      macrocell13   1250   1250  1061665  RISE       1
\RS485:BUART:tx_bitclk\/main_3  macrocell14   3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_1\/main_2
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1075402p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062066  RISE       1
\RS485:BUART:tx_state_1\/main_2               macrocell11     3421   4421  1075402  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_0\/main_2
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1075404p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062066  RISE       1
\RS485:BUART:tx_state_0\/main_2               macrocell12     3419   4419  1075404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_0\/main_1
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_state_0\/main_1    macrocell16   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_load_fifo\/main_0  macrocell17   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_3\/main_0
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_state_3\/main_0    macrocell18   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_status_3\/main_1
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                   macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1068297  RISE       1
\RS485:BUART:rx_status_3\/main_1   macrocell24   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_2
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_state_0\/main_2  macrocell16   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q         macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_load_fifo\/main_1  macrocell17   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_3\/main_1
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_state_3\/main_1  macrocell18   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_2
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q        macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_status_3\/main_2  macrocell24   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_2\/main_2
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_state_2\/main_2  macrocell19   3122   4372  1075451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_0\/q               macrocell16   1250   1250  1069124  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_1  macrocell21   3122   4372  1075451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                  macrocell21                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:txn\/main_6
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1075488p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_bitclk\/q  macrocell14   1250   1250  1075488  RISE       1
\RS485:BUART:txn\/main_6   macrocell10   3085   4335  1075488  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_1\/main_5
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1075488p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075488  RISE       1
\RS485:BUART:tx_state_1\/main_5  macrocell11   3085   4335  1075488  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_2\/main_5
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1075489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075488  RISE       1
\RS485:BUART:tx_state_2\/main_5  macrocell13   3085   4335  1075489  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_0\/main_5
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075488  RISE       1
\RS485:BUART:tx_state_0\/main_5  macrocell12   2940   4190  1075633  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_2\/main_2
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1075728p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062066  RISE       1
\RS485:BUART:tx_state_2\/main_2               macrocell13     3096   4096  1075728  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 1075728p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062066  RISE       1
\RS485:BUART:tx_bitclk\/main_2                macrocell14     3096   4096  1075728  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                           macrocell14                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_2\/main_5
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1075889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_state_2\/main_5  macrocell19   2685   3935  1075889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q               macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_3  macrocell21   2685   3935  1075889  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                  macrocell21                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_0\/main_5
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_state_0\/main_5  macrocell16   2681   3931  1075892  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q         macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_load_fifo\/main_4  macrocell17   2681   3931  1075892  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_3\/main_4
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_state_3\/main_4  macrocell18   2681   3931  1075892  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_status_3\/main_5
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_state_2\/q        macrocell19   1250   1250  1069562  RISE       1
\RS485:BUART:rx_status_3\/main_5  macrocell24   2681   3931  1075892  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:txn\/q
Path End       : \RS485:BUART:txn\/main_0
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1075938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:txn\/q       macrocell10   1250   1250  1075938  RISE       1
\RS485:BUART:txn\/main_0  macrocell10   2635   3885  1075938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_load_fifo\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076117p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                        macrocell17                0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1071409  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4036   5286  1076117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:txn\/main_5
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 1076222p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3601
-------------------------------------   ---- 
End-of-path arrival time (ps)           3601
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076222  RISE       1
\RS485:BUART:txn\/main_5                      macrocell10     2601   3601  1076222  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                 macrocell10                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_1\/main_4
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 1076222p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3601
-------------------------------------   ---- 
End-of-path arrival time (ps)           3601
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076222  RISE       1
\RS485:BUART:tx_state_1\/main_4               macrocell11     2601   3601  1076222  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_2\/main_4
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 1076231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3592
-------------------------------------   ---- 
End-of-path arrival time (ps)           3592
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076222  RISE       1
\RS485:BUART:tx_state_2\/main_4               macrocell13     2592   3592  1076231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                          macrocell13                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_9
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                             macrocell25                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS485:BUART:rx_last\/q          macrocell25   1250   1250  1076334  RISE       1
\RS485:BUART:rx_state_2\/main_9  macrocell19   2240   3490  1076334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_status_3\/q
Path End       : \RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 1078256p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                         macrocell24                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\RS485:BUART:rx_status_3\/q       macrocell24    1250   1250  1078256  RISE       1
\RS485:BUART:sRX:RxSts\/status_3  statusicell2   2257   3507  1078256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

