// Seed: 2888826843
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3;
  assign id_2 = id_2;
  bit id_4, id_5, id_6;
  assign id_4 = -1;
  tri0  id_7;
  uwire id_8;
  wire  id_9;
  always_ff
    if (id_7);
    else @(posedge id_4 or id_2) id_4 <= id_5;
  assign id_8 = 1;
  id_10(
      id_2, 1, 1 == id_1, -1, id_3
  );
  assign id_4 = id_4 / id_6;
  assign id_2 = 1;
  integer id_11 = id_4;
  wire id_12;
  wire id_13, id_14;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_8 <= -1;
    id_8 = -1;
  end
  wire id_14, id_15;
  assign id_11[1*-1] = id_3;
  id_16(
      1
  );
  wire id_17;
  wire id_18;
  wire id_19;
  assign id_17 = id_3;
  assign id_14 = id_17;
  module_0 modCall_1 (id_4);
endmodule
