Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_hcs_isim_beh.exe -prj E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_hcs_beh.prj work.tb_hcs work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/mux2x1.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fulladder.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/decoder2x4.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/mux8bit.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/multiplexer4x1.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/decoder4x16.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/comp3bit.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/adder8bit.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/adder4bit.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/temperatureCalculator.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/temperatureAnalyzer.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/PressureAnalyzer.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/ParityErrorChecker.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/multiplexer2x1_vesion2.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/comp8bit.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/co.v" into library work
WARNING:HDLCompiler:327 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/co.v" Line 34: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/bloodTypeClassification.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/bloodPHAnalyzer.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/absC.v" into library work
WARNING:HDLCompiler:327 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/absC.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/temperatureAbnormalityDetector.v" into library work
WARNING:HDLCompiler:370 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/temperatureAbnormalityDetector.v" Line 27: Empty port in module declaration
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/pressureAbnormalityDetector.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/gic.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/fd.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/bloodAbnormalityDetector.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/healthCareSystem.v" into library work
Analyzing Verilog file "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_hcs.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/absC.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "E:/University/Logic Circuit/Lab/Prject/LC_Final/project/co.v" Line 34: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module ParityErrorChecker
Compiling module PressureAnalyzer
Compiling module pressureAbnormalityDetector
Compiling module decoder2x4
Compiling module decoder4x16
Compiling module bloodPHAnalyzer
Compiling module multiplexer4x1
Compiling module bloodTypeClassification
Compiling module multiplexer2x1_vesion2
Compiling module bloodAbnormalityDetector
Compiling module comparator_3bit
Compiling module comparator_8bit
Compiling module fallingDetector
Compiling module temperatureCalculator
Compiling module temperatureAnalyzer
Compiling module temperatureAbnormalityDetector
Compiling module fullAdder
Compiling module Adder8bit
Compiling module multiplexer2x1
Compiling module multiplexer8bit2x1
Compiling module absoluteCalculator
Compiling module Adder4bit
Compiling module countingOnes
Compiling module glycemicIndexCalculator
Compiling module healthCareSystem
Compiling module tb_hcs
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable E:/University/Logic Circuit/Lab/Prject/LC_Final/project/tb_hcs_isim_beh.exe
Fuse Memory Usage: 29336 KB
Fuse CPU Usage: 687 ms
