#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23901a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a3c70 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x2390630 .functor NOT 1, L_0x23feba0, C4<0>, C4<0>, C4<0>;
L_0x23fe930 .functor XOR 12, L_0x23fe7f0, L_0x23fe890, C4<000000000000>, C4<000000000000>;
L_0x23fea90 .functor XOR 12, L_0x23fe930, L_0x23fe9f0, C4<000000000000>, C4<000000000000>;
v0x23fa820_0 .net *"_ivl_10", 11 0, L_0x23fe9f0;  1 drivers
v0x23fa920_0 .net *"_ivl_12", 11 0, L_0x23fea90;  1 drivers
v0x23faa00_0 .net *"_ivl_2", 11 0, L_0x23fe750;  1 drivers
v0x23faac0_0 .net *"_ivl_4", 11 0, L_0x23fe7f0;  1 drivers
v0x23faba0_0 .net *"_ivl_6", 11 0, L_0x23fe890;  1 drivers
v0x23facd0_0 .net *"_ivl_8", 11 0, L_0x23fe930;  1 drivers
v0x23fadb0_0 .var "clk", 0 0;
v0x23fae50_0 .net "in", 0 0, v0x23f9620_0;  1 drivers
v0x23faef0_0 .net "next_state_dut", 9 0, v0x23fa1d0_0;  1 drivers
v0x23fb020_0 .net "next_state_ref", 9 0, L_0x23fdfd0;  1 drivers
v0x23fb130_0 .net "out1_dut", 0 0, v0x23fa290_0;  1 drivers
v0x23fb1d0_0 .net "out1_ref", 0 0, L_0x2393480;  1 drivers
v0x23fb270_0 .net "out2_dut", 0 0, v0x23fa360_0;  1 drivers
v0x23fb310_0 .net "out2_ref", 0 0, L_0x2394320;  1 drivers
v0x23fb3e0_0 .net "state", 9 0, v0x23f9950_0;  1 drivers
v0x23fb480_0 .var/2u "stats1", 287 0;
v0x23fb520_0 .var/2u "strobe", 0 0;
v0x23fb6d0_0 .net "tb_match", 0 0, L_0x23feba0;  1 drivers
v0x23fb7a0_0 .net "tb_mismatch", 0 0, L_0x2390630;  1 drivers
v0x23fb840_0 .net "wavedrom_enable", 0 0, v0x23f9b90_0;  1 drivers
v0x23fb910_0 .net "wavedrom_title", 511 0, v0x23f9c50_0;  1 drivers
L_0x23fe750 .concat [ 1 1 10 0], L_0x2394320, L_0x2393480, L_0x23fdfd0;
L_0x23fe7f0 .concat [ 1 1 10 0], L_0x2394320, L_0x2393480, L_0x23fdfd0;
L_0x23fe890 .concat [ 1 1 10 0], v0x23fa360_0, v0x23fa290_0, v0x23fa1d0_0;
L_0x23fe9f0 .concat [ 1 1 10 0], L_0x2394320, L_0x2393480, L_0x23fdfd0;
L_0x23feba0 .cmp/eeq 12, L_0x23fe750, L_0x23fea90;
S_0x23a3e00 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x23a3c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x2393480 .functor OR 1, L_0x23fba60, L_0x23fbb00, C4<0>, C4<0>;
L_0x2394320 .functor OR 1, L_0x23fbc90, L_0x23fbd30, C4<0>, C4<0>;
L_0x2394a70 .functor OR 1, L_0x23fc210, L_0x23fc2b0, C4<0>, C4<0>;
L_0x2391480 .functor OR 1, L_0x2394a70, L_0x23fc440, C4<0>, C4<0>;
L_0x23b1860 .functor OR 1, L_0x2391480, L_0x23fc5b0, C4<0>, C4<0>;
L_0x23cfcb0 .functor AND 1, L_0x23fbef0, L_0x23b1860, C4<1>, C4<1>;
L_0x23fc990 .functor OR 1, L_0x23fc7e0, L_0x23fc880, C4<0>, C4<0>;
L_0x23fcb40 .functor OR 1, L_0x23fc990, L_0x23fcaa0, C4<0>, C4<0>;
L_0x23fcca0 .functor AND 1, v0x23f9620_0, L_0x23fcb40, C4<1>, C4<1>;
L_0x23fc920 .functor AND 1, v0x23f9620_0, L_0x23fcd60, C4<1>, C4<1>;
L_0x23fd1e0 .functor AND 1, v0x23f9620_0, L_0x23fcf30, C4<1>, C4<1>;
L_0x23fd380 .functor AND 1, v0x23f9620_0, L_0x23fd250, C4<1>, C4<1>;
L_0x23fd550 .functor AND 1, v0x23f9620_0, L_0x23fd4b0, C4<1>, C4<1>;
L_0x23fd780 .functor AND 1, v0x23f9620_0, L_0x23fd640, C4<1>, C4<1>;
L_0x23fd440 .functor OR 1, L_0x23fd8f0, L_0x23fd990, C4<0>, C4<0>;
L_0x23fdbe0 .functor AND 1, v0x23f9620_0, L_0x23fd440, C4<1>, C4<1>;
L_0x23fde90 .functor AND 1, L_0x23fd6e0, L_0x23fdd30, C4<1>, C4<1>;
L_0x23fe550 .functor AND 1, L_0x23fe340, L_0x23fe4b0, C4<1>, C4<1>;
v0x2393630_0 .net *"_ivl_1", 0 0, L_0x23fba60;  1 drivers
v0x2394430_0 .net *"_ivl_100", 0 0, L_0x23fe340;  1 drivers
v0x23944d0_0 .net *"_ivl_102", 0 0, L_0x23fe4b0;  1 drivers
v0x2394ce0_0 .net *"_ivl_104", 0 0, L_0x23fe550;  1 drivers
v0x2394d80_0 .net *"_ivl_15", 0 0, L_0x23fbef0;  1 drivers
v0x23915d0_0 .net *"_ivl_17", 4 0, L_0x23fc020;  1 drivers
v0x2391670_0 .net *"_ivl_19", 0 0, L_0x23fc210;  1 drivers
v0x23f6120_0 .net *"_ivl_21", 0 0, L_0x23fc2b0;  1 drivers
v0x23f6200_0 .net *"_ivl_22", 0 0, L_0x2394a70;  1 drivers
v0x23f62e0_0 .net *"_ivl_25", 0 0, L_0x23fc440;  1 drivers
v0x23f63c0_0 .net *"_ivl_26", 0 0, L_0x2391480;  1 drivers
v0x23f64a0_0 .net *"_ivl_29", 0 0, L_0x23fc5b0;  1 drivers
v0x23f6580_0 .net *"_ivl_3", 0 0, L_0x23fbb00;  1 drivers
v0x23f6660_0 .net *"_ivl_30", 0 0, L_0x23b1860;  1 drivers
v0x23f6740_0 .net *"_ivl_33", 0 0, L_0x23cfcb0;  1 drivers
v0x23f6800_0 .net *"_ivl_37", 0 0, L_0x23fc7e0;  1 drivers
v0x23f68e0_0 .net *"_ivl_39", 0 0, L_0x23fc880;  1 drivers
v0x23f69c0_0 .net *"_ivl_40", 0 0, L_0x23fc990;  1 drivers
v0x23f6aa0_0 .net *"_ivl_43", 0 0, L_0x23fcaa0;  1 drivers
v0x23f6b80_0 .net *"_ivl_44", 0 0, L_0x23fcb40;  1 drivers
v0x23f6c60_0 .net *"_ivl_47", 0 0, L_0x23fcca0;  1 drivers
v0x23f6d20_0 .net *"_ivl_51", 0 0, L_0x23fcd60;  1 drivers
v0x23f6e00_0 .net *"_ivl_53", 0 0, L_0x23fc920;  1 drivers
v0x23f6ec0_0 .net *"_ivl_57", 0 0, L_0x23fcf30;  1 drivers
v0x23f6fa0_0 .net *"_ivl_59", 0 0, L_0x23fd1e0;  1 drivers
v0x23f7060_0 .net *"_ivl_63", 0 0, L_0x23fd250;  1 drivers
v0x23f7140_0 .net *"_ivl_65", 0 0, L_0x23fd380;  1 drivers
v0x23f7200_0 .net *"_ivl_69", 0 0, L_0x23fd4b0;  1 drivers
v0x23f72e0_0 .net *"_ivl_7", 0 0, L_0x23fbc90;  1 drivers
v0x23f73c0_0 .net *"_ivl_71", 0 0, L_0x23fd550;  1 drivers
v0x23f7480_0 .net *"_ivl_75", 0 0, L_0x23fd640;  1 drivers
v0x23f7560_0 .net *"_ivl_77", 0 0, L_0x23fd780;  1 drivers
v0x23f7620_0 .net *"_ivl_81", 0 0, L_0x23fd8f0;  1 drivers
v0x23f7910_0 .net *"_ivl_83", 0 0, L_0x23fd990;  1 drivers
v0x23f79f0_0 .net *"_ivl_84", 0 0, L_0x23fd440;  1 drivers
v0x23f7ad0_0 .net *"_ivl_87", 0 0, L_0x23fdbe0;  1 drivers
v0x23f7b90_0 .net *"_ivl_9", 0 0, L_0x23fbd30;  1 drivers
v0x23f7c70_0 .net *"_ivl_91", 0 0, L_0x23fd6e0;  1 drivers
v0x23f7d30_0 .net *"_ivl_93", 0 0, L_0x23fdd30;  1 drivers
v0x23f7e10_0 .net *"_ivl_95", 0 0, L_0x23fde90;  1 drivers
v0x23f7ed0_0 .net "in", 0 0, v0x23f9620_0;  alias, 1 drivers
v0x23f7f90_0 .net "next_state", 9 0, L_0x23fdfd0;  alias, 1 drivers
v0x23f8070_0 .net "out1", 0 0, L_0x2393480;  alias, 1 drivers
v0x23f8130_0 .net "out2", 0 0, L_0x2394320;  alias, 1 drivers
v0x23f81f0_0 .net "state", 9 0, v0x23f9950_0;  alias, 1 drivers
L_0x23fba60 .part v0x23f9950_0, 8, 1;
L_0x23fbb00 .part v0x23f9950_0, 9, 1;
L_0x23fbc90 .part v0x23f9950_0, 7, 1;
L_0x23fbd30 .part v0x23f9950_0, 9, 1;
L_0x23fbef0 .reduce/nor v0x23f9620_0;
L_0x23fc020 .part v0x23f9950_0, 0, 5;
L_0x23fc210 .reduce/or L_0x23fc020;
L_0x23fc2b0 .part v0x23f9950_0, 7, 1;
L_0x23fc440 .part v0x23f9950_0, 8, 1;
L_0x23fc5b0 .part v0x23f9950_0, 9, 1;
L_0x23fc7e0 .part v0x23f9950_0, 0, 1;
L_0x23fc880 .part v0x23f9950_0, 8, 1;
L_0x23fcaa0 .part v0x23f9950_0, 9, 1;
L_0x23fcd60 .part v0x23f9950_0, 1, 1;
L_0x23fcf30 .part v0x23f9950_0, 2, 1;
L_0x23fd250 .part v0x23f9950_0, 3, 1;
L_0x23fd4b0 .part v0x23f9950_0, 4, 1;
L_0x23fd640 .part v0x23f9950_0, 5, 1;
L_0x23fd8f0 .part v0x23f9950_0, 6, 1;
L_0x23fd990 .part v0x23f9950_0, 7, 1;
L_0x23fd6e0 .reduce/nor v0x23f9620_0;
L_0x23fdd30 .part v0x23f9950_0, 5, 1;
LS_0x23fdfd0_0_0 .concat8 [ 1 1 1 1], L_0x23cfcb0, L_0x23fcca0, L_0x23fc920, L_0x23fd1e0;
LS_0x23fdfd0_0_4 .concat8 [ 1 1 1 1], L_0x23fd380, L_0x23fd550, L_0x23fd780, L_0x23fdbe0;
LS_0x23fdfd0_0_8 .concat8 [ 1 1 0 0], L_0x23fde90, L_0x23fe550;
L_0x23fdfd0 .concat8 [ 4 4 2 0], LS_0x23fdfd0_0_0, LS_0x23fdfd0_0_4, LS_0x23fdfd0_0_8;
L_0x23fe340 .reduce/nor v0x23f9620_0;
L_0x23fe4b0 .part v0x23f9950_0, 6, 1;
S_0x23f8370 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x23a3c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x23f93a0_0 .net "clk", 0 0, v0x23fadb0_0;  1 drivers
v0x23f9480_0 .var/2s "errored1", 31 0;
v0x23f9560_0 .var/2s "errored2", 31 0;
v0x23f9620_0 .var "in", 0 0;
v0x23f96c0_0 .net "next_state_dut", 9 0, v0x23fa1d0_0;  alias, 1 drivers
v0x23f97d0_0 .net "next_state_ref", 9 0, L_0x23fdfd0;  alias, 1 drivers
v0x23f9890_0 .var/2s "onehot_error", 31 0;
v0x23f9950_0 .var "state", 9 0;
v0x23f9a10_0 .var "state_error", 9 0;
v0x23f9ad0_0 .net "tb_match", 0 0, L_0x23feba0;  alias, 1 drivers
v0x23f9b90_0 .var "wavedrom_enable", 0 0;
v0x23f9c50_0 .var "wavedrom_title", 511 0;
E_0x239fab0 .event negedge, v0x23f93a0_0;
E_0x239fd00 .event posedge, v0x23f93a0_0;
S_0x23f85b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x23f8370;
 .timescale -12 -12;
v0x23f87f0_0 .var/2s "i", 31 0;
E_0x239f380/0 .event negedge, v0x23f93a0_0;
E_0x239f380/1 .event posedge, v0x23f93a0_0;
E_0x239f380 .event/or E_0x239f380/0, E_0x239f380/1;
S_0x23f88f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x23f8370;
 .timescale -12 -12;
v0x23f8af0_0 .var/2s "i", 31 0;
S_0x23f8bd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x23f8370;
 .timescale -12 -12;
v0x23f8db0_0 .var/2s "i", 31 0;
S_0x23f8e90 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x23f8370;
 .timescale -12 -12;
v0x23f9070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23f9170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x23f8370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23f9e30 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x23a3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
v0x23fa0c0_0 .net "in", 0 0, v0x23f9620_0;  alias, 1 drivers
v0x23fa1d0_0 .var "next_state", 9 0;
v0x23fa290_0 .var "out1", 0 0;
v0x23fa360_0 .var "out2", 0 0;
v0x23fa400_0 .net "state", 9 0, v0x23f9950_0;  alias, 1 drivers
E_0x2386a20 .event anyedge, v0x23f81f0_0, v0x23f7ed0_0;
S_0x23fa600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x23a3c70;
 .timescale -12 -12;
E_0x23d8370 .event anyedge, v0x23fb520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23fb520_0;
    %nor/r;
    %assign/vec4 v0x23fb520_0, 0;
    %wait E_0x23d8370;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23f8370;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f9480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f9560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f9890_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x23f9a10_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x23f8370;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239fd00;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x239f380;
    %load/vec4 v0x23f9a10_0;
    %load/vec4 v0x23f97d0_0;
    %load/vec4 v0x23f96c0_0;
    %xor;
    %or;
    %assign/vec4 v0x23f9a10_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x23f8370;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x23f9950_0, 0;
    %wait E_0x239fab0;
    %fork t_1, S_0x23f85b0;
    %jmp t_0;
    .scope S_0x23f85b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f87f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23f87f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x239f380;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x23f87f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x23f9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23f9620_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f87f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f87f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23f8370;
t_0 %join;
    %fork t_3, S_0x23f88f0;
    %jmp t_2;
    .scope S_0x23f88f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f8af0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x23f8af0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x239f380;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x23f8af0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x23f9950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23f9620_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f8af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f8af0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x23f8370;
t_2 %join;
    %wait E_0x239fab0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23f9170;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239f380;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x23f9950_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x23f9620_0, 0;
    %load/vec4 v0x23f9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f9890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f9890_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f9480_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239f380;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x23f9950_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x23f9620_0, 0;
    %load/vec4 v0x23f9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f9480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f9480_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x23f9890_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x23f9480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f9560_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x239f380;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x23f9950_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x23f9620_0, 0;
    %load/vec4 v0x23f9ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f9560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f9560_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x23f9890_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x23f9560_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x23f9890_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x23f9480_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x23f9560_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x23f8bd0;
    %jmp t_4;
    .scope S_0x23f8bd0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23f8db0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x23f8db0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x23f9a10_0;
    %load/vec4 v0x23f8db0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x23f8db0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f8db0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23f8db0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x23f8370;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23f9e30;
T_6 ;
    %wait E_0x2386a20;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fa290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fa360_0, 0, 1;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 8, 0, 10;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 32, 0, 10;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 64, 0, 10;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 128, 0, 10;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 256, 0, 10;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.30, 8;
    %pushi/vec4 128, 0, 10;
    %jmp/1 T_6.31, 8;
T_6.30 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.31, 8;
 ; End of false expr.
    %blend;
T_6.31;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.29;
T_6.28 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.34, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.35, 8;
T_6.34 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.35, 8;
 ; End of false expr.
    %blend;
T_6.35;
    %store/vec4 v0x23fa1d0_0, 0, 10;
    %jmp T_6.33;
T_6.32 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %load/vec4 v0x23fa0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.38, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.39, 8;
T_6.38 ; End of true expr.
    %pushi/vec4 1, 0, 10;
    %jmp/0 T_6.39, 8;
 ; End of false expr.
    %blend;
T_6.39;
    %store/vec4 v0x23fa1d0_0, 0, 10;
T_6.36 ;
T_6.33 ;
T_6.29 ;
T_6.25 ;
T_6.21 ;
T_6.17 ;
T_6.13 ;
T_6.9 ;
T_6.5 ;
T_6.1 ;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_6.40, 8;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 9, 5;
    %or;
T_6.40;
    %store/vec4 v0x23fa290_0, 0, 1;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_6.41, 8;
    %load/vec4 v0x23fa400_0;
    %parti/s 1, 9, 5;
    %or;
T_6.41;
    %store/vec4 v0x23fa360_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x23a3c70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fadb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fb520_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x23a3c70;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x23fadb0_0;
    %inv;
    %store/vec4 v0x23fadb0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x23a3c70;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23f93a0_0, v0x23fb7a0_0, v0x23fae50_0, v0x23fb3e0_0, v0x23fb020_0, v0x23faef0_0, v0x23fb1d0_0, v0x23fb130_0, v0x23fb310_0, v0x23fb270_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x23a3c70;
T_10 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x23a3c70;
T_11 ;
    %wait E_0x239f380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
    %load/vec4 v0x23fb6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb480_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x23fb020_0;
    %load/vec4 v0x23fb020_0;
    %load/vec4 v0x23faef0_0;
    %xor;
    %load/vec4 v0x23fb020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x23fb1d0_0;
    %load/vec4 v0x23fb1d0_0;
    %load/vec4 v0x23fb130_0;
    %xor;
    %load/vec4 v0x23fb1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x23fb310_0;
    %load/vec4 v0x23fb310_0;
    %load/vec4 v0x23fb270_0;
    %xor;
    %load/vec4 v0x23fb310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x23fb480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb480_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/fsm_onehot/iter2/response2/top_module.sv";
