<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2019.2-->
<!-- ##TE Last Modification:2020.03.06-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0745_45_3e" display_name="Zynq-7 TE0745-*-93E11-A/-45-3EA 1GB DDR). *SPRT PCB: REV02, REV01" url="trenz.org/te0745-info" preset_file="preset.xml">
  <images>
    <image name="te0745_board.png" display_name="TE0745 BOARD" sub_type="board">
      <description>TE0745 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Zynq-7 TE0745-*-93E11-A/-45-3EA 1GB DDR) Board (form factor 5.2x7.6 cm) with 1GByte DDR3, 1GBit Ethernet, Speed Grade -3 and extended temperature grade. *Supported PCB: REV02, REV01.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>

    <component name="part0" display_name="Zynq-7 TE0745_45_3E" type="fpga" part_name="xc7z045ffg676-3" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
          </preferred_ips>
        </interface>	
        
        <interface mode="slave" name="si5338_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_0" preset_proc="mgt_refclk_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>      
        
        <interface mode="slave" name="b2b_clock_j3_0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="b2b_clock_j3_0" preset_proc="mgt_refclk_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="con_j3_75_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="con_j3_75_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="con_j3_77_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="con_j3_77_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>        
        
        <interface mode="slave" name="si5338_clk3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_1" preset_proc="mgt_refclk_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk3_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk3_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>      
        
        <interface mode="slave" name="b2b_clock_j3_1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="b2b_clock_j3_1" preset_proc="mgt_refclk_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="con_j3_81_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="con_j3_81_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="con_j3_83_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="con_j3_83_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      
      </interfaces>
      
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	
    
    <component name="si5338_multisynth_0" display_name="Si5338 Multisynth PLL CLK0" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK0 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator. Drives GT Clock input MGTREFCLK1_112</description>
      <parameters>
      </parameters>
    </component>
    
    <component name="b2b_clock_j3_0" display_name="B2B Clock J3" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="J3">
      <description>Connector J3 Input Pins 75,77. Drives GT Clock input MGTREFCLK0_112</description>
      <parameters>
      </parameters>
    </component>   
    
    <component name="si5338_multisynth_1" display_name="Si5338 Multisynth PLL CLK3" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK0 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator. Drives GT Clock input MGTREFCLK1_111</description>
      <parameters>
      </parameters>
    </component>
    
    <component name="b2b_clock_j3_1" display_name="B2B Clock J3_1" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="J3_1">
      <description>Connector J3 Input Pins 81,83. Drives GT Clock input MGTREFCLK0_111</description>
      <parameters>
      </parameters>
    </component>

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_si5338_multisynth_0" component1="part0" component2="si5338_multisynth_0">
      <connection_map name="part0_si5338_clk0" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_b2b_clock_j3_0" component1="part0" component2="b2b_clock_j3_0">
      <connection_map name="part0_b2b_clock_j3_0_clk0" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_si5338_multisynth_1" component1="part0" component2="si5338_multisynth_1">
      <connection_map name="part0_si5338_clk3" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_b2b_clock_j3_1" component1="part0" component2="b2b_clock_j3_1">
      <connection_map name="part0_b2b_clock_j3_1_clk2" typical_delay="5" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>
  
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
      <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="gtrefclk_in">
        <associated_board_interfaces>
          <associated_board_interface name="si5338_clk0" order="0"/> 
          <associated_board_interface name="b2b_clock_j3_0" order="1"/> 
          <associated_board_interface name="si5338_clk3" order="0"/> 
          <associated_board_interface name="b2b_clock_j3_1" order="1"/> 
        </associated_board_interfaces>
      </ip>
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>