
HAND_ARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004558  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004614  08004614  00014614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046f0  080046f0  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080046f0  080046f0  000146f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046f8  080046f8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f8  080046f8  000146f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046fc  080046fc  000146fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004700  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000010  08004710  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08004710  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cc0  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020da  00000000  00000000  00030cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00032dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d58  00000000  00000000  00033bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e55  00000000  00000000  00034920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010416  00000000  00000000  0004c775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d090  00000000  00000000  0005cb8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9c1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032bc  00000000  00000000  000f9c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080045fc 	.word	0x080045fc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080045fc 	.word	0x080045fc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fd84 	bl	800112c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f87a 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 fa3e 	bl	8000aa8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f9ee 	bl	8000a0c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000630:	f000 f8d2 	bl	80007d8 <MX_TIM3_Init>
  MX_TIM15_Init();
 8000634:	f000 f926 	bl	8000884 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000638:	4b35      	ldr	r3, [pc, #212]	; (8000710 <main+0xf4>)
 800063a:	2100      	movs	r1, #0
 800063c:	0018      	movs	r0, r3
 800063e:	f002 f877 	bl	8002730 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8000642:	4b33      	ldr	r3, [pc, #204]	; (8000710 <main+0xf4>)
 8000644:	2104      	movs	r1, #4
 8000646:	0018      	movs	r0, r3
 8000648:	f002 f872 	bl	8002730 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 800064c:	4b31      	ldr	r3, [pc, #196]	; (8000714 <main+0xf8>)
 800064e:	0018      	movs	r0, r3
 8000650:	f001 ffb2 	bl	80025b8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000654:	23fa      	movs	r3, #250	; 0xfa
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	0018      	movs	r0, r3
 800065a:	f000 fded 	bl	8001238 <HAL_Delay>
	  SERVOS(0, 1);
 800065e:	2101      	movs	r1, #1
 8000660:	2000      	movs	r0, #0
 8000662:	f000 fb85 	bl	8000d70 <SERVOS>
	  HAL_Delay(1000);
 8000666:	23fa      	movs	r3, #250	; 0xfa
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	0018      	movs	r0, r3
 800066c:	f000 fde4 	bl	8001238 <HAL_Delay>
	  SERVOS(1, 0);
 8000670:	2100      	movs	r1, #0
 8000672:	2001      	movs	r0, #1
 8000674:	f000 fb7c 	bl	8000d70 <SERVOS>
	  HAL_Delay(1000);
 8000678:	23fa      	movs	r3, #250	; 0xfa
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	0018      	movs	r0, r3
 800067e:	f000 fddb 	bl	8001238 <HAL_Delay>
	  SERVOS(1, 0);
 8000682:	2100      	movs	r1, #0
 8000684:	2001      	movs	r0, #1
 8000686:	f000 fb73 	bl	8000d70 <SERVOS>
	  HAL_Delay(1000);
 800068a:	23fa      	movs	r3, #250	; 0xfa
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fdd2 	bl	8001238 <HAL_Delay>
	  SERVOS(1, 1);
 8000694:	2101      	movs	r1, #1
 8000696:	2001      	movs	r0, #1
 8000698:	f000 fb6a 	bl	8000d70 <SERVOS>
	  HAL_Delay(1000);
 800069c:	23fa      	movs	r3, #250	; 0xfa
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	0018      	movs	r0, r3
 80006a2:	f000 fdc9 	bl	8001238 <HAL_Delay>
	  ESTADO_SIGUIENTE = FUN_ESTADO_INICIO();
 80006a6:	f000 fac1 	bl	8000c2c <FUN_ESTADO_INICIO>
 80006aa:	0003      	movs	r3, r0
 80006ac:	001a      	movs	r2, r3
 80006ae:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <main+0xfc>)
 80006b0:	801a      	strh	r2, [r3, #0]

	  for(;;)
	  {
		//HAL_Delay(100);
	    if(ESTADO_SIGUIENTE==ESTADO_ABIERTO)
 80006b2:	4b19      	ldr	r3, [pc, #100]	; (8000718 <main+0xfc>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d106      	bne.n	80006c8 <main+0xac>
	    {
	      ESTADO_SIGUIENTE=FUN_ESTADO_ABIERTO();
 80006ba:	f000 facf 	bl	8000c5c <FUN_ESTADO_ABIERTO>
 80006be:	0003      	movs	r3, r0
 80006c0:	001a      	movs	r2, r3
 80006c2:	4b15      	ldr	r3, [pc, #84]	; (8000718 <main+0xfc>)
 80006c4:	801a      	strh	r2, [r3, #0]
 80006c6:	e7f4      	b.n	80006b2 <main+0x96>
	    }
	    else if(ESTADO_SIGUIENTE==ESTADO_SEMICERRADO)
 80006c8:	4b13      	ldr	r3, [pc, #76]	; (8000718 <main+0xfc>)
 80006ca:	881b      	ldrh	r3, [r3, #0]
 80006cc:	2b02      	cmp	r3, #2
 80006ce:	d106      	bne.n	80006de <main+0xc2>
	    {
	      ESTADO_SIGUIENTE=FUN_ESTADO_SEMICERRADO();
 80006d0:	f000 faf2 	bl	8000cb8 <FUN_ESTADO_SEMICERRADO>
 80006d4:	0003      	movs	r3, r0
 80006d6:	001a      	movs	r2, r3
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <main+0xfc>)
 80006da:	801a      	strh	r2, [r3, #0]
 80006dc:	e7e9      	b.n	80006b2 <main+0x96>
	    }
	    else if(ESTADO_SIGUIENTE==ESTADO_CERRADO)
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <main+0xfc>)
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	d106      	bne.n	80006f4 <main+0xd8>
	    {
	      ESTADO_SIGUIENTE=FUN_ESTADO_CERRADO();
 80006e6:	f000 fb15 	bl	8000d14 <FUN_ESTADO_CERRADO>
 80006ea:	0003      	movs	r3, r0
 80006ec:	001a      	movs	r2, r3
 80006ee:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <main+0xfc>)
 80006f0:	801a      	strh	r2, [r3, #0]
 80006f2:	e7de      	b.n	80006b2 <main+0x96>
	    }
	    else if(ESTADO_SIGUIENTE==ESTADO_INICIO)
 80006f4:	4b08      	ldr	r3, [pc, #32]	; (8000718 <main+0xfc>)
 80006f6:	881b      	ldrh	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d106      	bne.n	800070a <main+0xee>
	    {
	      ESTADO_SIGUIENTE=FUN_ESTADO_INICIO();
 80006fc:	f000 fa96 	bl	8000c2c <FUN_ESTADO_INICIO>
 8000700:	0003      	movs	r3, r0
 8000702:	001a      	movs	r2, r3
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <main+0xfc>)
 8000706:	801a      	strh	r2, [r3, #0]
	    if(ESTADO_SIGUIENTE==ESTADO_ABIERTO)
 8000708:	e7d3      	b.n	80006b2 <main+0x96>
	    }
	    else {break;}
 800070a:	46c0      	nop			; (mov r8, r8)
	  HAL_Delay(1000);
 800070c:	e7a2      	b.n	8000654 <main+0x38>
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	20000080 	.word	0x20000080
 8000714:	20000034 	.word	0x20000034
 8000718:	2000002c 	.word	0x2000002c

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b093      	sub	sp, #76	; 0x4c
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	2410      	movs	r4, #16
 8000724:	193b      	adds	r3, r7, r4
 8000726:	0018      	movs	r0, r3
 8000728:	2338      	movs	r3, #56	; 0x38
 800072a:	001a      	movs	r2, r3
 800072c:	2100      	movs	r1, #0
 800072e:	f003 ff5d 	bl	80045ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000732:	003b      	movs	r3, r7
 8000734:	0018      	movs	r0, r3
 8000736:	2310      	movs	r3, #16
 8000738:	001a      	movs	r2, r3
 800073a:	2100      	movs	r1, #0
 800073c:	f003 ff56 	bl	80045ec <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	0018      	movs	r0, r3
 8000746:	f001 f817 	bl	8001778 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2202      	movs	r2, #2
 800074e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000750:	193b      	adds	r3, r7, r4
 8000752:	2280      	movs	r2, #128	; 0x80
 8000754:	0052      	lsls	r2, r2, #1
 8000756:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000758:	0021      	movs	r1, r4
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2240      	movs	r2, #64	; 0x40
 8000764:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2202      	movs	r2, #2
 800076a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800076c:	187b      	adds	r3, r7, r1
 800076e:	2202      	movs	r2, #2
 8000770:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2200      	movs	r2, #0
 8000776:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2208      	movs	r2, #8
 800077c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2280      	movs	r2, #128	; 0x80
 8000782:	0292      	lsls	r2, r2, #10
 8000784:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2280      	movs	r2, #128	; 0x80
 800078a:	0492      	lsls	r2, r2, #18
 800078c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	0592      	lsls	r2, r2, #22
 8000794:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000796:	187b      	adds	r3, r7, r1
 8000798:	0018      	movs	r0, r3
 800079a:	f001 f839 	bl	8001810 <HAL_RCC_OscConfig>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007a2:	f000 fb53 	bl	8000e4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	003b      	movs	r3, r7
 80007a8:	2207      	movs	r2, #7
 80007aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ac:	003b      	movs	r3, r7
 80007ae:	2202      	movs	r2, #2
 80007b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b2:	003b      	movs	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007b8:	003b      	movs	r3, r7
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007be:	003b      	movs	r3, r7
 80007c0:	2102      	movs	r1, #2
 80007c2:	0018      	movs	r0, r3
 80007c4:	f001 fb3e 	bl	8001e44 <HAL_RCC_ClockConfig>
 80007c8:	1e03      	subs	r3, r0, #0
 80007ca:	d001      	beq.n	80007d0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007cc:	f000 fb3e 	bl	8000e4c <Error_Handler>
  }
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b013      	add	sp, #76	; 0x4c
 80007d6:	bd90      	pop	{r4, r7, pc}

080007d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007de:	2310      	movs	r3, #16
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	0018      	movs	r0, r3
 80007e4:	2310      	movs	r3, #16
 80007e6:	001a      	movs	r2, r3
 80007e8:	2100      	movs	r1, #0
 80007ea:	f003 feff 	bl	80045ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	0018      	movs	r0, r3
 80007f2:	230c      	movs	r3, #12
 80007f4:	001a      	movs	r2, r3
 80007f6:	2100      	movs	r1, #0
 80007f8:	f003 fef8 	bl	80045ec <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007fc:	4b1e      	ldr	r3, [pc, #120]	; (8000878 <MX_TIM3_Init+0xa0>)
 80007fe:	4a1f      	ldr	r2, [pc, #124]	; (800087c <MX_TIM3_Init+0xa4>)
 8000800:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 8000802:	4b1d      	ldr	r3, [pc, #116]	; (8000878 <MX_TIM3_Init+0xa0>)
 8000804:	221f      	movs	r2, #31
 8000806:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000808:	4b1b      	ldr	r3, [pc, #108]	; (8000878 <MX_TIM3_Init+0xa0>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800080e:	4b1a      	ldr	r3, [pc, #104]	; (8000878 <MX_TIM3_Init+0xa0>)
 8000810:	4a1b      	ldr	r2, [pc, #108]	; (8000880 <MX_TIM3_Init+0xa8>)
 8000812:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000814:	4b18      	ldr	r3, [pc, #96]	; (8000878 <MX_TIM3_Init+0xa0>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800081a:	4b17      	ldr	r3, [pc, #92]	; (8000878 <MX_TIM3_Init+0xa0>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <MX_TIM3_Init+0xa0>)
 8000822:	0018      	movs	r0, r3
 8000824:	f001 fe70 	bl	8002508 <HAL_TIM_Base_Init>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800082c:	f000 fb0e 	bl	8000e4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000830:	2110      	movs	r1, #16
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	0152      	lsls	r2, r2, #5
 8000838:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800083a:	187a      	adds	r2, r7, r1
 800083c:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_TIM3_Init+0xa0>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f002 fa91 	bl	8002d68 <HAL_TIM_ConfigClockSource>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800084a:	f000 faff 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800085a:	1d3a      	adds	r2, r7, #4
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_TIM3_Init+0xa0>)
 800085e:	0011      	movs	r1, r2
 8000860:	0018      	movs	r0, r3
 8000862:	f002 ff7b 	bl	800375c <HAL_TIMEx_MasterConfigSynchronization>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800086a:	f000 faef 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b008      	add	sp, #32
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	20000034 	.word	0x20000034
 800087c:	40000400 	.word	0x40000400
 8000880:	0000270f 	.word	0x0000270f

08000884 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b09c      	sub	sp, #112	; 0x70
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088a:	2360      	movs	r3, #96	; 0x60
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	0018      	movs	r0, r3
 8000890:	2310      	movs	r3, #16
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f003 fea9 	bl	80045ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089a:	2354      	movs	r3, #84	; 0x54
 800089c:	18fb      	adds	r3, r7, r3
 800089e:	0018      	movs	r0, r3
 80008a0:	230c      	movs	r3, #12
 80008a2:	001a      	movs	r2, r3
 80008a4:	2100      	movs	r1, #0
 80008a6:	f003 fea1 	bl	80045ec <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008aa:	2338      	movs	r3, #56	; 0x38
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	0018      	movs	r0, r3
 80008b0:	231c      	movs	r3, #28
 80008b2:	001a      	movs	r2, r3
 80008b4:	2100      	movs	r1, #0
 80008b6:	f003 fe99 	bl	80045ec <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	0018      	movs	r0, r3
 80008be:	2334      	movs	r3, #52	; 0x34
 80008c0:	001a      	movs	r2, r3
 80008c2:	2100      	movs	r1, #0
 80008c4:	f003 fe92 	bl	80045ec <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80008c8:	4b4d      	ldr	r3, [pc, #308]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008ca:	4a4e      	ldr	r2, [pc, #312]	; (8000a04 <MX_TIM15_Init+0x180>)
 80008cc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 64-1;
 80008ce:	4b4c      	ldr	r3, [pc, #304]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008d0:	223f      	movs	r2, #63	; 0x3f
 80008d2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d4:	4b4a      	ldr	r3, [pc, #296]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 80008da:	4b49      	ldr	r3, [pc, #292]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008dc:	4a4a      	ldr	r2, [pc, #296]	; (8000a08 <MX_TIM15_Init+0x184>)
 80008de:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e0:	4b47      	ldr	r3, [pc, #284]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80008e6:	4b46      	ldr	r3, [pc, #280]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ec:	4b44      	ldr	r3, [pc, #272]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80008f2:	4b43      	ldr	r3, [pc, #268]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80008f4:	0018      	movs	r0, r3
 80008f6:	f001 fe07 	bl	8002508 <HAL_TIM_Base_Init>
 80008fa:	1e03      	subs	r3, r0, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 80008fe:	f000 faa5 	bl	8000e4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000902:	2160      	movs	r1, #96	; 0x60
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2280      	movs	r2, #128	; 0x80
 8000908:	0152      	lsls	r2, r2, #5
 800090a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800090c:	187a      	adds	r2, r7, r1
 800090e:	4b3c      	ldr	r3, [pc, #240]	; (8000a00 <MX_TIM15_Init+0x17c>)
 8000910:	0011      	movs	r1, r2
 8000912:	0018      	movs	r0, r3
 8000914:	f002 fa28 	bl	8002d68 <HAL_TIM_ConfigClockSource>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 800091c:	f000 fa96 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000920:	4b37      	ldr	r3, [pc, #220]	; (8000a00 <MX_TIM15_Init+0x17c>)
 8000922:	0018      	movs	r0, r3
 8000924:	f001 fea4 	bl	8002670 <HAL_TIM_PWM_Init>
 8000928:	1e03      	subs	r3, r0, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM15_Init+0xac>
  {
    Error_Handler();
 800092c:	f000 fa8e 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000930:	2154      	movs	r1, #84	; 0x54
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000938:	187b      	adds	r3, r7, r1
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800093e:	187a      	adds	r2, r7, r1
 8000940:	4b2f      	ldr	r3, [pc, #188]	; (8000a00 <MX_TIM15_Init+0x17c>)
 8000942:	0011      	movs	r1, r2
 8000944:	0018      	movs	r0, r3
 8000946:	f002 ff09 	bl	800375c <HAL_TIMEx_MasterConfigSynchronization>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM15_Init+0xce>
  {
    Error_Handler();
 800094e:	f000 fa7d 	bl	8000e4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000952:	2138      	movs	r1, #56	; 0x38
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2260      	movs	r2, #96	; 0x60
 8000958:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 500;
 800095a:	187b      	adds	r3, r7, r1
 800095c:	22fa      	movs	r2, #250	; 0xfa
 800095e:	0052      	lsls	r2, r2, #1
 8000960:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2200      	movs	r2, #0
 8000978:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000980:	1879      	adds	r1, r7, r1
 8000982:	4b1f      	ldr	r3, [pc, #124]	; (8000a00 <MX_TIM15_Init+0x17c>)
 8000984:	2200      	movs	r2, #0
 8000986:	0018      	movs	r0, r3
 8000988:	f002 f8ee 	bl	8002b68 <HAL_TIM_PWM_ConfigChannel>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM15_Init+0x110>
  {
    Error_Handler();
 8000990:	f000 fa5c 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000994:	2338      	movs	r3, #56	; 0x38
 8000996:	18f9      	adds	r1, r7, r3
 8000998:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_TIM15_Init+0x17c>)
 800099a:	2204      	movs	r2, #4
 800099c:	0018      	movs	r0, r3
 800099e:	f002 f8e3 	bl	8002b68 <HAL_TIM_PWM_ConfigChannel>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM15_Init+0x126>
  {
    Error_Handler();
 80009a6:	f000 fa51 	bl	8000e4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	2200      	movs	r2, #0
 80009b4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	2280      	movs	r2, #128	; 0x80
 80009cc:	0192      	lsls	r2, r2, #6
 80009ce:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	2200      	movs	r2, #0
 80009da:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80009dc:	1d3a      	adds	r2, r7, #4
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f002 ff28 	bl	8003838 <HAL_TIMEx_ConfigBreakDeadTime>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM15_Init+0x16c>
  {
    Error_Handler();
 80009ec:	f000 fa2e 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80009f0:	4b03      	ldr	r3, [pc, #12]	; (8000a00 <MX_TIM15_Init+0x17c>)
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 faa8 	bl	8000f48 <HAL_TIM_MspPostInit>

}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b01c      	add	sp, #112	; 0x70
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000080 	.word	0x20000080
 8000a04:	40014000 	.word	0x40014000
 8000a08:	00004e1f 	.word	0x00004e1f

08000a0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a10:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a12:	4a24      	ldr	r2, [pc, #144]	; (8000aa4 <MX_USART2_UART_Init+0x98>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a16:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a18:	22e1      	movs	r2, #225	; 0xe1
 8000a1a:	0252      	lsls	r2, r2, #9
 8000a1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b20      	ldr	r3, [pc, #128]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b1e      	ldr	r3, [pc, #120]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a42:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a48:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4e:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a54:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a56:	0018      	movs	r0, r3
 8000a58:	f002 ffac 	bl	80039b4 <HAL_UART_Init>
 8000a5c:	1e03      	subs	r3, r0, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a60:	f000 f9f4 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a64:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f003 fcbb 	bl	80043e4 <HAL_UARTEx_SetTxFifoThreshold>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a72:	f000 f9eb 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f003 fcf2 	bl	8004464 <HAL_UARTEx_SetRxFifoThreshold>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a84:	f000 f9e2 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <MX_USART2_UART_Init+0x94>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f003 fc70 	bl	8004370 <HAL_UARTEx_DisableFifoMode>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a94:	f000 f9da 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	200000cc 	.word	0x200000cc
 8000aa4:	40004400 	.word	0x40004400

08000aa8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b089      	sub	sp, #36	; 0x24
 8000aac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aae:	240c      	movs	r4, #12
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	2314      	movs	r3, #20
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	2100      	movs	r1, #0
 8000aba:	f003 fd97 	bl	80045ec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000abe:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000ac0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ac2:	4b28      	ldr	r3, [pc, #160]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	635a      	str	r2, [r3, #52]	; 0x34
 8000aca:	4b26      	ldr	r3, [pc, #152]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ace:	2204      	movs	r2, #4
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ad6:	4b23      	ldr	r3, [pc, #140]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ada:	4b22      	ldr	r3, [pc, #136]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000adc:	2120      	movs	r1, #32
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ae2:	4b20      	ldr	r3, [pc, #128]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ae6:	2220      	movs	r2, #32
 8000ae8:	4013      	ands	r3, r2
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b1d      	ldr	r3, [pc, #116]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000af0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af2:	4b1c      	ldr	r3, [pc, #112]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000af4:	2101      	movs	r1, #1
 8000af6:	430a      	orrs	r2, r1
 8000af8:	635a      	str	r2, [r3, #52]	; 0x34
 8000afa:	4b1a      	ldr	r3, [pc, #104]	; (8000b64 <MX_GPIO_Init+0xbc>)
 8000afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000afe:	2201      	movs	r2, #1
 8000b00:	4013      	ands	r3, r2
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b06:	23a0      	movs	r3, #160	; 0xa0
 8000b08:	05db      	lsls	r3, r3, #23
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2123      	movs	r1, #35	; 0x23
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 fe15 	bl	800173e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 LED_GREEN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LED_GREEN_Pin;
 8000b14:	193b      	adds	r3, r7, r4
 8000b16:	2223      	movs	r2, #35	; 0x23
 8000b18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	193b      	adds	r3, r7, r4
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	2202      	movs	r2, #2
 8000b2a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	193a      	adds	r2, r7, r4
 8000b2e:	23a0      	movs	r3, #160	; 0xa0
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	0011      	movs	r1, r2
 8000b34:	0018      	movs	r0, r3
 8000b36:	f000 fc81 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b3a:	193b      	adds	r3, r7, r4
 8000b3c:	2210      	movs	r2, #16
 8000b3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b40:	193b      	adds	r3, r7, r4
 8000b42:	2200      	movs	r2, #0
 8000b44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	193a      	adds	r2, r7, r4
 8000b4e:	23a0      	movs	r3, #160	; 0xa0
 8000b50:	05db      	lsls	r3, r3, #23
 8000b52:	0011      	movs	r1, r2
 8000b54:	0018      	movs	r0, r3
 8000b56:	f000 fc71 	bl	800143c <HAL_GPIO_Init>

}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b009      	add	sp, #36	; 0x24
 8000b60:	bd90      	pop	{r4, r7, pc}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	//ESTA INTERRUPCION ENTRA CADA 0.01s
	  if (htim == &htim3)
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	4b29      	ldr	r3, [pc, #164]	; (8000c18 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d14b      	bne.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
	  static unsigned int Cont_Button_active = 0;
	  static unsigned int Cont_Button_unactive = 0;
	  static uint16_t Pulso=0;


	    if (HAL_GPIO_ReadPin(GPIOA,BUTTON_IN)==0)
 8000b78:	23a0      	movs	r3, #160	; 0xa0
 8000b7a:	05db      	lsls	r3, r3, #23
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 fdc0 	bl	8001704 <HAL_GPIO_ReadPin>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d12a      	bne.n	8000bde <HAL_TIM_PeriodElapsedCallback+0x76>
	    {
	    	Cont_Button_active++;
 8000b88:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	1c5a      	adds	r2, r3, #1
 8000b8e:	4b23      	ldr	r3, [pc, #140]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000b90:	601a      	str	r2, [r3, #0]
	    	if(Cont_Button_active >= HUMBRAL_TIME)
 8000b92:	4b22      	ldr	r3, [pc, #136]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b1b      	cmp	r3, #27
 8000b98:	d93a      	bls.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
	    	{
				if((Cont_Button_unactive>=20)&&(Cont_Button_unactive<=100))
 8000b9a:	4b21      	ldr	r3, [pc, #132]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2b13      	cmp	r3, #19
 8000ba0:	d910      	bls.n	8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2b64      	cmp	r3, #100	; 0x64
 8000ba8:	d80c      	bhi.n	8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5c>
				{
					SENAL_STATE=2;
 8000baa:	4b1e      	ldr	r3, [pc, #120]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000bac:	2202      	movs	r2, #2
 8000bae:	801a      	strh	r2, [r3, #0]
					Pulso=LOW;
 8000bb0:	4b1d      	ldr	r3, [pc, #116]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	801a      	strh	r2, [r3, #0]
					Cont_Button_active = 0;
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
					Cont_Button_unactive=0;
 8000bbc:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
					Cont_Button_unactive=0;

				}
			}
	 }
}
 8000bc2:	e025      	b.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
					SENAL_STATE=0;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	801a      	strh	r2, [r3, #0]
					Pulso=HIGH;
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	801a      	strh	r2, [r3, #0]
					Cont_Button_active = 0;
 8000bd0:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
					Cont_Button_unactive=0;
 8000bd6:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	e018      	b.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
	    }else if(Pulso==HIGH){
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d114      	bne.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
	    		Cont_Button_active = 0;
 8000be6:	4b0d      	ldr	r3, [pc, #52]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
	    		Cont_Button_unactive++;
 8000bec:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	1c5a      	adds	r2, r3, #1
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bf4:	601a      	str	r2, [r3, #0]
	    		if(Cont_Button_unactive>130)
 8000bf6:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b82      	cmp	r3, #130	; 0x82
 8000bfc:	d908      	bls.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0xa8>
					SENAL_STATE=1;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	801a      	strh	r2, [r3, #0]
					Pulso=LOW;
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	801a      	strh	r2, [r3, #0]
					Cont_Button_unactive=0;
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b002      	add	sp, #8
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000034 	.word	0x20000034
 8000c1c:	20000160 	.word	0x20000160
 8000c20:	20000164 	.word	0x20000164
 8000c24:	20000032 	.word	0x20000032
 8000c28:	20000168 	.word	0x20000168

08000c2c <FUN_ESTADO_INICIO>:
	  }
  }*/

//----------------------------------------Maquina de estado---------------------------------------------------//
uint16_t FUN_ESTADO_INICIO (void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
   ESTADO_ANTERIOR=ESTADO_ACTUAL;
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <FUN_ESTADO_INICIO+0x24>)
 8000c32:	881a      	ldrh	r2, [r3, #0]
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <FUN_ESTADO_INICIO+0x28>)
 8000c36:	801a      	strh	r2, [r3, #0]
   ESTADO_ACTUAL=ESTADO_INICIO;
 8000c38:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <FUN_ESTADO_INICIO+0x24>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	801a      	strh	r2, [r3, #0]
        digitalWrite(LED, LOW);
        digitalWrite(LED1, HIGH);
        delay(500);
      }*/

    if(INICIO_STATE==TRUE)
 8000c3e:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <FUN_ESTADO_INICIO+0x2c>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d1fb      	bne.n	8000c3e <FUN_ESTADO_INICIO+0x12>
    {
      return ESTADO_ABIERTO;
 8000c46:	2301      	movs	r3, #1
    }

    //HAL_Delay(10);

   }
}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	2000002e 	.word	0x2000002e
 8000c54:	20000030 	.word	0x20000030
 8000c58:	20000000 	.word	0x20000000

08000c5c <FUN_ESTADO_ABIERTO>:

uint16_t FUN_ESTADO_ABIERTO (void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
   ESTADO_ANTERIOR=ESTADO_ACTUAL;
 8000c60:	4b12      	ldr	r3, [pc, #72]	; (8000cac <FUN_ESTADO_ABIERTO+0x50>)
 8000c62:	881a      	ldrh	r2, [r3, #0]
 8000c64:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <FUN_ESTADO_ABIERTO+0x54>)
 8000c66:	801a      	strh	r2, [r3, #0]
   ESTADO_ACTUAL=ESTADO_ABIERTO;
 8000c68:	4b10      	ldr	r3, [pc, #64]	; (8000cac <FUN_ESTADO_ABIERTO+0x50>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	801a      	strh	r2, [r3, #0]
   //realizan las funciones de estado abierto
/*   servo1.write(0); // Meñique, Anular y Medio
   servo2.write(180); //Servo de arriba */

   SENAL_STATE=0;
 8000c6e:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <FUN_ESTADO_ABIERTO+0x58>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	801a      	strh	r2, [r3, #0]
   HAL_GPIO_WritePin(GPIOA,BLUE_LED,LOW);
 8000c74:	23a0      	movs	r3, #160	; 0xa0
 8000c76:	05db      	lsls	r3, r3, #23
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2102      	movs	r1, #2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f000 fd5e 	bl	800173e <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA,RED_LED,LOW);
 8000c82:	23a0      	movs	r3, #160	; 0xa0
 8000c84:	05db      	lsls	r3, r3, #23
 8000c86:	2200      	movs	r2, #0
 8000c88:	2101      	movs	r1, #1
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f000 fd57 	bl	800173e <HAL_GPIO_WritePin>
for(;;){
    //retorno a semicerrado
     if(SENAL_STATE==1)
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <FUN_ESTADO_ABIERTO+0x58>)
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d101      	bne.n	8000c9c <FUN_ESTADO_ABIERTO+0x40>
     {
      return ESTADO_SEMICERRADO;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	e004      	b.n	8000ca6 <FUN_ESTADO_ABIERTO+0x4a>
     }
     //retorno cerrado
     if(SENAL_STATE==2)
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <FUN_ESTADO_ABIERTO+0x58>)
 8000c9e:	881b      	ldrh	r3, [r3, #0]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d1f5      	bne.n	8000c90 <FUN_ESTADO_ABIERTO+0x34>
     {
      return ESTADO_CERRADO;
 8000ca4:	2303      	movs	r3, #3
     }
     //HAL_Delay(10);
  }
}
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	2000002e 	.word	0x2000002e
 8000cb0:	20000030 	.word	0x20000030
 8000cb4:	20000032 	.word	0x20000032

08000cb8 <FUN_ESTADO_SEMICERRADO>:

uint16_t FUN_ESTADO_SEMICERRADO (void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
   ESTADO_ANTERIOR=ESTADO_ACTUAL;
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <FUN_ESTADO_SEMICERRADO+0x50>)
 8000cbe:	881a      	ldrh	r2, [r3, #0]
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <FUN_ESTADO_SEMICERRADO+0x54>)
 8000cc2:	801a      	strh	r2, [r3, #0]
   ESTADO_ACTUAL=ESTADO_SEMICERRADO;
 8000cc4:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <FUN_ESTADO_SEMICERRADO+0x50>)
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	801a      	strh	r2, [r3, #0]
  //realizan las funciones de estado semicerrado
  /* servo1.write(0); // Meñique, Anular y Medio
   servo2.write(0); // Indice y Pulgar*/
   SENAL_STATE=0;
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <FUN_ESTADO_SEMICERRADO+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	801a      	strh	r2, [r3, #0]
   HAL_GPIO_WritePin(GPIOA,BLUE_LED,LOW);
 8000cd0:	23a0      	movs	r3, #160	; 0xa0
 8000cd2:	05db      	lsls	r3, r3, #23
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f000 fd30 	bl	800173e <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA,RED_LED,HIGH);
 8000cde:	23a0      	movs	r3, #160	; 0xa0
 8000ce0:	05db      	lsls	r3, r3, #23
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f000 fd29 	bl	800173e <HAL_GPIO_WritePin>
for(;;){
//cierre
    //retorno a ABIERTO
     if(SENAL_STATE==1)
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <FUN_ESTADO_SEMICERRADO+0x58>)
 8000cee:	881b      	ldrh	r3, [r3, #0]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d101      	bne.n	8000cf8 <FUN_ESTADO_SEMICERRADO+0x40>
     {
      return ESTADO_ABIERTO;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e004      	b.n	8000d02 <FUN_ESTADO_SEMICERRADO+0x4a>
     }
     //retorno cerrado
     if(SENAL_STATE==2)
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <FUN_ESTADO_SEMICERRADO+0x58>)
 8000cfa:	881b      	ldrh	r3, [r3, #0]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d1f5      	bne.n	8000cec <FUN_ESTADO_SEMICERRADO+0x34>
     {
      return ESTADO_CERRADO;
 8000d00:	2303      	movs	r3, #3
     }
     //HAL_Delay(10);
   }
}
 8000d02:	0018      	movs	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	2000002e 	.word	0x2000002e
 8000d0c:	20000030 	.word	0x20000030
 8000d10:	20000032 	.word	0x20000032

08000d14 <FUN_ESTADO_CERRADO>:

uint16_t FUN_ESTADO_CERRADO (void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
   ESTADO_ANTERIOR=ESTADO_ACTUAL;
 8000d18:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <FUN_ESTADO_CERRADO+0x50>)
 8000d1a:	881a      	ldrh	r2, [r3, #0]
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <FUN_ESTADO_CERRADO+0x54>)
 8000d1e:	801a      	strh	r2, [r3, #0]
   ESTADO_ACTUAL=ESTADO_CERRADO;
 8000d20:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <FUN_ESTADO_CERRADO+0x50>)
 8000d22:	2203      	movs	r2, #3
 8000d24:	801a      	strh	r2, [r3, #0]
  //realizan las funciones de estado semicerrado
  /* servo1.write(180); // Meñique, Anular y Medio
   servo2.write(0); // Indice y Pulgar*/

   SENAL_STATE=0;
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <FUN_ESTADO_CERRADO+0x58>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	801a      	strh	r2, [r3, #0]
   HAL_GPIO_WritePin(GPIOA,BLUE_LED,HIGH);
 8000d2c:	23a0      	movs	r3, #160	; 0xa0
 8000d2e:	05db      	lsls	r3, r3, #23
 8000d30:	2201      	movs	r2, #1
 8000d32:	2102      	movs	r1, #2
 8000d34:	0018      	movs	r0, r3
 8000d36:	f000 fd02 	bl	800173e <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA,RED_LED,LOW);
 8000d3a:	23a0      	movs	r3, #160	; 0xa0
 8000d3c:	05db      	lsls	r3, r3, #23
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2101      	movs	r1, #1
 8000d42:	0018      	movs	r0, r3
 8000d44:	f000 fcfb 	bl	800173e <HAL_GPIO_WritePin>
for(;;){

    //retorno a ABIERTO
     if(SENAL_STATE==1)
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <FUN_ESTADO_CERRADO+0x58>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d101      	bne.n	8000d54 <FUN_ESTADO_CERRADO+0x40>
     {
      return ESTADO_ABIERTO;
 8000d50:	2301      	movs	r3, #1
 8000d52:	e004      	b.n	8000d5e <FUN_ESTADO_CERRADO+0x4a>
     }
     //retorno a SEMICERRADO
     if(SENAL_STATE==2)
 8000d54:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <FUN_ESTADO_CERRADO+0x58>)
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d1f5      	bne.n	8000d48 <FUN_ESTADO_CERRADO+0x34>
     {
      return ESTADO_SEMICERRADO;
 8000d5c:	2302      	movs	r3, #2
     }

     //HAL_Delay(10);
  }
}
 8000d5e:	0018      	movs	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000002e 	.word	0x2000002e
 8000d68:	20000030 	.word	0x20000030
 8000d6c:	20000032 	.word	0x20000032

08000d70 <SERVOS>:
 *
 * El servo1 es el buttom
 * El servo2 es el Top
 * */
void SERVOS(uint8_t servo1, uint8_t servo2)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	0002      	movs	r2, r0
 8000d78:	1dfb      	adds	r3, r7, #7
 8000d7a:	701a      	strb	r2, [r3, #0]
 8000d7c:	1dbb      	adds	r3, r7, #6
 8000d7e:	1c0a      	adds	r2, r1, #0
 8000d80:	701a      	strb	r2, [r3, #0]
//Servo1
	if(servo1==1)
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d112      	bne.n	8000db0 <SERVOS+0x40>
	{
		//0 a 180
		for(int i=500; i<2500;i++)
 8000d8a:	23fa      	movs	r3, #250	; 0xfa
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	e009      	b.n	8000da6 <SERVOS+0x36>
		  {
			 htim15.Instance->CCR1 = i;
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <SERVOS+0xd0>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	697a      	ldr	r2, [r7, #20]
 8000d98:	635a      	str	r2, [r3, #52]	; 0x34
			 HAL_Delay(2);
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f000 fa4c 	bl	8001238 <HAL_Delay>
		for(int i=500; i<2500;i++)
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	3301      	adds	r3, #1
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	4a26      	ldr	r2, [pc, #152]	; (8000e44 <SERVOS+0xd4>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	ddf1      	ble.n	8000d92 <SERVOS+0x22>
 8000dae:	e015      	b.n	8000ddc <SERVOS+0x6c>
		  }
	} else if(servo1==0)
 8000db0:	1dfb      	adds	r3, r7, #7
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d111      	bne.n	8000ddc <SERVOS+0x6c>
	{
		//180 a 0
		for(int j=2500; j>500;j--)
 8000db8:	4b23      	ldr	r3, [pc, #140]	; (8000e48 <SERVOS+0xd8>)
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	e009      	b.n	8000dd2 <SERVOS+0x62>
		  {
			 htim15.Instance->CCR1 = j;
 8000dbe:	4b20      	ldr	r3, [pc, #128]	; (8000e40 <SERVOS+0xd0>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	635a      	str	r2, [r3, #52]	; 0x34
			 HAL_Delay(2);
 8000dc6:	2002      	movs	r0, #2
 8000dc8:	f000 fa36 	bl	8001238 <HAL_Delay>
		for(int j=2500; j>500;j--)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	23fa      	movs	r3, #250	; 0xfa
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	dcf0      	bgt.n	8000dbe <SERVOS+0x4e>
		  }
	}

//Servo1
	if(servo2==1)
 8000ddc:	1dbb      	adds	r3, r7, #6
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d112      	bne.n	8000e0a <SERVOS+0x9a>
	{
		//0 a 180
		for(int k=500; k<2500;k++)
 8000de4:	23fa      	movs	r3, #250	; 0xfa
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	e009      	b.n	8000e00 <SERVOS+0x90>
		  {
			 htim15.Instance->CCR2 = k;
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <SERVOS+0xd0>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	639a      	str	r2, [r3, #56]	; 0x38
			 HAL_Delay(2);
 8000df4:	2002      	movs	r0, #2
 8000df6:	f000 fa1f 	bl	8001238 <HAL_Delay>
		for(int k=500; k<2500;k++)
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4a10      	ldr	r2, [pc, #64]	; (8000e44 <SERVOS+0xd4>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	ddf1      	ble.n	8000dec <SERVOS+0x7c>
			 htim15.Instance->CCR2 = l;
			 HAL_Delay(2);
		  }
	}

}
 8000e08:	e015      	b.n	8000e36 <SERVOS+0xc6>
	} else if(servo2==0)
 8000e0a:	1dbb      	adds	r3, r7, #6
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d111      	bne.n	8000e36 <SERVOS+0xc6>
		for(int l=2500; l>500;l--)
 8000e12:	4b0d      	ldr	r3, [pc, #52]	; (8000e48 <SERVOS+0xd8>)
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	e009      	b.n	8000e2c <SERVOS+0xbc>
			 htim15.Instance->CCR2 = l;
 8000e18:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <SERVOS+0xd0>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68ba      	ldr	r2, [r7, #8]
 8000e1e:	639a      	str	r2, [r3, #56]	; 0x38
			 HAL_Delay(2);
 8000e20:	2002      	movs	r0, #2
 8000e22:	f000 fa09 	bl	8001238 <HAL_Delay>
		for(int l=2500; l>500;l--)
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68ba      	ldr	r2, [r7, #8]
 8000e2e:	23fa      	movs	r3, #250	; 0xfa
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	429a      	cmp	r2, r3
 8000e34:	dcf0      	bgt.n	8000e18 <SERVOS+0xa8>
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b006      	add	sp, #24
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	20000080 	.word	0x20000080
 8000e44:	000009c3 	.word	0x000009c3
 8000e48:	000009c4 	.word	0x000009c4

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
}
 8000e52:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <Error_Handler+0x8>
	...

08000e58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <HAL_MspInit+0x44>)
 8000e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <HAL_MspInit+0x44>)
 8000e64:	2101      	movs	r1, #1
 8000e66:	430a      	orrs	r2, r1
 8000e68:	641a      	str	r2, [r3, #64]	; 0x40
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <HAL_MspInit+0x44>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	2201      	movs	r2, #1
 8000e70:	4013      	ands	r3, r2
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <HAL_MspInit+0x44>)
 8000e78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <HAL_MspInit+0x44>)
 8000e7c:	2180      	movs	r1, #128	; 0x80
 8000e7e:	0549      	lsls	r1, r1, #21
 8000e80:	430a      	orrs	r2, r1
 8000e82:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e84:	4b05      	ldr	r3, [pc, #20]	; (8000e9c <HAL_MspInit+0x44>)
 8000e86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	055b      	lsls	r3, r3, #21
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b002      	add	sp, #8
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b092      	sub	sp, #72	; 0x48
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ea8:	2314      	movs	r3, #20
 8000eaa:	18fb      	adds	r3, r7, r3
 8000eac:	0018      	movs	r0, r3
 8000eae:	2334      	movs	r3, #52	; 0x34
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	f003 fb9a 	bl	80045ec <memset>
  if(htim_base->Instance==TIM3)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a1f      	ldr	r2, [pc, #124]	; (8000f3c <HAL_TIM_Base_MspInit+0x9c>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d114      	bne.n	8000eec <HAL_TIM_Base_MspInit+0x4c>
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000ec4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000ec8:	2102      	movs	r1, #2
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ece:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	2010      	movs	r0, #16
 8000ee0:	f000 fa7a 	bl	80013d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ee4:	2010      	movs	r0, #16
 8000ee6:	f000 fa8c 	bl	8001402 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8000eea:	e022      	b.n	8000f32 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM15)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <HAL_TIM_Base_MspInit+0xa4>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d11d      	bne.n	8000f32 <HAL_TIM_Base_MspInit+0x92>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM15;
 8000ef6:	2114      	movs	r1, #20
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2280      	movs	r2, #128	; 0x80
 8000efc:	03d2      	lsls	r2, r2, #15
 8000efe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLKSOURCE_PCLK1;
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2200      	movs	r2, #0
 8000f04:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f001 f945 	bl	8002198 <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	1e03      	subs	r3, r0, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_TIM_Base_MspInit+0x76>
      Error_Handler();
 8000f12:	f7ff ff9b 	bl	8000e4c <Error_Handler>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000f18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000f1c:	2180      	movs	r1, #128	; 0x80
 8000f1e:	0249      	lsls	r1, r1, #9
 8000f20:	430a      	orrs	r2, r1
 8000f22:	641a      	str	r2, [r3, #64]	; 0x40
 8000f24:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <HAL_TIM_Base_MspInit+0xa0>)
 8000f26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	025b      	lsls	r3, r3, #9
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b012      	add	sp, #72	; 0x48
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40014000 	.word	0x40014000

08000f48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	240c      	movs	r4, #12
 8000f52:	193b      	adds	r3, r7, r4
 8000f54:	0018      	movs	r0, r3
 8000f56:	2314      	movs	r3, #20
 8000f58:	001a      	movs	r2, r3
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	f003 fb46 	bl	80045ec <memset>
  if(htim->Instance==TIM15)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a14      	ldr	r2, [pc, #80]	; (8000fb8 <HAL_TIM_MspPostInit+0x70>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d121      	bne.n	8000fae <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6a:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <HAL_TIM_MspPostInit+0x74>)
 8000f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f6e:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <HAL_TIM_MspPostInit+0x74>)
 8000f70:	2104      	movs	r1, #4
 8000f72:	430a      	orrs	r2, r1
 8000f74:	635a      	str	r2, [r3, #52]	; 0x34
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <HAL_TIM_MspPostInit+0x74>)
 8000f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PC1     ------> TIM15_CH1
    PC2     ------> TIM15_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000f82:	0021      	movs	r1, r4
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2206      	movs	r2, #6
 8000f88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f96:	187b      	adds	r3, r7, r1
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8000f9c:	187b      	adds	r3, r7, r1
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa2:	187b      	adds	r3, r7, r1
 8000fa4:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <HAL_TIM_MspPostInit+0x78>)
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	0010      	movs	r0, r2
 8000faa:	f000 fa47 	bl	800143c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b009      	add	sp, #36	; 0x24
 8000fb4:	bd90      	pop	{r4, r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	40014000 	.word	0x40014000
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	50000800 	.word	0x50000800

08000fc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b097      	sub	sp, #92	; 0x5c
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	2344      	movs	r3, #68	; 0x44
 8000fce:	18fb      	adds	r3, r7, r3
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	2314      	movs	r3, #20
 8000fd4:	001a      	movs	r2, r3
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	f003 fb08 	bl	80045ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fdc:	2410      	movs	r4, #16
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	2334      	movs	r3, #52	; 0x34
 8000fe4:	001a      	movs	r2, r3
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	f003 fb00 	bl	80045ec <memset>
  if(huart->Instance==USART2)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a22      	ldr	r2, [pc, #136]	; (800107c <HAL_UART_MspInit+0xb8>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d13e      	bne.n	8001074 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001002:	193b      	adds	r3, r7, r4
 8001004:	0018      	movs	r0, r3
 8001006:	f001 f8c7 	bl	8002198 <HAL_RCCEx_PeriphCLKConfig>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d001      	beq.n	8001012 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800100e:	f7ff ff1d 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001012:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <HAL_UART_MspInit+0xbc>)
 8001014:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001016:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <HAL_UART_MspInit+0xbc>)
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	0289      	lsls	r1, r1, #10
 800101c:	430a      	orrs	r2, r1
 800101e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001020:	4b17      	ldr	r3, [pc, #92]	; (8001080 <HAL_UART_MspInit+0xbc>)
 8001022:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	029b      	lsls	r3, r3, #10
 8001028:	4013      	ands	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b14      	ldr	r3, [pc, #80]	; (8001080 <HAL_UART_MspInit+0xbc>)
 8001030:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001032:	4b13      	ldr	r3, [pc, #76]	; (8001080 <HAL_UART_MspInit+0xbc>)
 8001034:	2101      	movs	r1, #1
 8001036:	430a      	orrs	r2, r1
 8001038:	635a      	str	r2, [r3, #52]	; 0x34
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <HAL_UART_MspInit+0xbc>)
 800103c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800103e:	2201      	movs	r2, #1
 8001040:	4013      	ands	r3, r2
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001046:	2144      	movs	r1, #68	; 0x44
 8001048:	187b      	adds	r3, r7, r1
 800104a:	220c      	movs	r2, #12
 800104c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2202      	movs	r2, #2
 8001052:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2201      	movs	r2, #1
 8001058:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	2201      	movs	r2, #1
 8001064:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	187a      	adds	r2, r7, r1
 8001068:	23a0      	movs	r3, #160	; 0xa0
 800106a:	05db      	lsls	r3, r3, #23
 800106c:	0011      	movs	r1, r2
 800106e:	0018      	movs	r0, r3
 8001070:	f000 f9e4 	bl	800143c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001074:	46c0      	nop			; (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	b017      	add	sp, #92	; 0x5c
 800107a:	bd90      	pop	{r4, r7, pc}
 800107c:	40004400 	.word	0x40004400
 8001080:	40021000 	.word	0x40021000

08001084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <NMI_Handler+0x4>

0800108a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800108e:	e7fe      	b.n	800108e <HardFault_Handler+0x4>

08001090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a8:	f000 f8aa 	bl	8001200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010b8:	4b03      	ldr	r3, [pc, #12]	; (80010c8 <TIM3_IRQHandler+0x14>)
 80010ba:	0018      	movs	r0, r3
 80010bc:	f001 fc22 	bl	8002904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80010c0:	46c0      	nop			; (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	20000034 	.word	0x20000034

080010cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010d8:	480d      	ldr	r0, [pc, #52]	; (8001110 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010da:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010dc:	f7ff fff6 	bl	80010cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	; (8001114 <LoopForever+0x6>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	; (8001118 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	; (800111c <LoopForever+0xe>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	; (8001124 <LoopForever+0x16>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001106:	f003 fa4d 	bl	80045a4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800110a:	f7ff fa87 	bl	800061c <main>

0800110e <LoopForever>:

LoopForever:
  b LoopForever
 800110e:	e7fe      	b.n	800110e <LoopForever>
  ldr   r0, =_estack
 8001110:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001118:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800111c:	08004700 	.word	0x08004700
  ldr r2, =_sbss
 8001120:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001124:	20000170 	.word	0x20000170

08001128 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC1_COMP_IRQHandler>
	...

0800112c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <HAL_Init+0x3c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <HAL_Init+0x3c>)
 800113e:	2180      	movs	r1, #128	; 0x80
 8001140:	0049      	lsls	r1, r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001146:	2000      	movs	r0, #0
 8001148:	f000 f810 	bl	800116c <HAL_InitTick>
 800114c:	1e03      	subs	r3, r0, #0
 800114e:	d003      	beq.n	8001158 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001150:	1dfb      	adds	r3, r7, #7
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	e001      	b.n	800115c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001158:	f7ff fe7e 	bl	8000e58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
}
 8001160:	0018      	movs	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	b002      	add	sp, #8
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40022000 	.word	0x40022000

0800116c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001174:	230f      	movs	r3, #15
 8001176:	18fb      	adds	r3, r7, r3
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <HAL_InitTick+0x88>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d02b      	beq.n	80011dc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001184:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <HAL_InitTick+0x8c>)
 8001186:	681c      	ldr	r4, [r3, #0]
 8001188:	4b1a      	ldr	r3, [pc, #104]	; (80011f4 <HAL_InitTick+0x88>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	0019      	movs	r1, r3
 800118e:	23fa      	movs	r3, #250	; 0xfa
 8001190:	0098      	lsls	r0, r3, #2
 8001192:	f7fe ffb7 	bl	8000104 <__udivsi3>
 8001196:	0003      	movs	r3, r0
 8001198:	0019      	movs	r1, r3
 800119a:	0020      	movs	r0, r4
 800119c:	f7fe ffb2 	bl	8000104 <__udivsi3>
 80011a0:	0003      	movs	r3, r0
 80011a2:	0018      	movs	r0, r3
 80011a4:	f000 f93d 	bl	8001422 <HAL_SYSTICK_Config>
 80011a8:	1e03      	subs	r3, r0, #0
 80011aa:	d112      	bne.n	80011d2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d80a      	bhi.n	80011c8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b2:	6879      	ldr	r1, [r7, #4]
 80011b4:	2301      	movs	r3, #1
 80011b6:	425b      	negs	r3, r3
 80011b8:	2200      	movs	r2, #0
 80011ba:	0018      	movs	r0, r3
 80011bc:	f000 f90c 	bl	80013d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011c0:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <HAL_InitTick+0x90>)
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e00d      	b.n	80011e4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80011c8:	230f      	movs	r3, #15
 80011ca:	18fb      	adds	r3, r7, r3
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
 80011d0:	e008      	b.n	80011e4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011d2:	230f      	movs	r3, #15
 80011d4:	18fb      	adds	r3, r7, r3
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
 80011da:	e003      	b.n	80011e4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011dc:	230f      	movs	r3, #15
 80011de:	18fb      	adds	r3, r7, r3
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80011e4:	230f      	movs	r3, #15
 80011e6:	18fb      	adds	r3, r7, r3
 80011e8:	781b      	ldrb	r3, [r3, #0]
}
 80011ea:	0018      	movs	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b005      	add	sp, #20
 80011f0:	bd90      	pop	{r4, r7, pc}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	2000000c 	.word	0x2000000c
 80011f8:	20000004 	.word	0x20000004
 80011fc:	20000008 	.word	0x20000008

08001200 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <HAL_IncTick+0x1c>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	001a      	movs	r2, r3
 800120a:	4b05      	ldr	r3, [pc, #20]	; (8001220 <HAL_IncTick+0x20>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	18d2      	adds	r2, r2, r3
 8001210:	4b03      	ldr	r3, [pc, #12]	; (8001220 <HAL_IncTick+0x20>)
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	46c0      	nop			; (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	2000000c 	.word	0x2000000c
 8001220:	2000016c 	.word	0x2000016c

08001224 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  return uwTick;
 8001228:	4b02      	ldr	r3, [pc, #8]	; (8001234 <HAL_GetTick+0x10>)
 800122a:	681b      	ldr	r3, [r3, #0]
}
 800122c:	0018      	movs	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	2000016c 	.word	0x2000016c

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff fff0 	bl	8001224 <HAL_GetTick>
 8001244:	0003      	movs	r3, r0
 8001246:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	001a      	movs	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	189b      	adds	r3, r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	f7ff ffe0 	bl	8001224 <HAL_GetTick>
 8001264:	0002      	movs	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	46c0      	nop			; (mov r8, r8)
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b004      	add	sp, #16
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	2000000c 	.word	0x2000000c

08001280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	0002      	movs	r2, r0
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800128c:	1dfb      	adds	r3, r7, #7
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b7f      	cmp	r3, #127	; 0x7f
 8001292:	d809      	bhi.n	80012a8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001294:	1dfb      	adds	r3, r7, #7
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	001a      	movs	r2, r3
 800129a:	231f      	movs	r3, #31
 800129c:	401a      	ands	r2, r3
 800129e:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <__NVIC_EnableIRQ+0x30>)
 80012a0:	2101      	movs	r1, #1
 80012a2:	4091      	lsls	r1, r2
 80012a4:	000a      	movs	r2, r1
 80012a6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b002      	add	sp, #8
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	e000e100 	.word	0xe000e100

080012b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	0002      	movs	r2, r0
 80012bc:	6039      	str	r1, [r7, #0]
 80012be:	1dfb      	adds	r3, r7, #7
 80012c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012c2:	1dfb      	adds	r3, r7, #7
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b7f      	cmp	r3, #127	; 0x7f
 80012c8:	d828      	bhi.n	800131c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ca:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <__NVIC_SetPriority+0xd4>)
 80012cc:	1dfb      	adds	r3, r7, #7
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b25b      	sxtb	r3, r3
 80012d2:	089b      	lsrs	r3, r3, #2
 80012d4:	33c0      	adds	r3, #192	; 0xc0
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	589b      	ldr	r3, [r3, r2]
 80012da:	1dfa      	adds	r2, r7, #7
 80012dc:	7812      	ldrb	r2, [r2, #0]
 80012de:	0011      	movs	r1, r2
 80012e0:	2203      	movs	r2, #3
 80012e2:	400a      	ands	r2, r1
 80012e4:	00d2      	lsls	r2, r2, #3
 80012e6:	21ff      	movs	r1, #255	; 0xff
 80012e8:	4091      	lsls	r1, r2
 80012ea:	000a      	movs	r2, r1
 80012ec:	43d2      	mvns	r2, r2
 80012ee:	401a      	ands	r2, r3
 80012f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	019b      	lsls	r3, r3, #6
 80012f6:	22ff      	movs	r2, #255	; 0xff
 80012f8:	401a      	ands	r2, r3
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	0018      	movs	r0, r3
 8001300:	2303      	movs	r3, #3
 8001302:	4003      	ands	r3, r0
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001308:	481f      	ldr	r0, [pc, #124]	; (8001388 <__NVIC_SetPriority+0xd4>)
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b25b      	sxtb	r3, r3
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	430a      	orrs	r2, r1
 8001314:	33c0      	adds	r3, #192	; 0xc0
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800131a:	e031      	b.n	8001380 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800131c:	4a1b      	ldr	r2, [pc, #108]	; (800138c <__NVIC_SetPriority+0xd8>)
 800131e:	1dfb      	adds	r3, r7, #7
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	0019      	movs	r1, r3
 8001324:	230f      	movs	r3, #15
 8001326:	400b      	ands	r3, r1
 8001328:	3b08      	subs	r3, #8
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3306      	adds	r3, #6
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	18d3      	adds	r3, r2, r3
 8001332:	3304      	adds	r3, #4
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	1dfa      	adds	r2, r7, #7
 8001338:	7812      	ldrb	r2, [r2, #0]
 800133a:	0011      	movs	r1, r2
 800133c:	2203      	movs	r2, #3
 800133e:	400a      	ands	r2, r1
 8001340:	00d2      	lsls	r2, r2, #3
 8001342:	21ff      	movs	r1, #255	; 0xff
 8001344:	4091      	lsls	r1, r2
 8001346:	000a      	movs	r2, r1
 8001348:	43d2      	mvns	r2, r2
 800134a:	401a      	ands	r2, r3
 800134c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	019b      	lsls	r3, r3, #6
 8001352:	22ff      	movs	r2, #255	; 0xff
 8001354:	401a      	ands	r2, r3
 8001356:	1dfb      	adds	r3, r7, #7
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	0018      	movs	r0, r3
 800135c:	2303      	movs	r3, #3
 800135e:	4003      	ands	r3, r0
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001364:	4809      	ldr	r0, [pc, #36]	; (800138c <__NVIC_SetPriority+0xd8>)
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	001c      	movs	r4, r3
 800136c:	230f      	movs	r3, #15
 800136e:	4023      	ands	r3, r4
 8001370:	3b08      	subs	r3, #8
 8001372:	089b      	lsrs	r3, r3, #2
 8001374:	430a      	orrs	r2, r1
 8001376:	3306      	adds	r3, #6
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	18c3      	adds	r3, r0, r3
 800137c:	3304      	adds	r3, #4
 800137e:	601a      	str	r2, [r3, #0]
}
 8001380:	46c0      	nop			; (mov r8, r8)
 8001382:	46bd      	mov	sp, r7
 8001384:	b003      	add	sp, #12
 8001386:	bd90      	pop	{r4, r7, pc}
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1e5a      	subs	r2, r3, #1
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	045b      	lsls	r3, r3, #17
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d301      	bcc.n	80013a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a4:	2301      	movs	r3, #1
 80013a6:	e010      	b.n	80013ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <SysTick_Config+0x44>)
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	3a01      	subs	r2, #1
 80013ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b0:	2301      	movs	r3, #1
 80013b2:	425b      	negs	r3, r3
 80013b4:	2103      	movs	r1, #3
 80013b6:	0018      	movs	r0, r3
 80013b8:	f7ff ff7c 	bl	80012b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <SysTick_Config+0x44>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c2:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <SysTick_Config+0x44>)
 80013c4:	2207      	movs	r2, #7
 80013c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	0018      	movs	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b002      	add	sp, #8
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	e000e010 	.word	0xe000e010

080013d8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	210f      	movs	r1, #15
 80013e4:	187b      	adds	r3, r7, r1
 80013e6:	1c02      	adds	r2, r0, #0
 80013e8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80013ea:	68ba      	ldr	r2, [r7, #8]
 80013ec:	187b      	adds	r3, r7, r1
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b25b      	sxtb	r3, r3
 80013f2:	0011      	movs	r1, r2
 80013f4:	0018      	movs	r0, r3
 80013f6:	f7ff ff5d 	bl	80012b4 <__NVIC_SetPriority>
}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b004      	add	sp, #16
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b082      	sub	sp, #8
 8001406:	af00      	add	r7, sp, #0
 8001408:	0002      	movs	r2, r0
 800140a:	1dfb      	adds	r3, r7, #7
 800140c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b25b      	sxtb	r3, r3
 8001414:	0018      	movs	r0, r3
 8001416:	f7ff ff33 	bl	8001280 <__NVIC_EnableIRQ>
}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	46bd      	mov	sp, r7
 800141e:	b002      	add	sp, #8
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	0018      	movs	r0, r3
 800142e:	f7ff ffaf 	bl	8001390 <SysTick_Config>
 8001432:	0003      	movs	r3, r0
}
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}

0800143c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800144a:	e147      	b.n	80016dc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2101      	movs	r1, #1
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4091      	lsls	r1, r2
 8001456:	000a      	movs	r2, r1
 8001458:	4013      	ands	r3, r2
 800145a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d100      	bne.n	8001464 <HAL_GPIO_Init+0x28>
 8001462:	e138      	b.n	80016d6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2203      	movs	r2, #3
 800146a:	4013      	ands	r3, r2
 800146c:	2b01      	cmp	r3, #1
 800146e:	d005      	beq.n	800147c <HAL_GPIO_Init+0x40>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2203      	movs	r2, #3
 8001476:	4013      	ands	r3, r2
 8001478:	2b02      	cmp	r3, #2
 800147a:	d130      	bne.n	80014de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	409a      	lsls	r2, r3
 800148a:	0013      	movs	r3, r2
 800148c:	43da      	mvns	r2, r3
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4013      	ands	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68da      	ldr	r2, [r3, #12]
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	409a      	lsls	r2, r3
 800149e:	0013      	movs	r3, r2
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014b2:	2201      	movs	r2, #1
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	43da      	mvns	r2, r3
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	091b      	lsrs	r3, r3, #4
 80014c8:	2201      	movs	r2, #1
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2203      	movs	r2, #3
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d017      	beq.n	800151a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	2203      	movs	r2, #3
 80014f6:	409a      	lsls	r2, r3
 80014f8:	0013      	movs	r3, r2
 80014fa:	43da      	mvns	r2, r3
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4013      	ands	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	409a      	lsls	r2, r3
 800150c:	0013      	movs	r3, r2
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2203      	movs	r2, #3
 8001520:	4013      	ands	r3, r2
 8001522:	2b02      	cmp	r3, #2
 8001524:	d123      	bne.n	800156e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	08da      	lsrs	r2, r3, #3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3208      	adds	r2, #8
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	58d3      	ldr	r3, [r2, r3]
 8001532:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	2207      	movs	r2, #7
 8001538:	4013      	ands	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	220f      	movs	r2, #15
 800153e:	409a      	lsls	r2, r3
 8001540:	0013      	movs	r3, r2
 8001542:	43da      	mvns	r2, r3
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4013      	ands	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	691a      	ldr	r2, [r3, #16]
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	2107      	movs	r1, #7
 8001552:	400b      	ands	r3, r1
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	08da      	lsrs	r2, r3, #3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3208      	adds	r2, #8
 8001568:	0092      	lsls	r2, r2, #2
 800156a:	6939      	ldr	r1, [r7, #16]
 800156c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	2203      	movs	r2, #3
 800157a:	409a      	lsls	r2, r3
 800157c:	0013      	movs	r3, r2
 800157e:	43da      	mvns	r2, r3
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	4013      	ands	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2203      	movs	r2, #3
 800158c:	401a      	ands	r2, r3
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	409a      	lsls	r2, r3
 8001594:	0013      	movs	r3, r2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4313      	orrs	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	23c0      	movs	r3, #192	; 0xc0
 80015a8:	029b      	lsls	r3, r3, #10
 80015aa:	4013      	ands	r3, r2
 80015ac:	d100      	bne.n	80015b0 <HAL_GPIO_Init+0x174>
 80015ae:	e092      	b.n	80016d6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80015b0:	4a50      	ldr	r2, [pc, #320]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	089b      	lsrs	r3, r3, #2
 80015b6:	3318      	adds	r3, #24
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	589b      	ldr	r3, [r3, r2]
 80015bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2203      	movs	r2, #3
 80015c2:	4013      	ands	r3, r2
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	220f      	movs	r2, #15
 80015c8:	409a      	lsls	r2, r3
 80015ca:	0013      	movs	r3, r2
 80015cc:	43da      	mvns	r2, r3
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	23a0      	movs	r3, #160	; 0xa0
 80015d8:	05db      	lsls	r3, r3, #23
 80015da:	429a      	cmp	r2, r3
 80015dc:	d013      	beq.n	8001606 <HAL_GPIO_Init+0x1ca>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a45      	ldr	r2, [pc, #276]	; (80016f8 <HAL_GPIO_Init+0x2bc>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d00d      	beq.n	8001602 <HAL_GPIO_Init+0x1c6>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a44      	ldr	r2, [pc, #272]	; (80016fc <HAL_GPIO_Init+0x2c0>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d007      	beq.n	80015fe <HAL_GPIO_Init+0x1c2>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a43      	ldr	r2, [pc, #268]	; (8001700 <HAL_GPIO_Init+0x2c4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <HAL_GPIO_Init+0x1be>
 80015f6:	2303      	movs	r3, #3
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x1cc>
 80015fa:	2305      	movs	r3, #5
 80015fc:	e004      	b.n	8001608 <HAL_GPIO_Init+0x1cc>
 80015fe:	2302      	movs	r3, #2
 8001600:	e002      	b.n	8001608 <HAL_GPIO_Init+0x1cc>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_GPIO_Init+0x1cc>
 8001606:	2300      	movs	r3, #0
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	2103      	movs	r1, #3
 800160c:	400a      	ands	r2, r1
 800160e:	00d2      	lsls	r2, r2, #3
 8001610:	4093      	lsls	r3, r2
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001618:	4936      	ldr	r1, [pc, #216]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	089b      	lsrs	r3, r3, #2
 800161e:	3318      	adds	r3, #24
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001626:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43da      	mvns	r2, r3
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	035b      	lsls	r3, r3, #13
 800163e:	4013      	ands	r3, r2
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800164a:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001650:	4b28      	ldr	r3, [pc, #160]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43da      	mvns	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	039b      	lsls	r3, r3, #14
 8001668:	4013      	ands	r3, r2
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001674:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800167a:	4a1e      	ldr	r2, [pc, #120]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 800167c:	2384      	movs	r3, #132	; 0x84
 800167e:	58d3      	ldr	r3, [r2, r3]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	43da      	mvns	r2, r3
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	4013      	ands	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	029b      	lsls	r3, r3, #10
 8001694:	4013      	ands	r3, r2
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016a0:	4914      	ldr	r1, [pc, #80]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 80016a2:	2284      	movs	r2, #132	; 0x84
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80016a8:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	58d3      	ldr	r3, [r2, r3]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	43da      	mvns	r2, r3
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	025b      	lsls	r3, r3, #9
 80016c2:	4013      	ands	r3, r2
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016ce:	4909      	ldr	r1, [pc, #36]	; (80016f4 <HAL_GPIO_Init+0x2b8>)
 80016d0:	2280      	movs	r2, #128	; 0x80
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	3301      	adds	r3, #1
 80016da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	40da      	lsrs	r2, r3
 80016e4:	1e13      	subs	r3, r2, #0
 80016e6:	d000      	beq.n	80016ea <HAL_GPIO_Init+0x2ae>
 80016e8:	e6b0      	b.n	800144c <HAL_GPIO_Init+0x10>
  }
}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	46c0      	nop			; (mov r8, r8)
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b006      	add	sp, #24
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021800 	.word	0x40021800
 80016f8:	50000400 	.word	0x50000400
 80016fc:	50000800 	.word	0x50000800
 8001700:	50000c00 	.word	0x50000c00

08001704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	000a      	movs	r2, r1
 800170e:	1cbb      	adds	r3, r7, #2
 8001710:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	1cba      	adds	r2, r7, #2
 8001718:	8812      	ldrh	r2, [r2, #0]
 800171a:	4013      	ands	r3, r2
 800171c:	d004      	beq.n	8001728 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800171e:	230f      	movs	r3, #15
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	2201      	movs	r2, #1
 8001724:	701a      	strb	r2, [r3, #0]
 8001726:	e003      	b.n	8001730 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001728:	230f      	movs	r3, #15
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001730:	230f      	movs	r3, #15
 8001732:	18fb      	adds	r3, r7, r3
 8001734:	781b      	ldrb	r3, [r3, #0]
}
 8001736:	0018      	movs	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	b004      	add	sp, #16
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
 8001746:	0008      	movs	r0, r1
 8001748:	0011      	movs	r1, r2
 800174a:	1cbb      	adds	r3, r7, #2
 800174c:	1c02      	adds	r2, r0, #0
 800174e:	801a      	strh	r2, [r3, #0]
 8001750:	1c7b      	adds	r3, r7, #1
 8001752:	1c0a      	adds	r2, r1, #0
 8001754:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001756:	1c7b      	adds	r3, r7, #1
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d004      	beq.n	8001768 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800175e:	1cbb      	adds	r3, r7, #2
 8001760:	881a      	ldrh	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001766:	e003      	b.n	8001770 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001768:	1cbb      	adds	r3, r7, #2
 800176a:	881a      	ldrh	r2, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001770:	46c0      	nop			; (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b002      	add	sp, #8
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001780:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a19      	ldr	r2, [pc, #100]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001786:	4013      	ands	r3, r2
 8001788:	0019      	movs	r1, r3
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	430a      	orrs	r2, r1
 8001790:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	2380      	movs	r3, #128	; 0x80
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d11f      	bne.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	0013      	movs	r3, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	189b      	adds	r3, r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4912      	ldr	r1, [pc, #72]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80017aa:	0018      	movs	r0, r3
 80017ac:	f7fe fcaa 	bl	8000104 <__udivsi3>
 80017b0:	0003      	movs	r3, r0
 80017b2:	3301      	adds	r3, #1
 80017b4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017b6:	e008      	b.n	80017ca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	e001      	b.n	80017ca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e009      	b.n	80017de <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017cc:	695a      	ldr	r2, [r3, #20]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	401a      	ands	r2, r3
 80017d4:	2380      	movs	r3, #128	; 0x80
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	429a      	cmp	r2, r3
 80017da:	d0ed      	beq.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	0018      	movs	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	b004      	add	sp, #16
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	40007000 	.word	0x40007000
 80017ec:	fffff9ff 	.word	0xfffff9ff
 80017f0:	20000004 	.word	0x20000004
 80017f4:	000f4240 	.word	0x000f4240

080017f8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80017fc:	4b03      	ldr	r3, [pc, #12]	; (800180c <LL_RCC_GetAPB1Prescaler+0x14>)
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	23e0      	movs	r3, #224	; 0xe0
 8001802:	01db      	lsls	r3, r3, #7
 8001804:	4013      	ands	r3, r2
}
 8001806:	0018      	movs	r0, r3
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40021000 	.word	0x40021000

08001810 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b088      	sub	sp, #32
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e2fe      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2201      	movs	r2, #1
 8001828:	4013      	ands	r3, r2
 800182a:	d100      	bne.n	800182e <HAL_RCC_OscConfig+0x1e>
 800182c:	e07c      	b.n	8001928 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800182e:	4bc3      	ldr	r3, [pc, #780]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2238      	movs	r2, #56	; 0x38
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001838:	4bc0      	ldr	r3, [pc, #768]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	2203      	movs	r2, #3
 800183e:	4013      	ands	r3, r2
 8001840:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	2b10      	cmp	r3, #16
 8001846:	d102      	bne.n	800184e <HAL_RCC_OscConfig+0x3e>
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	2b03      	cmp	r3, #3
 800184c:	d002      	beq.n	8001854 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	2b08      	cmp	r3, #8
 8001852:	d10b      	bne.n	800186c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001854:	4bb9      	ldr	r3, [pc, #740]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	029b      	lsls	r3, r3, #10
 800185c:	4013      	ands	r3, r2
 800185e:	d062      	beq.n	8001926 <HAL_RCC_OscConfig+0x116>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d15e      	bne.n	8001926 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e2d9      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	025b      	lsls	r3, r3, #9
 8001874:	429a      	cmp	r2, r3
 8001876:	d107      	bne.n	8001888 <HAL_RCC_OscConfig+0x78>
 8001878:	4bb0      	ldr	r3, [pc, #704]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4baf      	ldr	r3, [pc, #700]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800187e:	2180      	movs	r1, #128	; 0x80
 8001880:	0249      	lsls	r1, r1, #9
 8001882:	430a      	orrs	r2, r1
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	e020      	b.n	80018ca <HAL_RCC_OscConfig+0xba>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	23a0      	movs	r3, #160	; 0xa0
 800188e:	02db      	lsls	r3, r3, #11
 8001890:	429a      	cmp	r2, r3
 8001892:	d10e      	bne.n	80018b2 <HAL_RCC_OscConfig+0xa2>
 8001894:	4ba9      	ldr	r3, [pc, #676]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4ba8      	ldr	r3, [pc, #672]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800189a:	2180      	movs	r1, #128	; 0x80
 800189c:	02c9      	lsls	r1, r1, #11
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	4ba6      	ldr	r3, [pc, #664]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4ba5      	ldr	r3, [pc, #660]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	0249      	lsls	r1, r1, #9
 80018ac:	430a      	orrs	r2, r1
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	e00b      	b.n	80018ca <HAL_RCC_OscConfig+0xba>
 80018b2:	4ba2      	ldr	r3, [pc, #648]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4ba1      	ldr	r3, [pc, #644]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018b8:	49a1      	ldr	r1, [pc, #644]	; (8001b40 <HAL_RCC_OscConfig+0x330>)
 80018ba:	400a      	ands	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	4b9f      	ldr	r3, [pc, #636]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4b9e      	ldr	r3, [pc, #632]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018c4:	499f      	ldr	r1, [pc, #636]	; (8001b44 <HAL_RCC_OscConfig+0x334>)
 80018c6:	400a      	ands	r2, r1
 80018c8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d014      	beq.n	80018fc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d2:	f7ff fca7 	bl	8001224 <HAL_GetTick>
 80018d6:	0003      	movs	r3, r0
 80018d8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fca2 	bl	8001224 <HAL_GetTick>
 80018e0:	0002      	movs	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e298      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018ee:	4b93      	ldr	r3, [pc, #588]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	029b      	lsls	r3, r3, #10
 80018f6:	4013      	ands	r3, r2
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xcc>
 80018fa:	e015      	b.n	8001928 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff fc92 	bl	8001224 <HAL_GetTick>
 8001900:	0003      	movs	r3, r0
 8001902:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001904:	e008      	b.n	8001918 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001906:	f7ff fc8d 	bl	8001224 <HAL_GetTick>
 800190a:	0002      	movs	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b64      	cmp	r3, #100	; 0x64
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e283      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001918:	4b88      	ldr	r3, [pc, #544]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	029b      	lsls	r3, r3, #10
 8001920:	4013      	ands	r3, r2
 8001922:	d1f0      	bne.n	8001906 <HAL_RCC_OscConfig+0xf6>
 8001924:	e000      	b.n	8001928 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001926:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2202      	movs	r2, #2
 800192e:	4013      	ands	r3, r2
 8001930:	d100      	bne.n	8001934 <HAL_RCC_OscConfig+0x124>
 8001932:	e099      	b.n	8001a68 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001934:	4b81      	ldr	r3, [pc, #516]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	2238      	movs	r2, #56	; 0x38
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800193e:	4b7f      	ldr	r3, [pc, #508]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2203      	movs	r2, #3
 8001944:	4013      	ands	r3, r2
 8001946:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	2b10      	cmp	r3, #16
 800194c:	d102      	bne.n	8001954 <HAL_RCC_OscConfig+0x144>
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	2b02      	cmp	r3, #2
 8001952:	d002      	beq.n	800195a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d135      	bne.n	80019c6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800195a:	4b78      	ldr	r3, [pc, #480]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	2380      	movs	r3, #128	; 0x80
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	4013      	ands	r3, r2
 8001964:	d005      	beq.n	8001972 <HAL_RCC_OscConfig+0x162>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e256      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001972:	4b72      	ldr	r3, [pc, #456]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4a74      	ldr	r2, [pc, #464]	; (8001b48 <HAL_RCC_OscConfig+0x338>)
 8001978:	4013      	ands	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	695b      	ldr	r3, [r3, #20]
 8001980:	021a      	lsls	r2, r3, #8
 8001982:	4b6e      	ldr	r3, [pc, #440]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001984:	430a      	orrs	r2, r1
 8001986:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d112      	bne.n	80019b4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800198e:	4b6b      	ldr	r3, [pc, #428]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a6e      	ldr	r2, [pc, #440]	; (8001b4c <HAL_RCC_OscConfig+0x33c>)
 8001994:	4013      	ands	r3, r2
 8001996:	0019      	movs	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	691a      	ldr	r2, [r3, #16]
 800199c:	4b67      	ldr	r3, [pc, #412]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 800199e:	430a      	orrs	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80019a2:	4b66      	ldr	r3, [pc, #408]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	0adb      	lsrs	r3, r3, #11
 80019a8:	2207      	movs	r2, #7
 80019aa:	4013      	ands	r3, r2
 80019ac:	4a68      	ldr	r2, [pc, #416]	; (8001b50 <HAL_RCC_OscConfig+0x340>)
 80019ae:	40da      	lsrs	r2, r3
 80019b0:	4b68      	ldr	r3, [pc, #416]	; (8001b54 <HAL_RCC_OscConfig+0x344>)
 80019b2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019b4:	4b68      	ldr	r3, [pc, #416]	; (8001b58 <HAL_RCC_OscConfig+0x348>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	0018      	movs	r0, r3
 80019ba:	f7ff fbd7 	bl	800116c <HAL_InitTick>
 80019be:	1e03      	subs	r3, r0, #0
 80019c0:	d051      	beq.n	8001a66 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e22c      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d030      	beq.n	8001a30 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019ce:	4b5b      	ldr	r3, [pc, #364]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a5e      	ldr	r2, [pc, #376]	; (8001b4c <HAL_RCC_OscConfig+0x33c>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	0019      	movs	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691a      	ldr	r2, [r3, #16]
 80019dc:	4b57      	ldr	r3, [pc, #348]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80019e2:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	4b55      	ldr	r3, [pc, #340]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	0049      	lsls	r1, r1, #1
 80019ec:	430a      	orrs	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f0:	f7ff fc18 	bl	8001224 <HAL_GetTick>
 80019f4:	0003      	movs	r3, r0
 80019f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019fa:	f7ff fc13 	bl	8001224 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e209      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a0c:	4b4b      	ldr	r3, [pc, #300]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	4013      	ands	r3, r2
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a18:	4b48      	ldr	r3, [pc, #288]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	4a4a      	ldr	r2, [pc, #296]	; (8001b48 <HAL_RCC_OscConfig+0x338>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	0019      	movs	r1, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	021a      	lsls	r2, r3, #8
 8001a28:	4b44      	ldr	r3, [pc, #272]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	e01b      	b.n	8001a68 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001a30:	4b42      	ldr	r3, [pc, #264]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b41      	ldr	r3, [pc, #260]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a36:	4949      	ldr	r1, [pc, #292]	; (8001b5c <HAL_RCC_OscConfig+0x34c>)
 8001a38:	400a      	ands	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fbf2 	bl	8001224 <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a46:	f7ff fbed 	bl	8001224 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e1e3      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a58:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4013      	ands	r3, r2
 8001a62:	d1f0      	bne.n	8001a46 <HAL_RCC_OscConfig+0x236>
 8001a64:	e000      	b.n	8001a68 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a66:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2208      	movs	r2, #8
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d047      	beq.n	8001b02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a72:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2238      	movs	r2, #56	; 0x38
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b18      	cmp	r3, #24
 8001a7c:	d10a      	bne.n	8001a94 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a7e:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a82:	2202      	movs	r2, #2
 8001a84:	4013      	ands	r3, r2
 8001a86:	d03c      	beq.n	8001b02 <HAL_RCC_OscConfig+0x2f2>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d138      	bne.n	8001b02 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e1c5      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d019      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001a9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001aa0:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa8:	f7ff fbbc 	bl	8001224 <HAL_GetTick>
 8001aac:	0003      	movs	r3, r0
 8001aae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab2:	f7ff fbb7 	bl	8001224 <HAL_GetTick>
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e1ad      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ac4:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac8:	2202      	movs	r2, #2
 8001aca:	4013      	ands	r3, r2
 8001acc:	d0f1      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x2a2>
 8001ace:	e018      	b.n	8001b02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ad4:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	438a      	bics	r2, r1
 8001ada:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001adc:	f7ff fba2 	bl	8001224 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae6:	f7ff fb9d 	bl	8001224 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e193      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001af8:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001afa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d1f1      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2204      	movs	r2, #4
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d100      	bne.n	8001b0e <HAL_RCC_OscConfig+0x2fe>
 8001b0c:	e0c6      	b.n	8001c9c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b0e:	231f      	movs	r3, #31
 8001b10:	18fb      	adds	r3, r7, r3
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b16:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	2238      	movs	r2, #56	; 0x38
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b20      	cmp	r3, #32
 8001b20:	d11e      	bne.n	8001b60 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001b22:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <HAL_RCC_OscConfig+0x32c>)
 8001b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b26:	2202      	movs	r2, #2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d100      	bne.n	8001b2e <HAL_RCC_OscConfig+0x31e>
 8001b2c:	e0b6      	b.n	8001c9c <HAL_RCC_OscConfig+0x48c>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d000      	beq.n	8001b38 <HAL_RCC_OscConfig+0x328>
 8001b36:	e0b1      	b.n	8001c9c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e171      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	fffeffff 	.word	0xfffeffff
 8001b44:	fffbffff 	.word	0xfffbffff
 8001b48:	ffff80ff 	.word	0xffff80ff
 8001b4c:	ffffc7ff 	.word	0xffffc7ff
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	20000004 	.word	0x20000004
 8001b58:	20000008 	.word	0x20000008
 8001b5c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b60:	4bb1      	ldr	r3, [pc, #708]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001b62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	055b      	lsls	r3, r3, #21
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_OscConfig+0x360>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e000      	b.n	8001b72 <HAL_RCC_OscConfig+0x362>
 8001b70:	2300      	movs	r3, #0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d011      	beq.n	8001b9a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	4bac      	ldr	r3, [pc, #688]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001b78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b7a:	4bab      	ldr	r3, [pc, #684]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	0549      	lsls	r1, r1, #21
 8001b80:	430a      	orrs	r2, r1
 8001b82:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b84:	4ba8      	ldr	r3, [pc, #672]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001b86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	055b      	lsls	r3, r3, #21
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b92:	231f      	movs	r3, #31
 8001b94:	18fb      	adds	r3, r7, r3
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b9a:	4ba4      	ldr	r3, [pc, #656]	; (8001e2c <HAL_RCC_OscConfig+0x61c>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d11a      	bne.n	8001bdc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ba6:	4ba1      	ldr	r3, [pc, #644]	; (8001e2c <HAL_RCC_OscConfig+0x61c>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4ba0      	ldr	r3, [pc, #640]	; (8001e2c <HAL_RCC_OscConfig+0x61c>)
 8001bac:	2180      	movs	r1, #128	; 0x80
 8001bae:	0049      	lsls	r1, r1, #1
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fb36 	bl	8001224 <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbe:	f7ff fb31 	bl	8001224 <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e127      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bd0:	4b96      	ldr	r3, [pc, #600]	; (8001e2c <HAL_RCC_OscConfig+0x61c>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d106      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x3e2>
 8001be4:	4b90      	ldr	r3, [pc, #576]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001be6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001be8:	4b8f      	ldr	r3, [pc, #572]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001bea:	2101      	movs	r1, #1
 8001bec:	430a      	orrs	r2, r1
 8001bee:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bf0:	e01c      	b.n	8001c2c <HAL_RCC_OscConfig+0x41c>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x404>
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001bfc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bfe:	4b8a      	ldr	r3, [pc, #552]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c00:	2104      	movs	r1, #4
 8001c02:	430a      	orrs	r2, r1
 8001c04:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c06:	4b88      	ldr	r3, [pc, #544]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c0a:	4b87      	ldr	r3, [pc, #540]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0x41c>
 8001c14:	4b84      	ldr	r3, [pc, #528]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c18:	4b83      	ldr	r3, [pc, #524]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	438a      	bics	r2, r1
 8001c1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c20:	4b81      	ldr	r3, [pc, #516]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c24:	4b80      	ldr	r3, [pc, #512]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c26:	2104      	movs	r1, #4
 8001c28:	438a      	bics	r2, r1
 8001c2a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d014      	beq.n	8001c5e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c34:	f7ff faf6 	bl	8001224 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c3c:	e009      	b.n	8001c52 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3e:	f7ff faf1 	bl	8001224 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	4a79      	ldr	r2, [pc, #484]	; (8001e30 <HAL_RCC_OscConfig+0x620>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0e6      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c52:	4b75      	ldr	r3, [pc, #468]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c56:	2202      	movs	r2, #2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d0f0      	beq.n	8001c3e <HAL_RCC_OscConfig+0x42e>
 8001c5c:	e013      	b.n	8001c86 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fae1 	bl	8001224 <HAL_GetTick>
 8001c62:	0003      	movs	r3, r0
 8001c64:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c66:	e009      	b.n	8001c7c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c68:	f7ff fadc 	bl	8001224 <HAL_GetTick>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	4a6f      	ldr	r2, [pc, #444]	; (8001e30 <HAL_RCC_OscConfig+0x620>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e0d1      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c7c:	4b6a      	ldr	r3, [pc, #424]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c80:	2202      	movs	r2, #2
 8001c82:	4013      	ands	r3, r2
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c86:	231f      	movs	r3, #31
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d105      	bne.n	8001c9c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c90:	4b65      	ldr	r3, [pc, #404]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c94:	4b64      	ldr	r3, [pc, #400]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001c96:	4967      	ldr	r1, [pc, #412]	; (8001e34 <HAL_RCC_OscConfig+0x624>)
 8001c98:	400a      	ands	r2, r1
 8001c9a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d100      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x496>
 8001ca4:	e0bb      	b.n	8001e1e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ca6:	4b60      	ldr	r3, [pc, #384]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2238      	movs	r2, #56	; 0x38
 8001cac:	4013      	ands	r3, r2
 8001cae:	2b10      	cmp	r3, #16
 8001cb0:	d100      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x4a4>
 8001cb2:	e07b      	b.n	8001dac <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d156      	bne.n	8001d6a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cbc:	4b5a      	ldr	r3, [pc, #360]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001cc2:	495d      	ldr	r1, [pc, #372]	; (8001e38 <HAL_RCC_OscConfig+0x628>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc8:	f7ff faac 	bl	8001224 <HAL_GetTick>
 8001ccc:	0003      	movs	r3, r0
 8001cce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7ff faa7 	bl	8001224 <HAL_GetTick>
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e09d      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ce4:	4b50      	ldr	r3, [pc, #320]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	2380      	movs	r3, #128	; 0x80
 8001cea:	049b      	lsls	r3, r3, #18
 8001cec:	4013      	ands	r3, r2
 8001cee:	d1f0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cf0:	4b4d      	ldr	r3, [pc, #308]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	4a51      	ldr	r2, [pc, #324]	; (8001e3c <HAL_RCC_OscConfig+0x62c>)
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	0019      	movs	r1, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a1a      	ldr	r2, [r3, #32]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d20:	430a      	orrs	r2, r1
 8001d22:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d24:	4b40      	ldr	r3, [pc, #256]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	0449      	lsls	r1, r1, #17
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001d32:	4b3d      	ldr	r3, [pc, #244]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	4b3c      	ldr	r3, [pc, #240]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d38:	2180      	movs	r1, #128	; 0x80
 8001d3a:	0549      	lsls	r1, r1, #21
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff fa70 	bl	8001224 <HAL_GetTick>
 8001d44:	0003      	movs	r3, r0
 8001d46:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4a:	f7ff fa6b 	bl	8001224 <HAL_GetTick>
 8001d4e:	0002      	movs	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e061      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d5c:	4b32      	ldr	r3, [pc, #200]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	049b      	lsls	r3, r3, #18
 8001d64:	4013      	ands	r3, r2
 8001d66:	d0f0      	beq.n	8001d4a <HAL_RCC_OscConfig+0x53a>
 8001d68:	e059      	b.n	8001e1e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	4b2f      	ldr	r3, [pc, #188]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d70:	4931      	ldr	r1, [pc, #196]	; (8001e38 <HAL_RCC_OscConfig+0x628>)
 8001d72:	400a      	ands	r2, r1
 8001d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d76:	f7ff fa55 	bl	8001224 <HAL_GetTick>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d80:	f7ff fa50 	bl	8001224 <HAL_GetTick>
 8001d84:	0002      	movs	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e046      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d92:	4b25      	ldr	r3, [pc, #148]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	2380      	movs	r3, #128	; 0x80
 8001d98:	049b      	lsls	r3, r3, #18
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001d9e:	4b22      	ldr	r3, [pc, #136]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001da4:	4926      	ldr	r1, [pc, #152]	; (8001e40 <HAL_RCC_OscConfig+0x630>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	e038      	b.n	8001e1e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e033      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001db8:	4b1b      	ldr	r3, [pc, #108]	; (8001e28 <HAL_RCC_OscConfig+0x618>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d126      	bne.n	8001e1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2270      	movs	r2, #112	; 0x70
 8001dd0:	401a      	ands	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d11f      	bne.n	8001e1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	23fe      	movs	r3, #254	; 0xfe
 8001dde:	01db      	lsls	r3, r3, #7
 8001de0:	401a      	ands	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d116      	bne.n	8001e1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	23f8      	movs	r3, #248	; 0xf8
 8001df0:	039b      	lsls	r3, r3, #14
 8001df2:	401a      	ands	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d10e      	bne.n	8001e1a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	23e0      	movs	r3, #224	; 0xe0
 8001e00:	051b      	lsls	r3, r3, #20
 8001e02:	401a      	ands	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d106      	bne.n	8001e1a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	0f5b      	lsrs	r3, r3, #29
 8001e10:	075a      	lsls	r2, r3, #29
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d001      	beq.n	8001e1e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e000      	b.n	8001e20 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	0018      	movs	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b008      	add	sp, #32
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40007000 	.word	0x40007000
 8001e30:	00001388 	.word	0x00001388
 8001e34:	efffffff 	.word	0xefffffff
 8001e38:	feffffff 	.word	0xfeffffff
 8001e3c:	11c1808c 	.word	0x11c1808c
 8001e40:	eefefffc 	.word	0xeefefffc

08001e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0e9      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e58:	4b76      	ldr	r3, [pc, #472]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2207      	movs	r2, #7
 8001e5e:	4013      	ands	r3, r2
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d91e      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b73      	ldr	r3, [pc, #460]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2207      	movs	r2, #7
 8001e6c:	4393      	bics	r3, r2
 8001e6e:	0019      	movs	r1, r3
 8001e70:	4b70      	ldr	r3, [pc, #448]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e78:	f7ff f9d4 	bl	8001224 <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e80:	e009      	b.n	8001e96 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e82:	f7ff f9cf 	bl	8001224 <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	4a6a      	ldr	r2, [pc, #424]	; (8002038 <HAL_RCC_ClockConfig+0x1f4>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e0ca      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e96:	4b67      	ldr	r3, [pc, #412]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2207      	movs	r2, #7
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d1ee      	bne.n	8001e82 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d015      	beq.n	8001eda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d006      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001eb8:	4b60      	ldr	r3, [pc, #384]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	4b5f      	ldr	r3, [pc, #380]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001ebe:	21e0      	movs	r1, #224	; 0xe0
 8001ec0:	01c9      	lsls	r1, r1, #7
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec6:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	4a5d      	ldr	r2, [pc, #372]	; (8002040 <HAL_RCC_ClockConfig+0x1fc>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	4b59      	ldr	r3, [pc, #356]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d057      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d107      	bne.n	8001efc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eec:	4b53      	ldr	r3, [pc, #332]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	2380      	movs	r3, #128	; 0x80
 8001ef2:	029b      	lsls	r3, r3, #10
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d12b      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e097      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d107      	bne.n	8001f14 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f04:	4b4d      	ldr	r3, [pc, #308]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	049b      	lsls	r3, r3, #18
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d11f      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e08b      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d107      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f1c:	4b47      	ldr	r3, [pc, #284]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	4013      	ands	r3, r2
 8001f26:	d113      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e07f      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d106      	bne.n	8001f42 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f34:	4b41      	ldr	r3, [pc, #260]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f38:	2202      	movs	r2, #2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d108      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e074      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f42:	4b3e      	ldr	r3, [pc, #248]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f46:	2202      	movs	r2, #2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e06d      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f50:	4b3a      	ldr	r3, [pc, #232]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2207      	movs	r2, #7
 8001f56:	4393      	bics	r3, r2
 8001f58:	0019      	movs	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	4b37      	ldr	r3, [pc, #220]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f60:	430a      	orrs	r2, r1
 8001f62:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f64:	f7ff f95e 	bl	8001224 <HAL_GetTick>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6c:	e009      	b.n	8001f82 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f6e:	f7ff f959 	bl	8001224 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	4a2f      	ldr	r2, [pc, #188]	; (8002038 <HAL_RCC_ClockConfig+0x1f4>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e054      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f82:	4b2e      	ldr	r3, [pc, #184]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2238      	movs	r2, #56	; 0x38
 8001f88:	401a      	ands	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d1ec      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f94:	4b27      	ldr	r3, [pc, #156]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2207      	movs	r2, #7
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d21e      	bcs.n	8001fe0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa2:	4b24      	ldr	r3, [pc, #144]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2207      	movs	r2, #7
 8001fa8:	4393      	bics	r3, r2
 8001faa:	0019      	movs	r1, r3
 8001fac:	4b21      	ldr	r3, [pc, #132]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fb4:	f7ff f936 	bl	8001224 <HAL_GetTick>
 8001fb8:	0003      	movs	r3, r0
 8001fba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fbc:	e009      	b.n	8001fd2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fbe:	f7ff f931 	bl	8001224 <HAL_GetTick>
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	4a1b      	ldr	r2, [pc, #108]	; (8002038 <HAL_RCC_ClockConfig+0x1f4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e02c      	b.n	800202c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2207      	movs	r2, #7
 8001fd8:	4013      	ands	r3, r2
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d1ee      	bne.n	8001fbe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d009      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	4a15      	ldr	r2, [pc, #84]	; (8002044 <HAL_RCC_ClockConfig+0x200>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	0019      	movs	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68da      	ldr	r2, [r3, #12]
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ffe:	f000 f829 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8002002:	0001      	movs	r1, r0
 8002004:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_RCC_ClockConfig+0x1f8>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	220f      	movs	r2, #15
 800200c:	401a      	ands	r2, r3
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HAL_RCC_ClockConfig+0x204>)
 8002010:	0092      	lsls	r2, r2, #2
 8002012:	58d3      	ldr	r3, [r2, r3]
 8002014:	221f      	movs	r2, #31
 8002016:	4013      	ands	r3, r2
 8002018:	000a      	movs	r2, r1
 800201a:	40da      	lsrs	r2, r3
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_RCC_ClockConfig+0x208>)
 800201e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_RCC_ClockConfig+0x20c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	0018      	movs	r0, r3
 8002026:	f7ff f8a1 	bl	800116c <HAL_InitTick>
 800202a:	0003      	movs	r3, r0
}
 800202c:	0018      	movs	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	b004      	add	sp, #16
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40022000 	.word	0x40022000
 8002038:	00001388 	.word	0x00001388
 800203c:	40021000 	.word	0x40021000
 8002040:	fffff0ff 	.word	0xfffff0ff
 8002044:	ffff8fff 	.word	0xffff8fff
 8002048:	08004614 	.word	0x08004614
 800204c:	20000004 	.word	0x20000004
 8002050:	20000008 	.word	0x20000008

08002054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800205a:	4b3c      	ldr	r3, [pc, #240]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	2238      	movs	r2, #56	; 0x38
 8002060:	4013      	ands	r3, r2
 8002062:	d10f      	bne.n	8002084 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002064:	4b39      	ldr	r3, [pc, #228]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	0adb      	lsrs	r3, r3, #11
 800206a:	2207      	movs	r2, #7
 800206c:	4013      	ands	r3, r2
 800206e:	2201      	movs	r2, #1
 8002070:	409a      	lsls	r2, r3
 8002072:	0013      	movs	r3, r2
 8002074:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	4835      	ldr	r0, [pc, #212]	; (8002150 <HAL_RCC_GetSysClockFreq+0xfc>)
 800207a:	f7fe f843 	bl	8000104 <__udivsi3>
 800207e:	0003      	movs	r3, r0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	e05d      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002084:	4b31      	ldr	r3, [pc, #196]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	2238      	movs	r2, #56	; 0x38
 800208a:	4013      	ands	r3, r2
 800208c:	2b08      	cmp	r3, #8
 800208e:	d102      	bne.n	8002096 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002090:	4b30      	ldr	r3, [pc, #192]	; (8002154 <HAL_RCC_GetSysClockFreq+0x100>)
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	e054      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002096:	4b2d      	ldr	r3, [pc, #180]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	2238      	movs	r2, #56	; 0x38
 800209c:	4013      	ands	r3, r2
 800209e:	2b10      	cmp	r3, #16
 80020a0:	d138      	bne.n	8002114 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80020a2:	4b2a      	ldr	r3, [pc, #168]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	2203      	movs	r2, #3
 80020a8:	4013      	ands	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020ac:	4b27      	ldr	r3, [pc, #156]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	091b      	lsrs	r3, r3, #4
 80020b2:	2207      	movs	r2, #7
 80020b4:	4013      	ands	r3, r2
 80020b6:	3301      	adds	r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2b03      	cmp	r3, #3
 80020be:	d10d      	bne.n	80020dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	4824      	ldr	r0, [pc, #144]	; (8002154 <HAL_RCC_GetSysClockFreq+0x100>)
 80020c4:	f7fe f81e 	bl	8000104 <__udivsi3>
 80020c8:	0003      	movs	r3, r0
 80020ca:	0019      	movs	r1, r3
 80020cc:	4b1f      	ldr	r3, [pc, #124]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	227f      	movs	r2, #127	; 0x7f
 80020d4:	4013      	ands	r3, r2
 80020d6:	434b      	muls	r3, r1
 80020d8:	617b      	str	r3, [r7, #20]
        break;
 80020da:	e00d      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	481c      	ldr	r0, [pc, #112]	; (8002150 <HAL_RCC_GetSysClockFreq+0xfc>)
 80020e0:	f7fe f810 	bl	8000104 <__udivsi3>
 80020e4:	0003      	movs	r3, r0
 80020e6:	0019      	movs	r1, r3
 80020e8:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	227f      	movs	r2, #127	; 0x7f
 80020f0:	4013      	ands	r3, r2
 80020f2:	434b      	muls	r3, r1
 80020f4:	617b      	str	r3, [r7, #20]
        break;
 80020f6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80020f8:	4b14      	ldr	r3, [pc, #80]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	0f5b      	lsrs	r3, r3, #29
 80020fe:	2207      	movs	r2, #7
 8002100:	4013      	ands	r3, r2
 8002102:	3301      	adds	r3, #1
 8002104:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	6978      	ldr	r0, [r7, #20]
 800210a:	f7fd fffb 	bl	8000104 <__udivsi3>
 800210e:	0003      	movs	r3, r0
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	e015      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002114:	4b0d      	ldr	r3, [pc, #52]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2238      	movs	r2, #56	; 0x38
 800211a:	4013      	ands	r3, r2
 800211c:	2b20      	cmp	r3, #32
 800211e:	d103      	bne.n	8002128 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	e00b      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <HAL_RCC_GetSysClockFreq+0xf8>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2238      	movs	r2, #56	; 0x38
 800212e:	4013      	ands	r3, r2
 8002130:	2b18      	cmp	r3, #24
 8002132:	d103      	bne.n	800213c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002134:	23fa      	movs	r3, #250	; 0xfa
 8002136:	01db      	lsls	r3, r3, #7
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	e001      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002140:	693b      	ldr	r3, [r7, #16]
}
 8002142:	0018      	movs	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	b006      	add	sp, #24
 8002148:	bd80      	pop	{r7, pc}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	40021000 	.word	0x40021000
 8002150:	00f42400 	.word	0x00f42400
 8002154:	007a1200 	.word	0x007a1200

08002158 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800215c:	4b02      	ldr	r3, [pc, #8]	; (8002168 <HAL_RCC_GetHCLKFreq+0x10>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	0018      	movs	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	20000004 	.word	0x20000004

0800216c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800216c:	b5b0      	push	{r4, r5, r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002170:	f7ff fff2 	bl	8002158 <HAL_RCC_GetHCLKFreq>
 8002174:	0004      	movs	r4, r0
 8002176:	f7ff fb3f 	bl	80017f8 <LL_RCC_GetAPB1Prescaler>
 800217a:	0003      	movs	r3, r0
 800217c:	0b1a      	lsrs	r2, r3, #12
 800217e:	4b05      	ldr	r3, [pc, #20]	; (8002194 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002180:	0092      	lsls	r2, r2, #2
 8002182:	58d3      	ldr	r3, [r2, r3]
 8002184:	221f      	movs	r2, #31
 8002186:	4013      	ands	r3, r2
 8002188:	40dc      	lsrs	r4, r3
 800218a:	0023      	movs	r3, r4
}
 800218c:	0018      	movs	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	bdb0      	pop	{r4, r5, r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	08004654 	.word	0x08004654

08002198 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80021a0:	2313      	movs	r3, #19
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021a8:	2312      	movs	r3, #18
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	2200      	movs	r2, #0
 80021ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	2380      	movs	r3, #128	; 0x80
 80021b6:	029b      	lsls	r3, r3, #10
 80021b8:	4013      	ands	r3, r2
 80021ba:	d100      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x26>
 80021bc:	e0a3      	b.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021be:	2011      	movs	r0, #17
 80021c0:	183b      	adds	r3, r7, r0
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021c6:	4bc3      	ldr	r3, [pc, #780]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	055b      	lsls	r3, r3, #21
 80021ce:	4013      	ands	r3, r2
 80021d0:	d110      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d2:	4bc0      	ldr	r3, [pc, #768]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021d6:	4bbf      	ldr	r3, [pc, #764]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021d8:	2180      	movs	r1, #128	; 0x80
 80021da:	0549      	lsls	r1, r1, #21
 80021dc:	430a      	orrs	r2, r1
 80021de:	63da      	str	r2, [r3, #60]	; 0x3c
 80021e0:	4bbc      	ldr	r3, [pc, #752]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	055b      	lsls	r3, r3, #21
 80021e8:	4013      	ands	r3, r2
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ee:	183b      	adds	r3, r7, r0
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021f4:	4bb8      	ldr	r3, [pc, #736]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4bb7      	ldr	r3, [pc, #732]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80021fa:	2180      	movs	r1, #128	; 0x80
 80021fc:	0049      	lsls	r1, r1, #1
 80021fe:	430a      	orrs	r2, r1
 8002200:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002202:	f7ff f80f 	bl	8001224 <HAL_GetTick>
 8002206:	0003      	movs	r3, r0
 8002208:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800220a:	e00b      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800220c:	f7ff f80a 	bl	8001224 <HAL_GetTick>
 8002210:	0002      	movs	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d904      	bls.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800221a:	2313      	movs	r3, #19
 800221c:	18fb      	adds	r3, r7, r3
 800221e:	2203      	movs	r2, #3
 8002220:	701a      	strb	r2, [r3, #0]
        break;
 8002222:	e005      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002224:	4bac      	ldr	r3, [pc, #688]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4013      	ands	r3, r2
 800222e:	d0ed      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002230:	2313      	movs	r3, #19
 8002232:	18fb      	adds	r3, r7, r3
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d154      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800223a:	4ba6      	ldr	r3, [pc, #664]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800223c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800223e:	23c0      	movs	r3, #192	; 0xc0
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4013      	ands	r3, r2
 8002244:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d019      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	429a      	cmp	r2, r3
 8002254:	d014      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002256:	4b9f      	ldr	r3, [pc, #636]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225a:	4aa0      	ldr	r2, [pc, #640]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800225c:	4013      	ands	r3, r2
 800225e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002260:	4b9c      	ldr	r3, [pc, #624]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002262:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002264:	4b9b      	ldr	r3, [pc, #620]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	0249      	lsls	r1, r1, #9
 800226a:	430a      	orrs	r2, r1
 800226c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800226e:	4b99      	ldr	r3, [pc, #612]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002270:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002272:	4b98      	ldr	r3, [pc, #608]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002274:	499a      	ldr	r1, [pc, #616]	; (80024e0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002276:	400a      	ands	r2, r1
 8002278:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800227a:	4b96      	ldr	r3, [pc, #600]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2201      	movs	r2, #1
 8002284:	4013      	ands	r3, r2
 8002286:	d016      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe ffcc 	bl	8001224 <HAL_GetTick>
 800228c:	0003      	movs	r3, r0
 800228e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002290:	e00c      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002292:	f7fe ffc7 	bl	8001224 <HAL_GetTick>
 8002296:	0002      	movs	r2, r0
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	4a91      	ldr	r2, [pc, #580]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d904      	bls.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80022a2:	2313      	movs	r3, #19
 80022a4:	18fb      	adds	r3, r7, r3
 80022a6:	2203      	movs	r2, #3
 80022a8:	701a      	strb	r2, [r3, #0]
            break;
 80022aa:	e004      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ac:	4b89      	ldr	r3, [pc, #548]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b0:	2202      	movs	r2, #2
 80022b2:	4013      	ands	r3, r2
 80022b4:	d0ed      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80022b6:	2313      	movs	r3, #19
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d10a      	bne.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022c0:	4b84      	ldr	r3, [pc, #528]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c4:	4a85      	ldr	r2, [pc, #532]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022ce:	4b81      	ldr	r3, [pc, #516]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022d0:	430a      	orrs	r2, r1
 80022d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80022d4:	e00c      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022d6:	2312      	movs	r3, #18
 80022d8:	18fb      	adds	r3, r7, r3
 80022da:	2213      	movs	r2, #19
 80022dc:	18ba      	adds	r2, r7, r2
 80022de:	7812      	ldrb	r2, [r2, #0]
 80022e0:	701a      	strb	r2, [r3, #0]
 80022e2:	e005      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022e4:	2312      	movs	r3, #18
 80022e6:	18fb      	adds	r3, r7, r3
 80022e8:	2213      	movs	r2, #19
 80022ea:	18ba      	adds	r2, r7, r2
 80022ec:	7812      	ldrb	r2, [r2, #0]
 80022ee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022f0:	2311      	movs	r3, #17
 80022f2:	18fb      	adds	r3, r7, r3
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d105      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fa:	4b76      	ldr	r3, [pc, #472]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022fe:	4b75      	ldr	r3, [pc, #468]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002300:	4979      	ldr	r1, [pc, #484]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002302:	400a      	ands	r2, r1
 8002304:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2201      	movs	r2, #1
 800230c:	4013      	ands	r3, r2
 800230e:	d009      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002310:	4b70      	ldr	r3, [pc, #448]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002314:	2203      	movs	r2, #3
 8002316:	4393      	bics	r3, r2
 8002318:	0019      	movs	r1, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	4b6d      	ldr	r3, [pc, #436]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002320:	430a      	orrs	r2, r1
 8002322:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2202      	movs	r2, #2
 800232a:	4013      	ands	r3, r2
 800232c:	d009      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800232e:	4b69      	ldr	r3, [pc, #420]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002332:	220c      	movs	r2, #12
 8002334:	4393      	bics	r3, r2
 8002336:	0019      	movs	r1, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	4b65      	ldr	r3, [pc, #404]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800233e:	430a      	orrs	r2, r1
 8002340:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2210      	movs	r2, #16
 8002348:	4013      	ands	r3, r2
 800234a:	d009      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800234c:	4b61      	ldr	r3, [pc, #388]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800234e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002350:	4a66      	ldr	r2, [pc, #408]	; (80024ec <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002352:	4013      	ands	r3, r2
 8002354:	0019      	movs	r1, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	4b5e      	ldr	r3, [pc, #376]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235c:	430a      	orrs	r2, r1
 800235e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4013      	ands	r3, r2
 800236a:	d009      	beq.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800236c:	4b59      	ldr	r3, [pc, #356]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800236e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002370:	4a5f      	ldr	r2, [pc, #380]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002372:	4013      	ands	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	4b56      	ldr	r3, [pc, #344]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800237c:	430a      	orrs	r2, r1
 800237e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	2380      	movs	r3, #128	; 0x80
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4013      	ands	r3, r2
 800238a:	d009      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800238c:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800238e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002390:	4a58      	ldr	r2, [pc, #352]	; (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002392:	4013      	ands	r3, r2
 8002394:	0019      	movs	r1, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69da      	ldr	r2, [r3, #28]
 800239a:	4b4e      	ldr	r3, [pc, #312]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800239c:	430a      	orrs	r2, r1
 800239e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2220      	movs	r2, #32
 80023a6:	4013      	ands	r3, r2
 80023a8:	d009      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023aa:	4b4a      	ldr	r3, [pc, #296]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ae:	4a52      	ldr	r2, [pc, #328]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	0019      	movs	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	4b46      	ldr	r3, [pc, #280]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ba:	430a      	orrs	r2, r1
 80023bc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	01db      	lsls	r3, r3, #7
 80023c6:	4013      	ands	r3, r2
 80023c8:	d015      	beq.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023ca:	4b42      	ldr	r3, [pc, #264]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	0899      	lsrs	r1, r3, #2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1a      	ldr	r2, [r3, #32]
 80023d6:	4b3f      	ldr	r3, [pc, #252]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023d8:	430a      	orrs	r2, r1
 80023da:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a1a      	ldr	r2, [r3, #32]
 80023e0:	2380      	movs	r3, #128	; 0x80
 80023e2:	05db      	lsls	r3, r3, #23
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d106      	bne.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023e8:	4b3a      	ldr	r3, [pc, #232]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	4b39      	ldr	r3, [pc, #228]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ee:	2180      	movs	r1, #128	; 0x80
 80023f0:	0249      	lsls	r1, r1, #9
 80023f2:	430a      	orrs	r2, r1
 80023f4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	031b      	lsls	r3, r3, #12
 80023fe:	4013      	ands	r3, r2
 8002400:	d009      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002402:	4b34      	ldr	r3, [pc, #208]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002406:	2240      	movs	r2, #64	; 0x40
 8002408:	4393      	bics	r3, r2
 800240a:	0019      	movs	r1, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002410:	4b30      	ldr	r3, [pc, #192]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002412:	430a      	orrs	r2, r1
 8002414:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	2380      	movs	r3, #128	; 0x80
 800241c:	039b      	lsls	r3, r3, #14
 800241e:	4013      	ands	r3, r2
 8002420:	d016      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002422:	4b2c      	ldr	r3, [pc, #176]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002426:	4a35      	ldr	r2, [pc, #212]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002428:	4013      	ands	r3, r2
 800242a:	0019      	movs	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002430:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002432:	430a      	orrs	r2, r1
 8002434:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	03db      	lsls	r3, r3, #15
 800243e:	429a      	cmp	r2, r3
 8002440:	d106      	bne.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002442:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	4b23      	ldr	r3, [pc, #140]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002448:	2180      	movs	r1, #128	; 0x80
 800244a:	0449      	lsls	r1, r1, #17
 800244c:	430a      	orrs	r2, r1
 800244e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	2380      	movs	r3, #128	; 0x80
 8002456:	03db      	lsls	r3, r3, #15
 8002458:	4013      	ands	r3, r2
 800245a:	d016      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800245e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002460:	4a27      	ldr	r2, [pc, #156]	; (8002500 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002462:	4013      	ands	r3, r2
 8002464:	0019      	movs	r1, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800246c:	430a      	orrs	r2, r1
 800246e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002474:	2380      	movs	r3, #128	; 0x80
 8002476:	045b      	lsls	r3, r3, #17
 8002478:	429a      	cmp	r2, r3
 800247a:	d106      	bne.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800247c:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800247e:	68da      	ldr	r2, [r3, #12]
 8002480:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002482:	2180      	movs	r1, #128	; 0x80
 8002484:	0449      	lsls	r1, r1, #17
 8002486:	430a      	orrs	r2, r1
 8002488:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	2380      	movs	r3, #128	; 0x80
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	4013      	ands	r3, r2
 8002494:	d016      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002496:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800249a:	4a1a      	ldr	r2, [pc, #104]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800249c:	4013      	ands	r3, r2
 800249e:	0019      	movs	r1, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	695a      	ldr	r2, [r3, #20]
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024a6:	430a      	orrs	r2, r1
 80024a8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	695a      	ldr	r2, [r3, #20]
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	01db      	lsls	r3, r3, #7
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d106      	bne.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024bc:	2180      	movs	r1, #128	; 0x80
 80024be:	0249      	lsls	r1, r1, #9
 80024c0:	430a      	orrs	r2, r1
 80024c2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80024c4:	2312      	movs	r3, #18
 80024c6:	18fb      	adds	r3, r7, r3
 80024c8:	781b      	ldrb	r3, [r3, #0]
}
 80024ca:	0018      	movs	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	b006      	add	sp, #24
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40007000 	.word	0x40007000
 80024dc:	fffffcff 	.word	0xfffffcff
 80024e0:	fffeffff 	.word	0xfffeffff
 80024e4:	00001388 	.word	0x00001388
 80024e8:	efffffff 	.word	0xefffffff
 80024ec:	fffff3ff 	.word	0xfffff3ff
 80024f0:	fff3ffff 	.word	0xfff3ffff
 80024f4:	ffcfffff 	.word	0xffcfffff
 80024f8:	ffffcfff 	.word	0xffffcfff
 80024fc:	ffbfffff 	.word	0xffbfffff
 8002500:	feffffff 	.word	0xfeffffff
 8002504:	ffff3fff 	.word	0xffff3fff

08002508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e04a      	b.n	80025b0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	223d      	movs	r2, #61	; 0x3d
 800251e:	5c9b      	ldrb	r3, [r3, r2]
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d107      	bne.n	8002536 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	223c      	movs	r2, #60	; 0x3c
 800252a:	2100      	movs	r1, #0
 800252c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	0018      	movs	r0, r3
 8002532:	f7fe fcb5 	bl	8000ea0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	223d      	movs	r2, #61	; 0x3d
 800253a:	2102      	movs	r1, #2
 800253c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	3304      	adds	r3, #4
 8002546:	0019      	movs	r1, r3
 8002548:	0010      	movs	r0, r2
 800254a:	f000 fd03 	bl	8002f54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2248      	movs	r2, #72	; 0x48
 8002552:	2101      	movs	r1, #1
 8002554:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	223e      	movs	r2, #62	; 0x3e
 800255a:	2101      	movs	r1, #1
 800255c:	5499      	strb	r1, [r3, r2]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	223f      	movs	r2, #63	; 0x3f
 8002562:	2101      	movs	r1, #1
 8002564:	5499      	strb	r1, [r3, r2]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2240      	movs	r2, #64	; 0x40
 800256a:	2101      	movs	r1, #1
 800256c:	5499      	strb	r1, [r3, r2]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2241      	movs	r2, #65	; 0x41
 8002572:	2101      	movs	r1, #1
 8002574:	5499      	strb	r1, [r3, r2]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2242      	movs	r2, #66	; 0x42
 800257a:	2101      	movs	r1, #1
 800257c:	5499      	strb	r1, [r3, r2]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2243      	movs	r2, #67	; 0x43
 8002582:	2101      	movs	r1, #1
 8002584:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2244      	movs	r2, #68	; 0x44
 800258a:	2101      	movs	r1, #1
 800258c:	5499      	strb	r1, [r3, r2]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2245      	movs	r2, #69	; 0x45
 8002592:	2101      	movs	r1, #1
 8002594:	5499      	strb	r1, [r3, r2]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2246      	movs	r2, #70	; 0x46
 800259a:	2101      	movs	r1, #1
 800259c:	5499      	strb	r1, [r3, r2]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2247      	movs	r2, #71	; 0x47
 80025a2:	2101      	movs	r1, #1
 80025a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	223d      	movs	r2, #61	; 0x3d
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	0018      	movs	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b002      	add	sp, #8
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	223d      	movs	r2, #61	; 0x3d
 80025c4:	5c9b      	ldrb	r3, [r3, r2]
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d001      	beq.n	80025d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e042      	b.n	8002656 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	223d      	movs	r2, #61	; 0x3d
 80025d4:	2102      	movs	r1, #2
 80025d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2101      	movs	r1, #1
 80025e4:	430a      	orrs	r2, r1
 80025e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a1c      	ldr	r2, [pc, #112]	; (8002660 <HAL_TIM_Base_Start_IT+0xa8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00f      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x5a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2380      	movs	r3, #128	; 0x80
 80025f8:	05db      	lsls	r3, r3, #23
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d009      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x5a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a18      	ldr	r2, [pc, #96]	; (8002664 <HAL_TIM_Base_Start_IT+0xac>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d004      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x5a>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a16      	ldr	r2, [pc, #88]	; (8002668 <HAL_TIM_Base_Start_IT+0xb0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d116      	bne.n	8002640 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a14      	ldr	r2, [pc, #80]	; (800266c <HAL_TIM_Base_Start_IT+0xb4>)
 800261a:	4013      	ands	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b06      	cmp	r3, #6
 8002622:	d016      	beq.n	8002652 <HAL_TIM_Base_Start_IT+0x9a>
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	025b      	lsls	r3, r3, #9
 800262a:	429a      	cmp	r2, r3
 800262c:	d011      	beq.n	8002652 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	430a      	orrs	r2, r1
 800263c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800263e:	e008      	b.n	8002652 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2101      	movs	r1, #1
 800264c:	430a      	orrs	r2, r1
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	e000      	b.n	8002654 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002652:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	0018      	movs	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	b004      	add	sp, #16
 800265c:	bd80      	pop	{r7, pc}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	40012c00 	.word	0x40012c00
 8002664:	40000400 	.word	0x40000400
 8002668:	40014000 	.word	0x40014000
 800266c:	00010007 	.word	0x00010007

08002670 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e04a      	b.n	8002718 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	223d      	movs	r2, #61	; 0x3d
 8002686:	5c9b      	ldrb	r3, [r3, r2]
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d107      	bne.n	800269e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	223c      	movs	r2, #60	; 0x3c
 8002692:	2100      	movs	r1, #0
 8002694:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0018      	movs	r0, r3
 800269a:	f000 f841 	bl	8002720 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	223d      	movs	r2, #61	; 0x3d
 80026a2:	2102      	movs	r1, #2
 80026a4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3304      	adds	r3, #4
 80026ae:	0019      	movs	r1, r3
 80026b0:	0010      	movs	r0, r2
 80026b2:	f000 fc4f 	bl	8002f54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2248      	movs	r2, #72	; 0x48
 80026ba:	2101      	movs	r1, #1
 80026bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	223e      	movs	r2, #62	; 0x3e
 80026c2:	2101      	movs	r1, #1
 80026c4:	5499      	strb	r1, [r3, r2]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	223f      	movs	r2, #63	; 0x3f
 80026ca:	2101      	movs	r1, #1
 80026cc:	5499      	strb	r1, [r3, r2]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2240      	movs	r2, #64	; 0x40
 80026d2:	2101      	movs	r1, #1
 80026d4:	5499      	strb	r1, [r3, r2]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2241      	movs	r2, #65	; 0x41
 80026da:	2101      	movs	r1, #1
 80026dc:	5499      	strb	r1, [r3, r2]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2242      	movs	r2, #66	; 0x42
 80026e2:	2101      	movs	r1, #1
 80026e4:	5499      	strb	r1, [r3, r2]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2243      	movs	r2, #67	; 0x43
 80026ea:	2101      	movs	r1, #1
 80026ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2244      	movs	r2, #68	; 0x44
 80026f2:	2101      	movs	r1, #1
 80026f4:	5499      	strb	r1, [r3, r2]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2245      	movs	r2, #69	; 0x45
 80026fa:	2101      	movs	r1, #1
 80026fc:	5499      	strb	r1, [r3, r2]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2246      	movs	r2, #70	; 0x46
 8002702:	2101      	movs	r1, #1
 8002704:	5499      	strb	r1, [r3, r2]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2247      	movs	r2, #71	; 0x47
 800270a:	2101      	movs	r1, #1
 800270c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	223d      	movs	r2, #61	; 0x3d
 8002712:	2101      	movs	r1, #1
 8002714:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	0018      	movs	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	b002      	add	sp, #8
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002728:	46c0      	nop			; (mov r8, r8)
 800272a:	46bd      	mov	sp, r7
 800272c:	b002      	add	sp, #8
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d108      	bne.n	8002752 <HAL_TIM_PWM_Start+0x22>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	223e      	movs	r2, #62	; 0x3e
 8002744:	5c9b      	ldrb	r3, [r3, r2]
 8002746:	b2db      	uxtb	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	1e5a      	subs	r2, r3, #1
 800274c:	4193      	sbcs	r3, r2
 800274e:	b2db      	uxtb	r3, r3
 8002750:	e037      	b.n	80027c2 <HAL_TIM_PWM_Start+0x92>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	2b04      	cmp	r3, #4
 8002756:	d108      	bne.n	800276a <HAL_TIM_PWM_Start+0x3a>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	223f      	movs	r2, #63	; 0x3f
 800275c:	5c9b      	ldrb	r3, [r3, r2]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	3b01      	subs	r3, #1
 8002762:	1e5a      	subs	r2, r3, #1
 8002764:	4193      	sbcs	r3, r2
 8002766:	b2db      	uxtb	r3, r3
 8002768:	e02b      	b.n	80027c2 <HAL_TIM_PWM_Start+0x92>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	2b08      	cmp	r3, #8
 800276e:	d108      	bne.n	8002782 <HAL_TIM_PWM_Start+0x52>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2240      	movs	r2, #64	; 0x40
 8002774:	5c9b      	ldrb	r3, [r3, r2]
 8002776:	b2db      	uxtb	r3, r3
 8002778:	3b01      	subs	r3, #1
 800277a:	1e5a      	subs	r2, r3, #1
 800277c:	4193      	sbcs	r3, r2
 800277e:	b2db      	uxtb	r3, r3
 8002780:	e01f      	b.n	80027c2 <HAL_TIM_PWM_Start+0x92>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2b0c      	cmp	r3, #12
 8002786:	d108      	bne.n	800279a <HAL_TIM_PWM_Start+0x6a>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2241      	movs	r2, #65	; 0x41
 800278c:	5c9b      	ldrb	r3, [r3, r2]
 800278e:	b2db      	uxtb	r3, r3
 8002790:	3b01      	subs	r3, #1
 8002792:	1e5a      	subs	r2, r3, #1
 8002794:	4193      	sbcs	r3, r2
 8002796:	b2db      	uxtb	r3, r3
 8002798:	e013      	b.n	80027c2 <HAL_TIM_PWM_Start+0x92>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b10      	cmp	r3, #16
 800279e:	d108      	bne.n	80027b2 <HAL_TIM_PWM_Start+0x82>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2242      	movs	r2, #66	; 0x42
 80027a4:	5c9b      	ldrb	r3, [r3, r2]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	3b01      	subs	r3, #1
 80027aa:	1e5a      	subs	r2, r3, #1
 80027ac:	4193      	sbcs	r3, r2
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	e007      	b.n	80027c2 <HAL_TIM_PWM_Start+0x92>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2243      	movs	r2, #67	; 0x43
 80027b6:	5c9b      	ldrb	r3, [r3, r2]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	3b01      	subs	r3, #1
 80027bc:	1e5a      	subs	r2, r3, #1
 80027be:	4193      	sbcs	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e08b      	b.n	80028e2 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d104      	bne.n	80027da <HAL_TIM_PWM_Start+0xaa>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	223e      	movs	r2, #62	; 0x3e
 80027d4:	2102      	movs	r1, #2
 80027d6:	5499      	strb	r1, [r3, r2]
 80027d8:	e023      	b.n	8002822 <HAL_TIM_PWM_Start+0xf2>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b04      	cmp	r3, #4
 80027de:	d104      	bne.n	80027ea <HAL_TIM_PWM_Start+0xba>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	223f      	movs	r2, #63	; 0x3f
 80027e4:	2102      	movs	r1, #2
 80027e6:	5499      	strb	r1, [r3, r2]
 80027e8:	e01b      	b.n	8002822 <HAL_TIM_PWM_Start+0xf2>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b08      	cmp	r3, #8
 80027ee:	d104      	bne.n	80027fa <HAL_TIM_PWM_Start+0xca>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2240      	movs	r2, #64	; 0x40
 80027f4:	2102      	movs	r1, #2
 80027f6:	5499      	strb	r1, [r3, r2]
 80027f8:	e013      	b.n	8002822 <HAL_TIM_PWM_Start+0xf2>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	2b0c      	cmp	r3, #12
 80027fe:	d104      	bne.n	800280a <HAL_TIM_PWM_Start+0xda>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2241      	movs	r2, #65	; 0x41
 8002804:	2102      	movs	r1, #2
 8002806:	5499      	strb	r1, [r3, r2]
 8002808:	e00b      	b.n	8002822 <HAL_TIM_PWM_Start+0xf2>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	2b10      	cmp	r3, #16
 800280e:	d104      	bne.n	800281a <HAL_TIM_PWM_Start+0xea>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2242      	movs	r2, #66	; 0x42
 8002814:	2102      	movs	r1, #2
 8002816:	5499      	strb	r1, [r3, r2]
 8002818:	e003      	b.n	8002822 <HAL_TIM_PWM_Start+0xf2>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2243      	movs	r2, #67	; 0x43
 800281e:	2102      	movs	r1, #2
 8002820:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6839      	ldr	r1, [r7, #0]
 8002828:	2201      	movs	r2, #1
 800282a:	0018      	movs	r0, r3
 800282c:	f000 ff72 	bl	8003714 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a2d      	ldr	r2, [pc, #180]	; (80028ec <HAL_TIM_PWM_Start+0x1bc>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00e      	beq.n	8002858 <HAL_TIM_PWM_Start+0x128>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a2c      	ldr	r2, [pc, #176]	; (80028f0 <HAL_TIM_PWM_Start+0x1c0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d009      	beq.n	8002858 <HAL_TIM_PWM_Start+0x128>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a2a      	ldr	r2, [pc, #168]	; (80028f4 <HAL_TIM_PWM_Start+0x1c4>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d004      	beq.n	8002858 <HAL_TIM_PWM_Start+0x128>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a29      	ldr	r2, [pc, #164]	; (80028f8 <HAL_TIM_PWM_Start+0x1c8>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d101      	bne.n	800285c <HAL_TIM_PWM_Start+0x12c>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_TIM_PWM_Start+0x12e>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d008      	beq.n	8002874 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2180      	movs	r1, #128	; 0x80
 800286e:	0209      	lsls	r1, r1, #8
 8002870:	430a      	orrs	r2, r1
 8002872:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1c      	ldr	r2, [pc, #112]	; (80028ec <HAL_TIM_PWM_Start+0x1bc>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d00f      	beq.n	800289e <HAL_TIM_PWM_Start+0x16e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	05db      	lsls	r3, r3, #23
 8002886:	429a      	cmp	r2, r3
 8002888:	d009      	beq.n	800289e <HAL_TIM_PWM_Start+0x16e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1b      	ldr	r2, [pc, #108]	; (80028fc <HAL_TIM_PWM_Start+0x1cc>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d004      	beq.n	800289e <HAL_TIM_PWM_Start+0x16e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a15      	ldr	r2, [pc, #84]	; (80028f0 <HAL_TIM_PWM_Start+0x1c0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d116      	bne.n	80028cc <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	4a16      	ldr	r2, [pc, #88]	; (8002900 <HAL_TIM_PWM_Start+0x1d0>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b06      	cmp	r3, #6
 80028ae:	d016      	beq.n	80028de <HAL_TIM_PWM_Start+0x1ae>
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	2380      	movs	r3, #128	; 0x80
 80028b4:	025b      	lsls	r3, r3, #9
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d011      	beq.n	80028de <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ca:	e008      	b.n	80028de <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2101      	movs	r1, #1
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	e000      	b.n	80028e0 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028de:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	0018      	movs	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b004      	add	sp, #16
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	40012c00 	.word	0x40012c00
 80028f0:	40014000 	.word	0x40014000
 80028f4:	40014400 	.word	0x40014400
 80028f8:	40014800 	.word	0x40014800
 80028fc:	40000400 	.word	0x40000400
 8002900:	00010007 	.word	0x00010007

08002904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2202      	movs	r2, #2
 8002914:	4013      	ands	r3, r2
 8002916:	2b02      	cmp	r3, #2
 8002918:	d124      	bne.n	8002964 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2202      	movs	r2, #2
 8002922:	4013      	ands	r3, r2
 8002924:	2b02      	cmp	r3, #2
 8002926:	d11d      	bne.n	8002964 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2203      	movs	r2, #3
 800292e:	4252      	negs	r2, r2
 8002930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2203      	movs	r2, #3
 8002940:	4013      	ands	r3, r2
 8002942:	d004      	beq.n	800294e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	0018      	movs	r0, r3
 8002948:	f000 faec 	bl	8002f24 <HAL_TIM_IC_CaptureCallback>
 800294c:	e007      	b.n	800295e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f000 fadf 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	0018      	movs	r0, r3
 800295a:	f000 faeb 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	2204      	movs	r2, #4
 800296c:	4013      	ands	r3, r2
 800296e:	2b04      	cmp	r3, #4
 8002970:	d125      	bne.n	80029be <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2204      	movs	r2, #4
 800297a:	4013      	ands	r3, r2
 800297c:	2b04      	cmp	r3, #4
 800297e:	d11e      	bne.n	80029be <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2205      	movs	r2, #5
 8002986:	4252      	negs	r2, r2
 8002988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2202      	movs	r2, #2
 800298e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	23c0      	movs	r3, #192	; 0xc0
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4013      	ands	r3, r2
 800299c:	d004      	beq.n	80029a8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f000 fabf 	bl	8002f24 <HAL_TIM_IC_CaptureCallback>
 80029a6:	e007      	b.n	80029b8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f000 fab2 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fabe 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	2208      	movs	r2, #8
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d124      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	2208      	movs	r2, #8
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b08      	cmp	r3, #8
 80029d8:	d11d      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2209      	movs	r2, #9
 80029e0:	4252      	negs	r2, r2
 80029e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2204      	movs	r2, #4
 80029e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	2203      	movs	r2, #3
 80029f2:	4013      	ands	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	0018      	movs	r0, r3
 80029fa:	f000 fa93 	bl	8002f24 <HAL_TIM_IC_CaptureCallback>
 80029fe:	e007      	b.n	8002a10 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f000 fa86 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f000 fa92 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d125      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	2210      	movs	r2, #16
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b10      	cmp	r3, #16
 8002a30:	d11e      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2211      	movs	r2, #17
 8002a38:	4252      	negs	r2, r2
 8002a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2208      	movs	r2, #8
 8002a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	69da      	ldr	r2, [r3, #28]
 8002a48:	23c0      	movs	r3, #192	; 0xc0
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d004      	beq.n	8002a5a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f000 fa66 	bl	8002f24 <HAL_TIM_IC_CaptureCallback>
 8002a58:	e007      	b.n	8002a6a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f000 fa59 	bl	8002f14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f000 fa65 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	2201      	movs	r2, #1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d10f      	bne.n	8002a9e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	2201      	movs	r2, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d108      	bne.n	8002a9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2202      	movs	r2, #2
 8002a92:	4252      	negs	r2, r2
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f7fe f865 	bl	8000b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	2b80      	cmp	r3, #128	; 0x80
 8002aaa:	d10f      	bne.n	8002acc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b80      	cmp	r3, #128	; 0x80
 8002ab8:	d108      	bne.n	8002acc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2281      	movs	r2, #129	; 0x81
 8002ac0:	4252      	negs	r2, r2
 8002ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 ff64 	bl	8003994 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	691a      	ldr	r2, [r3, #16]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	401a      	ands	r2, r3
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d10e      	bne.n	8002afe <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	2280      	movs	r2, #128	; 0x80
 8002ae8:	4013      	ands	r3, r2
 8002aea:	2b80      	cmp	r3, #128	; 0x80
 8002aec:	d107      	bne.n	8002afe <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a1c      	ldr	r2, [pc, #112]	; (8002b64 <HAL_TIM_IRQHandler+0x260>)
 8002af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	0018      	movs	r0, r3
 8002afa:	f000 ff53 	bl	80039a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	2240      	movs	r2, #64	; 0x40
 8002b06:	4013      	ands	r3, r2
 8002b08:	2b40      	cmp	r3, #64	; 0x40
 8002b0a:	d10f      	bne.n	8002b2c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	2240      	movs	r2, #64	; 0x40
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b40      	cmp	r3, #64	; 0x40
 8002b18:	d108      	bne.n	8002b2c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2241      	movs	r2, #65	; 0x41
 8002b20:	4252      	negs	r2, r2
 8002b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 fa0c 	bl	8002f44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	2220      	movs	r2, #32
 8002b34:	4013      	ands	r3, r2
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d10f      	bne.n	8002b5a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	2220      	movs	r2, #32
 8002b42:	4013      	ands	r3, r2
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d108      	bne.n	8002b5a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2221      	movs	r2, #33	; 0x21
 8002b4e:	4252      	negs	r2, r2
 8002b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	0018      	movs	r0, r3
 8002b56:	f000 ff15 	bl	8003984 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b002      	add	sp, #8
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	fffffeff 	.word	0xfffffeff

08002b68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b74:	2317      	movs	r3, #23
 8002b76:	18fb      	adds	r3, r7, r3
 8002b78:	2200      	movs	r2, #0
 8002b7a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	223c      	movs	r2, #60	; 0x3c
 8002b80:	5c9b      	ldrb	r3, [r3, r2]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e0e5      	b.n	8002d56 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	223c      	movs	r2, #60	; 0x3c
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b14      	cmp	r3, #20
 8002b96:	d900      	bls.n	8002b9a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002b98:	e0d1      	b.n	8002d3e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	009a      	lsls	r2, r3, #2
 8002b9e:	4b70      	ldr	r3, [pc, #448]	; (8002d60 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002ba0:	18d3      	adds	r3, r2, r3
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f000 fa50 	bl	8003054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2108      	movs	r1, #8
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699a      	ldr	r2, [r3, #24]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2104      	movs	r1, #4
 8002bd0:	438a      	bics	r2, r1
 8002bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6999      	ldr	r1, [r3, #24]
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	619a      	str	r2, [r3, #24]
      break;
 8002be6:	e0af      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	0011      	movs	r1, r2
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f000 fab9 	bl	8003168 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699a      	ldr	r2, [r3, #24]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2180      	movs	r1, #128	; 0x80
 8002c02:	0109      	lsls	r1, r1, #4
 8002c04:	430a      	orrs	r2, r1
 8002c06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699a      	ldr	r2, [r3, #24]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4954      	ldr	r1, [pc, #336]	; (8002d64 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002c14:	400a      	ands	r2, r1
 8002c16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6999      	ldr	r1, [r3, #24]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	021a      	lsls	r2, r3, #8
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	619a      	str	r2, [r3, #24]
      break;
 8002c2c:	e08c      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	0011      	movs	r1, r2
 8002c36:	0018      	movs	r0, r3
 8002c38:	f000 fb1a 	bl	8003270 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2108      	movs	r1, #8
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	69da      	ldr	r2, [r3, #28]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2104      	movs	r1, #4
 8002c58:	438a      	bics	r2, r1
 8002c5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	69d9      	ldr	r1, [r3, #28]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	691a      	ldr	r2, [r3, #16]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	61da      	str	r2, [r3, #28]
      break;
 8002c6e:	e06b      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	0011      	movs	r1, r2
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f000 fb81 	bl	8003380 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	69da      	ldr	r2, [r3, #28]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2180      	movs	r1, #128	; 0x80
 8002c8a:	0109      	lsls	r1, r1, #4
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	69da      	ldr	r2, [r3, #28]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4932      	ldr	r1, [pc, #200]	; (8002d64 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002c9c:	400a      	ands	r2, r1
 8002c9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	69d9      	ldr	r1, [r3, #28]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	021a      	lsls	r2, r3, #8
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	61da      	str	r2, [r3, #28]
      break;
 8002cb4:	e048      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	0011      	movs	r1, r2
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f000 fbc8 	bl	8003454 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2108      	movs	r1, #8
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2104      	movs	r1, #4
 8002ce0:	438a      	bics	r2, r1
 8002ce2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	691a      	ldr	r2, [r3, #16]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002cf6:	e027      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	0011      	movs	r1, r2
 8002d00:	0018      	movs	r0, r3
 8002d02:	f000 fc07 	bl	8003514 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2180      	movs	r1, #128	; 0x80
 8002d12:	0109      	lsls	r1, r1, #4
 8002d14:	430a      	orrs	r2, r1
 8002d16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4910      	ldr	r1, [pc, #64]	; (8002d64 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002d24:	400a      	ands	r2, r1
 8002d26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	021a      	lsls	r2, r3, #8
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002d3c:	e004      	b.n	8002d48 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002d3e:	2317      	movs	r3, #23
 8002d40:	18fb      	adds	r3, r7, r3
 8002d42:	2201      	movs	r2, #1
 8002d44:	701a      	strb	r2, [r3, #0]
      break;
 8002d46:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	223c      	movs	r2, #60	; 0x3c
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	5499      	strb	r1, [r3, r2]

  return status;
 8002d50:	2317      	movs	r3, #23
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	781b      	ldrb	r3, [r3, #0]
}
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b006      	add	sp, #24
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	08004674 	.word	0x08004674
 8002d64:	fffffbff 	.word	0xfffffbff

08002d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d72:	230f      	movs	r3, #15
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	223c      	movs	r2, #60	; 0x3c
 8002d7e:	5c9b      	ldrb	r3, [r3, r2]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_TIM_ConfigClockSource+0x20>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e0bc      	b.n	8002f02 <HAL_TIM_ConfigClockSource+0x19a>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	223c      	movs	r2, #60	; 0x3c
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	223d      	movs	r2, #61	; 0x3d
 8002d94:	2102      	movs	r1, #2
 8002d96:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4a5a      	ldr	r2, [pc, #360]	; (8002f0c <HAL_TIM_ConfigClockSource+0x1a4>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	4a59      	ldr	r2, [pc, #356]	; (8002f10 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2280      	movs	r2, #128	; 0x80
 8002dbe:	0192      	lsls	r2, r2, #6
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d040      	beq.n	8002e46 <HAL_TIM_ConfigClockSource+0xde>
 8002dc4:	2280      	movs	r2, #128	; 0x80
 8002dc6:	0192      	lsls	r2, r2, #6
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d900      	bls.n	8002dce <HAL_TIM_ConfigClockSource+0x66>
 8002dcc:	e088      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002dce:	2280      	movs	r2, #128	; 0x80
 8002dd0:	0152      	lsls	r2, r2, #5
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d100      	bne.n	8002dd8 <HAL_TIM_ConfigClockSource+0x70>
 8002dd6:	e088      	b.n	8002eea <HAL_TIM_ConfigClockSource+0x182>
 8002dd8:	2280      	movs	r2, #128	; 0x80
 8002dda:	0152      	lsls	r2, r2, #5
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d900      	bls.n	8002de2 <HAL_TIM_ConfigClockSource+0x7a>
 8002de0:	e07e      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002de2:	2b70      	cmp	r3, #112	; 0x70
 8002de4:	d018      	beq.n	8002e18 <HAL_TIM_ConfigClockSource+0xb0>
 8002de6:	d900      	bls.n	8002dea <HAL_TIM_ConfigClockSource+0x82>
 8002de8:	e07a      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002dea:	2b60      	cmp	r3, #96	; 0x60
 8002dec:	d04f      	beq.n	8002e8e <HAL_TIM_ConfigClockSource+0x126>
 8002dee:	d900      	bls.n	8002df2 <HAL_TIM_ConfigClockSource+0x8a>
 8002df0:	e076      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002df2:	2b50      	cmp	r3, #80	; 0x50
 8002df4:	d03b      	beq.n	8002e6e <HAL_TIM_ConfigClockSource+0x106>
 8002df6:	d900      	bls.n	8002dfa <HAL_TIM_ConfigClockSource+0x92>
 8002df8:	e072      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002dfa:	2b40      	cmp	r3, #64	; 0x40
 8002dfc:	d057      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x146>
 8002dfe:	d900      	bls.n	8002e02 <HAL_TIM_ConfigClockSource+0x9a>
 8002e00:	e06e      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002e02:	2b30      	cmp	r3, #48	; 0x30
 8002e04:	d063      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0x166>
 8002e06:	d86b      	bhi.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002e08:	2b20      	cmp	r3, #32
 8002e0a:	d060      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0x166>
 8002e0c:	d868      	bhi.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d05d      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0x166>
 8002e12:	2b10      	cmp	r3, #16
 8002e14:	d05b      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0x166>
 8002e16:	e063      	b.n	8002ee0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6818      	ldr	r0, [r3, #0]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	6899      	ldr	r1, [r3, #8]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	f000 fc54 	bl	80036d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2277      	movs	r2, #119	; 0x77
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	609a      	str	r2, [r3, #8]
      break;
 8002e44:	e052      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	6899      	ldr	r1, [r3, #8]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f000 fc3d 	bl	80036d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2180      	movs	r1, #128	; 0x80
 8002e66:	01c9      	lsls	r1, r1, #7
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	609a      	str	r2, [r3, #8]
      break;
 8002e6c:	e03e      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6818      	ldr	r0, [r3, #0]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6859      	ldr	r1, [r3, #4]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	001a      	movs	r2, r3
 8002e7c:	f000 fbae 	bl	80035dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2150      	movs	r1, #80	; 0x50
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 fc08 	bl	800369c <TIM_ITRx_SetConfig>
      break;
 8002e8c:	e02e      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	6859      	ldr	r1, [r3, #4]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	001a      	movs	r2, r3
 8002e9c:	f000 fbcc 	bl	8003638 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2160      	movs	r1, #96	; 0x60
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f000 fbf8 	bl	800369c <TIM_ITRx_SetConfig>
      break;
 8002eac:	e01e      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	6859      	ldr	r1, [r3, #4]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	001a      	movs	r2, r3
 8002ebc:	f000 fb8e 	bl	80035dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2140      	movs	r1, #64	; 0x40
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f000 fbe8 	bl	800369c <TIM_ITRx_SetConfig>
      break;
 8002ecc:	e00e      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	0010      	movs	r0, r2
 8002eda:	f000 fbdf 	bl	800369c <TIM_ITRx_SetConfig>
      break;
 8002ede:	e005      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ee0:	230f      	movs	r3, #15
 8002ee2:	18fb      	adds	r3, r7, r3
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
      break;
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002eea:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	223d      	movs	r2, #61	; 0x3d
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	223c      	movs	r2, #60	; 0x3c
 8002ef8:	2100      	movs	r1, #0
 8002efa:	5499      	strb	r1, [r3, r2]

  return status;
 8002efc:	230f      	movs	r3, #15
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	781b      	ldrb	r3, [r3, #0]
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	ffceff88 	.word	0xffceff88
 8002f10:	ffff00ff 	.word	0xffff00ff

08002f14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b002      	add	sp, #8
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f2c:	46c0      	nop			; (mov r8, r8)
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b002      	add	sp, #8
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f3c:	46c0      	nop			; (mov r8, r8)
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b002      	add	sp, #8
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f4c:	46c0      	nop			; (mov r8, r8)
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b002      	add	sp, #8
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a34      	ldr	r2, [pc, #208]	; (8003038 <TIM_Base_SetConfig+0xe4>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d008      	beq.n	8002f7e <TIM_Base_SetConfig+0x2a>
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	2380      	movs	r3, #128	; 0x80
 8002f70:	05db      	lsls	r3, r3, #23
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d003      	beq.n	8002f7e <TIM_Base_SetConfig+0x2a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a30      	ldr	r2, [pc, #192]	; (800303c <TIM_Base_SetConfig+0xe8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d108      	bne.n	8002f90 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2270      	movs	r2, #112	; 0x70
 8002f82:	4393      	bics	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a29      	ldr	r2, [pc, #164]	; (8003038 <TIM_Base_SetConfig+0xe4>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d018      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	2380      	movs	r3, #128	; 0x80
 8002f9c:	05db      	lsls	r3, r3, #23
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d013      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a25      	ldr	r2, [pc, #148]	; (800303c <TIM_Base_SetConfig+0xe8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00f      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a24      	ldr	r2, [pc, #144]	; (8003040 <TIM_Base_SetConfig+0xec>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d00b      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a23      	ldr	r2, [pc, #140]	; (8003044 <TIM_Base_SetConfig+0xf0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d007      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a22      	ldr	r2, [pc, #136]	; (8003048 <TIM_Base_SetConfig+0xf4>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d003      	beq.n	8002fca <TIM_Base_SetConfig+0x76>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a21      	ldr	r2, [pc, #132]	; (800304c <TIM_Base_SetConfig+0xf8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d108      	bne.n	8002fdc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4a20      	ldr	r2, [pc, #128]	; (8003050 <TIM_Base_SetConfig+0xfc>)
 8002fce:	4013      	ands	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2280      	movs	r2, #128	; 0x80
 8002fe0:	4393      	bics	r3, r2
 8002fe2:	001a      	movs	r2, r3
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a0c      	ldr	r2, [pc, #48]	; (8003038 <TIM_Base_SetConfig+0xe4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00b      	beq.n	8003022 <TIM_Base_SetConfig+0xce>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a0d      	ldr	r2, [pc, #52]	; (8003044 <TIM_Base_SetConfig+0xf0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d007      	beq.n	8003022 <TIM_Base_SetConfig+0xce>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <TIM_Base_SetConfig+0xf4>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d003      	beq.n	8003022 <TIM_Base_SetConfig+0xce>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a0b      	ldr	r2, [pc, #44]	; (800304c <TIM_Base_SetConfig+0xf8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d103      	bne.n	800302a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	691a      	ldr	r2, [r3, #16]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	615a      	str	r2, [r3, #20]
}
 8003030:	46c0      	nop			; (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b004      	add	sp, #16
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40012c00 	.word	0x40012c00
 800303c:	40000400 	.word	0x40000400
 8003040:	40002000 	.word	0x40002000
 8003044:	40014000 	.word	0x40014000
 8003048:	40014400 	.word	0x40014400
 800304c:	40014800 	.word	0x40014800
 8003050:	fffffcff 	.word	0xfffffcff

08003054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	2201      	movs	r2, #1
 8003064:	4393      	bics	r3, r2
 8003066:	001a      	movs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4a32      	ldr	r2, [pc, #200]	; (800314c <TIM_OC1_SetConfig+0xf8>)
 8003082:	4013      	ands	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2203      	movs	r2, #3
 800308a:	4393      	bics	r3, r2
 800308c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	4313      	orrs	r3, r2
 8003096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2202      	movs	r2, #2
 800309c:	4393      	bics	r3, r2
 800309e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a28      	ldr	r2, [pc, #160]	; (8003150 <TIM_OC1_SetConfig+0xfc>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d00b      	beq.n	80030ca <TIM_OC1_SetConfig+0x76>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a27      	ldr	r2, [pc, #156]	; (8003154 <TIM_OC1_SetConfig+0x100>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d007      	beq.n	80030ca <TIM_OC1_SetConfig+0x76>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a26      	ldr	r2, [pc, #152]	; (8003158 <TIM_OC1_SetConfig+0x104>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d003      	beq.n	80030ca <TIM_OC1_SetConfig+0x76>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a25      	ldr	r2, [pc, #148]	; (800315c <TIM_OC1_SetConfig+0x108>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d10c      	bne.n	80030e4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	2208      	movs	r2, #8
 80030ce:	4393      	bics	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	4313      	orrs	r3, r2
 80030da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2204      	movs	r2, #4
 80030e0:	4393      	bics	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a1a      	ldr	r2, [pc, #104]	; (8003150 <TIM_OC1_SetConfig+0xfc>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d00b      	beq.n	8003104 <TIM_OC1_SetConfig+0xb0>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a19      	ldr	r2, [pc, #100]	; (8003154 <TIM_OC1_SetConfig+0x100>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d007      	beq.n	8003104 <TIM_OC1_SetConfig+0xb0>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a18      	ldr	r2, [pc, #96]	; (8003158 <TIM_OC1_SetConfig+0x104>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d003      	beq.n	8003104 <TIM_OC1_SetConfig+0xb0>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a17      	ldr	r2, [pc, #92]	; (800315c <TIM_OC1_SetConfig+0x108>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d111      	bne.n	8003128 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4a16      	ldr	r2, [pc, #88]	; (8003160 <TIM_OC1_SetConfig+0x10c>)
 8003108:	4013      	ands	r3, r2
 800310a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4a15      	ldr	r2, [pc, #84]	; (8003164 <TIM_OC1_SetConfig+0x110>)
 8003110:	4013      	ands	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	621a      	str	r2, [r3, #32]
}
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	46bd      	mov	sp, r7
 8003146:	b006      	add	sp, #24
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	fffeff8f 	.word	0xfffeff8f
 8003150:	40012c00 	.word	0x40012c00
 8003154:	40014000 	.word	0x40014000
 8003158:	40014400 	.word	0x40014400
 800315c:	40014800 	.word	0x40014800
 8003160:	fffffeff 	.word	0xfffffeff
 8003164:	fffffdff 	.word	0xfffffdff

08003168 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	2210      	movs	r2, #16
 8003178:	4393      	bics	r3, r2
 800317a:	001a      	movs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	4a2e      	ldr	r2, [pc, #184]	; (8003250 <TIM_OC2_SetConfig+0xe8>)
 8003196:	4013      	ands	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4a2d      	ldr	r2, [pc, #180]	; (8003254 <TIM_OC2_SetConfig+0xec>)
 800319e:	4013      	ands	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	021b      	lsls	r3, r3, #8
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	2220      	movs	r2, #32
 80031b2:	4393      	bics	r3, r2
 80031b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	011b      	lsls	r3, r3, #4
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a24      	ldr	r2, [pc, #144]	; (8003258 <TIM_OC2_SetConfig+0xf0>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d10d      	bne.n	80031e6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2280      	movs	r2, #128	; 0x80
 80031ce:	4393      	bics	r3, r2
 80031d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	4313      	orrs	r3, r2
 80031dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	2240      	movs	r2, #64	; 0x40
 80031e2:	4393      	bics	r3, r2
 80031e4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <TIM_OC2_SetConfig+0xf0>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00b      	beq.n	8003206 <TIM_OC2_SetConfig+0x9e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a1a      	ldr	r2, [pc, #104]	; (800325c <TIM_OC2_SetConfig+0xf4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d007      	beq.n	8003206 <TIM_OC2_SetConfig+0x9e>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a19      	ldr	r2, [pc, #100]	; (8003260 <TIM_OC2_SetConfig+0xf8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d003      	beq.n	8003206 <TIM_OC2_SetConfig+0x9e>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a18      	ldr	r2, [pc, #96]	; (8003264 <TIM_OC2_SetConfig+0xfc>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d113      	bne.n	800322e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4a17      	ldr	r2, [pc, #92]	; (8003268 <TIM_OC2_SetConfig+0x100>)
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4a16      	ldr	r2, [pc, #88]	; (800326c <TIM_OC2_SetConfig+0x104>)
 8003212:	4013      	ands	r3, r2
 8003214:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	4313      	orrs	r3, r2
 800322c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	621a      	str	r2, [r3, #32]
}
 8003248:	46c0      	nop			; (mov r8, r8)
 800324a:	46bd      	mov	sp, r7
 800324c:	b006      	add	sp, #24
 800324e:	bd80      	pop	{r7, pc}
 8003250:	feff8fff 	.word	0xfeff8fff
 8003254:	fffffcff 	.word	0xfffffcff
 8003258:	40012c00 	.word	0x40012c00
 800325c:	40014000 	.word	0x40014000
 8003260:	40014400 	.word	0x40014400
 8003264:	40014800 	.word	0x40014800
 8003268:	fffffbff 	.word	0xfffffbff
 800326c:	fffff7ff 	.word	0xfffff7ff

08003270 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	4a35      	ldr	r2, [pc, #212]	; (8003354 <TIM_OC3_SetConfig+0xe4>)
 8003280:	401a      	ands	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a2f      	ldr	r2, [pc, #188]	; (8003358 <TIM_OC3_SetConfig+0xe8>)
 800329c:	4013      	ands	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2203      	movs	r2, #3
 80032a4:	4393      	bics	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	4a29      	ldr	r2, [pc, #164]	; (800335c <TIM_OC3_SetConfig+0xec>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	021b      	lsls	r3, r3, #8
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a25      	ldr	r2, [pc, #148]	; (8003360 <TIM_OC3_SetConfig+0xf0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d10d      	bne.n	80032ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	4a24      	ldr	r2, [pc, #144]	; (8003364 <TIM_OC3_SetConfig+0xf4>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	021b      	lsls	r3, r3, #8
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	4a20      	ldr	r2, [pc, #128]	; (8003368 <TIM_OC3_SetConfig+0xf8>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a1c      	ldr	r2, [pc, #112]	; (8003360 <TIM_OC3_SetConfig+0xf0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d00b      	beq.n	800330a <TIM_OC3_SetConfig+0x9a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a1d      	ldr	r2, [pc, #116]	; (800336c <TIM_OC3_SetConfig+0xfc>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d007      	beq.n	800330a <TIM_OC3_SetConfig+0x9a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a1c      	ldr	r2, [pc, #112]	; (8003370 <TIM_OC3_SetConfig+0x100>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d003      	beq.n	800330a <TIM_OC3_SetConfig+0x9a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a1b      	ldr	r2, [pc, #108]	; (8003374 <TIM_OC3_SetConfig+0x104>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d113      	bne.n	8003332 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4a1a      	ldr	r2, [pc, #104]	; (8003378 <TIM_OC3_SetConfig+0x108>)
 800330e:	4013      	ands	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	4a19      	ldr	r2, [pc, #100]	; (800337c <TIM_OC3_SetConfig+0x10c>)
 8003316:	4013      	ands	r3, r2
 8003318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4313      	orrs	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	4313      	orrs	r3, r2
 8003330:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	621a      	str	r2, [r3, #32]
}
 800334c:	46c0      	nop			; (mov r8, r8)
 800334e:	46bd      	mov	sp, r7
 8003350:	b006      	add	sp, #24
 8003352:	bd80      	pop	{r7, pc}
 8003354:	fffffeff 	.word	0xfffffeff
 8003358:	fffeff8f 	.word	0xfffeff8f
 800335c:	fffffdff 	.word	0xfffffdff
 8003360:	40012c00 	.word	0x40012c00
 8003364:	fffff7ff 	.word	0xfffff7ff
 8003368:	fffffbff 	.word	0xfffffbff
 800336c:	40014000 	.word	0x40014000
 8003370:	40014400 	.word	0x40014400
 8003374:	40014800 	.word	0x40014800
 8003378:	ffffefff 	.word	0xffffefff
 800337c:	ffffdfff 	.word	0xffffdfff

08003380 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	4a28      	ldr	r2, [pc, #160]	; (8003430 <TIM_OC4_SetConfig+0xb0>)
 8003390:	401a      	ands	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4a22      	ldr	r2, [pc, #136]	; (8003434 <TIM_OC4_SetConfig+0xb4>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4a21      	ldr	r2, [pc, #132]	; (8003438 <TIM_OC4_SetConfig+0xb8>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	4a1d      	ldr	r2, [pc, #116]	; (800343c <TIM_OC4_SetConfig+0xbc>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	031b      	lsls	r3, r3, #12
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a19      	ldr	r2, [pc, #100]	; (8003440 <TIM_OC4_SetConfig+0xc0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00b      	beq.n	80033f8 <TIM_OC4_SetConfig+0x78>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a18      	ldr	r2, [pc, #96]	; (8003444 <TIM_OC4_SetConfig+0xc4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d007      	beq.n	80033f8 <TIM_OC4_SetConfig+0x78>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a17      	ldr	r2, [pc, #92]	; (8003448 <TIM_OC4_SetConfig+0xc8>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d003      	beq.n	80033f8 <TIM_OC4_SetConfig+0x78>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a16      	ldr	r2, [pc, #88]	; (800344c <TIM_OC4_SetConfig+0xcc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d109      	bne.n	800340c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	4a15      	ldr	r2, [pc, #84]	; (8003450 <TIM_OC4_SetConfig+0xd0>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	019b      	lsls	r3, r3, #6
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	621a      	str	r2, [r3, #32]
}
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	46bd      	mov	sp, r7
 800342a:	b006      	add	sp, #24
 800342c:	bd80      	pop	{r7, pc}
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	ffffefff 	.word	0xffffefff
 8003434:	feff8fff 	.word	0xfeff8fff
 8003438:	fffffcff 	.word	0xfffffcff
 800343c:	ffffdfff 	.word	0xffffdfff
 8003440:	40012c00 	.word	0x40012c00
 8003444:	40014000 	.word	0x40014000
 8003448:	40014400 	.word	0x40014400
 800344c:	40014800 	.word	0x40014800
 8003450:	ffffbfff 	.word	0xffffbfff

08003454 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	4a25      	ldr	r2, [pc, #148]	; (80034f8 <TIM_OC5_SetConfig+0xa4>)
 8003464:	401a      	ands	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4a1f      	ldr	r2, [pc, #124]	; (80034fc <TIM_OC5_SetConfig+0xa8>)
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <TIM_OC5_SetConfig+0xac>)
 8003492:	4013      	ands	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	041b      	lsls	r3, r3, #16
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a17      	ldr	r2, [pc, #92]	; (8003504 <TIM_OC5_SetConfig+0xb0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00b      	beq.n	80034c2 <TIM_OC5_SetConfig+0x6e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a16      	ldr	r2, [pc, #88]	; (8003508 <TIM_OC5_SetConfig+0xb4>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d007      	beq.n	80034c2 <TIM_OC5_SetConfig+0x6e>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a15      	ldr	r2, [pc, #84]	; (800350c <TIM_OC5_SetConfig+0xb8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d003      	beq.n	80034c2 <TIM_OC5_SetConfig+0x6e>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a14      	ldr	r2, [pc, #80]	; (8003510 <TIM_OC5_SetConfig+0xbc>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d109      	bne.n	80034d6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	4a0c      	ldr	r2, [pc, #48]	; (80034f8 <TIM_OC5_SetConfig+0xa4>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	621a      	str	r2, [r3, #32]
}
 80034f0:	46c0      	nop			; (mov r8, r8)
 80034f2:	46bd      	mov	sp, r7
 80034f4:	b006      	add	sp, #24
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	fffeffff 	.word	0xfffeffff
 80034fc:	fffeff8f 	.word	0xfffeff8f
 8003500:	fffdffff 	.word	0xfffdffff
 8003504:	40012c00 	.word	0x40012c00
 8003508:	40014000 	.word	0x40014000
 800350c:	40014400 	.word	0x40014400
 8003510:	40014800 	.word	0x40014800

08003514 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	4a26      	ldr	r2, [pc, #152]	; (80035bc <TIM_OC6_SetConfig+0xa8>)
 8003524:	401a      	ands	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4a20      	ldr	r2, [pc, #128]	; (80035c0 <TIM_OC6_SetConfig+0xac>)
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	021b      	lsls	r3, r3, #8
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	4a1c      	ldr	r2, [pc, #112]	; (80035c4 <TIM_OC6_SetConfig+0xb0>)
 8003554:	4013      	ands	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	051b      	lsls	r3, r3, #20
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a18      	ldr	r2, [pc, #96]	; (80035c8 <TIM_OC6_SetConfig+0xb4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00b      	beq.n	8003584 <TIM_OC6_SetConfig+0x70>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a17      	ldr	r2, [pc, #92]	; (80035cc <TIM_OC6_SetConfig+0xb8>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d007      	beq.n	8003584 <TIM_OC6_SetConfig+0x70>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a16      	ldr	r2, [pc, #88]	; (80035d0 <TIM_OC6_SetConfig+0xbc>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d003      	beq.n	8003584 <TIM_OC6_SetConfig+0x70>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a15      	ldr	r2, [pc, #84]	; (80035d4 <TIM_OC6_SetConfig+0xc0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d109      	bne.n	8003598 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	4a14      	ldr	r2, [pc, #80]	; (80035d8 <TIM_OC6_SetConfig+0xc4>)
 8003588:	4013      	ands	r3, r2
 800358a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	029b      	lsls	r3, r3, #10
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	4313      	orrs	r3, r2
 8003596:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	621a      	str	r2, [r3, #32]
}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b006      	add	sp, #24
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	ffefffff 	.word	0xffefffff
 80035c0:	feff8fff 	.word	0xfeff8fff
 80035c4:	ffdfffff 	.word	0xffdfffff
 80035c8:	40012c00 	.word	0x40012c00
 80035cc:	40014000 	.word	0x40014000
 80035d0:	40014400 	.word	0x40014400
 80035d4:	40014800 	.word	0x40014800
 80035d8:	fffbffff 	.word	0xfffbffff

080035dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a1b      	ldr	r3, [r3, #32]
 80035ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	2201      	movs	r2, #1
 80035f4:	4393      	bics	r3, r2
 80035f6:	001a      	movs	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	22f0      	movs	r2, #240	; 0xf0
 8003606:	4393      	bics	r3, r2
 8003608:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	220a      	movs	r2, #10
 8003618:	4393      	bics	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4313      	orrs	r3, r2
 8003622:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	621a      	str	r2, [r3, #32]
}
 8003630:	46c0      	nop			; (mov r8, r8)
 8003632:	46bd      	mov	sp, r7
 8003634:	b006      	add	sp, #24
 8003636:	bd80      	pop	{r7, pc}

08003638 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	2210      	movs	r2, #16
 800364a:	4393      	bics	r3, r2
 800364c:	001a      	movs	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	4a0d      	ldr	r2, [pc, #52]	; (8003698 <TIM_TI2_ConfigInputStage+0x60>)
 8003662:	4013      	ands	r3, r2
 8003664:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	031b      	lsls	r3, r3, #12
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	22a0      	movs	r2, #160	; 0xa0
 8003674:	4393      	bics	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	46bd      	mov	sp, r7
 8003692:	b006      	add	sp, #24
 8003694:	bd80      	pop	{r7, pc}
 8003696:	46c0      	nop			; (mov r8, r8)
 8003698:	ffff0fff 	.word	0xffff0fff

0800369c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4a08      	ldr	r2, [pc, #32]	; (80036d0 <TIM_ITRx_SetConfig+0x34>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	2207      	movs	r2, #7
 80036bc:	4313      	orrs	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	609a      	str	r2, [r3, #8]
}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	46bd      	mov	sp, r7
 80036ca:	b004      	add	sp, #16
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	ffcfff8f 	.word	0xffcfff8f

080036d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
 80036e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	4a09      	ldr	r2, [pc, #36]	; (8003710 <TIM_ETR_SetConfig+0x3c>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	021a      	lsls	r2, r3, #8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	431a      	orrs	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	4313      	orrs	r3, r2
 8003700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	609a      	str	r2, [r3, #8]
}
 8003708:	46c0      	nop			; (mov r8, r8)
 800370a:	46bd      	mov	sp, r7
 800370c:	b006      	add	sp, #24
 800370e:	bd80      	pop	{r7, pc}
 8003710:	ffff00ff 	.word	0xffff00ff

08003714 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	221f      	movs	r2, #31
 8003724:	4013      	ands	r3, r2
 8003726:	2201      	movs	r2, #1
 8003728:	409a      	lsls	r2, r3
 800372a:	0013      	movs	r3, r2
 800372c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	43d2      	mvns	r2, r2
 8003736:	401a      	ands	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a1a      	ldr	r2, [r3, #32]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	211f      	movs	r1, #31
 8003744:	400b      	ands	r3, r1
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	4099      	lsls	r1, r3
 800374a:	000b      	movs	r3, r1
 800374c:	431a      	orrs	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	621a      	str	r2, [r3, #32]
}
 8003752:	46c0      	nop			; (mov r8, r8)
 8003754:	46bd      	mov	sp, r7
 8003756:	b006      	add	sp, #24
 8003758:	bd80      	pop	{r7, pc}
	...

0800375c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	223c      	movs	r2, #60	; 0x3c
 800376a:	5c9b      	ldrb	r3, [r3, r2]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003770:	2302      	movs	r3, #2
 8003772:	e055      	b.n	8003820 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	223c      	movs	r2, #60	; 0x3c
 8003778:	2101      	movs	r1, #1
 800377a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	223d      	movs	r2, #61	; 0x3d
 8003780:	2102      	movs	r1, #2
 8003782:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a23      	ldr	r2, [pc, #140]	; (8003828 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d108      	bne.n	80037b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4a22      	ldr	r2, [pc, #136]	; (800382c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2270      	movs	r2, #112	; 0x70
 80037b4:	4393      	bics	r3, r2
 80037b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a16      	ldr	r2, [pc, #88]	; (8003828 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00f      	beq.n	80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	2380      	movs	r3, #128	; 0x80
 80037da:	05db      	lsls	r3, r3, #23
 80037dc:	429a      	cmp	r2, r3
 80037de:	d009      	beq.n	80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a12      	ldr	r2, [pc, #72]	; (8003830 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d004      	beq.n	80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a11      	ldr	r2, [pc, #68]	; (8003834 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d10c      	bne.n	800380e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2280      	movs	r2, #128	; 0x80
 80037f8:	4393      	bics	r3, r2
 80037fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	4313      	orrs	r3, r2
 8003804:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	223d      	movs	r2, #61	; 0x3d
 8003812:	2101      	movs	r1, #1
 8003814:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	223c      	movs	r2, #60	; 0x3c
 800381a:	2100      	movs	r1, #0
 800381c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	0018      	movs	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	b004      	add	sp, #16
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40012c00 	.word	0x40012c00
 800382c:	ff0fffff 	.word	0xff0fffff
 8003830:	40000400 	.word	0x40000400
 8003834:	40014000 	.word	0x40014000

08003838 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	223c      	movs	r2, #60	; 0x3c
 800384a:	5c9b      	ldrb	r3, [r3, r2]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003850:	2302      	movs	r3, #2
 8003852:	e079      	b.n	8003948 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	223c      	movs	r2, #60	; 0x3c
 8003858:	2101      	movs	r1, #1
 800385a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	22ff      	movs	r2, #255	; 0xff
 8003860:	4393      	bics	r3, r2
 8003862:	001a      	movs	r2, r3
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	4313      	orrs	r3, r2
 800386a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4a38      	ldr	r2, [pc, #224]	; (8003950 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003870:	401a      	ands	r2, r3
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a35      	ldr	r2, [pc, #212]	; (8003954 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800387e:	401a      	ands	r2, r3
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	4313      	orrs	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4a33      	ldr	r2, [pc, #204]	; (8003958 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800388c:	401a      	ands	r2, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	4a30      	ldr	r2, [pc, #192]	; (800395c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800389a:	401a      	ands	r2, r3
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a2e      	ldr	r2, [pc, #184]	; (8003960 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 80038a8:	401a      	ands	r2, r3
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4a2b      	ldr	r2, [pc, #172]	; (8003964 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80038b6:	401a      	ands	r2, r3
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038bc:	4313      	orrs	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4a29      	ldr	r2, [pc, #164]	; (8003968 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80038c4:	401a      	ands	r2, r3
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	041b      	lsls	r3, r3, #16
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a25      	ldr	r2, [pc, #148]	; (800396c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d106      	bne.n	80038e8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a24      	ldr	r2, [pc, #144]	; (8003970 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80038de:	401a      	ands	r2, r3
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a1f      	ldr	r2, [pc, #124]	; (800396c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d121      	bne.n	8003936 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4a1f      	ldr	r2, [pc, #124]	; (8003974 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80038f6:	401a      	ands	r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fc:	051b      	lsls	r3, r3, #20
 80038fe:	4313      	orrs	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4a1c      	ldr	r2, [pc, #112]	; (8003978 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8003906:	401a      	ands	r2, r3
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	4313      	orrs	r3, r2
 800390e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a1a      	ldr	r2, [pc, #104]	; (800397c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8003914:	401a      	ands	r2, r3
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	4313      	orrs	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a12      	ldr	r2, [pc, #72]	; (800396c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d106      	bne.n	8003936 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800392c:	401a      	ands	r2, r3
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	223c      	movs	r2, #60	; 0x3c
 8003942:	2100      	movs	r1, #0
 8003944:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	0018      	movs	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	b004      	add	sp, #16
 800394e:	bd80      	pop	{r7, pc}
 8003950:	fffffcff 	.word	0xfffffcff
 8003954:	fffffbff 	.word	0xfffffbff
 8003958:	fffff7ff 	.word	0xfffff7ff
 800395c:	ffffefff 	.word	0xffffefff
 8003960:	ffffdfff 	.word	0xffffdfff
 8003964:	ffffbfff 	.word	0xffffbfff
 8003968:	fff0ffff 	.word	0xfff0ffff
 800396c:	40012c00 	.word	0x40012c00
 8003970:	efffffff 	.word	0xefffffff
 8003974:	ff0fffff 	.word	0xff0fffff
 8003978:	feffffff 	.word	0xfeffffff
 800397c:	fdffffff 	.word	0xfdffffff
 8003980:	dfffffff 	.word	0xdfffffff

08003984 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b002      	add	sp, #8
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b002      	add	sp, #8
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e046      	b.n	8003a54 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2288      	movs	r2, #136	; 0x88
 80039ca:	589b      	ldr	r3, [r3, r2]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d107      	bne.n	80039e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2284      	movs	r2, #132	; 0x84
 80039d4:	2100      	movs	r1, #0
 80039d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	0018      	movs	r0, r3
 80039dc:	f7fd faf2 	bl	8000fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2288      	movs	r2, #136	; 0x88
 80039e4:	2124      	movs	r1, #36	; 0x24
 80039e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2101      	movs	r1, #1
 80039f4:	438a      	bics	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	0018      	movs	r0, r3
 80039fc:	f000 f830 	bl	8003a60 <UART_SetConfig>
 8003a00:	0003      	movs	r3, r0
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d101      	bne.n	8003a0a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e024      	b.n	8003a54 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	0018      	movs	r0, r3
 8003a16:	f000 fae1 	bl	8003fdc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	490d      	ldr	r1, [pc, #52]	; (8003a5c <HAL_UART_Init+0xa8>)
 8003a26:	400a      	ands	r2, r1
 8003a28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	212a      	movs	r1, #42	; 0x2a
 8003a36:	438a      	bics	r2, r1
 8003a38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2101      	movs	r1, #1
 8003a46:	430a      	orrs	r2, r1
 8003a48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f000 fb79 	bl	8004144 <UART_CheckIdleState>
 8003a52:	0003      	movs	r3, r0
}
 8003a54:	0018      	movs	r0, r3
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b002      	add	sp, #8
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	ffffb7ff 	.word	0xffffb7ff

08003a60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a60:	b5b0      	push	{r4, r5, r7, lr}
 8003a62:	b090      	sub	sp, #64	; 0x40
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a68:	231a      	movs	r3, #26
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	189b      	adds	r3, r3, r2
 8003a6e:	19db      	adds	r3, r3, r7
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	431a      	orrs	r2, r3
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4aaf      	ldr	r2, [pc, #700]	; (8003d50 <UART_SetConfig+0x2f0>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	0019      	movs	r1, r3
 8003a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a9e:	430b      	orrs	r3, r1
 8003aa0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	4aaa      	ldr	r2, [pc, #680]	; (8003d54 <UART_SetConfig+0x2f4>)
 8003aaa:	4013      	ands	r3, r2
 8003aac:	0018      	movs	r0, r3
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	68d9      	ldr	r1, [r3, #12]
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	0003      	movs	r3, r0
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4aa4      	ldr	r2, [pc, #656]	; (8003d58 <UART_SetConfig+0x2f8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d004      	beq.n	8003ad6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a9f      	ldr	r2, [pc, #636]	; (8003d5c <UART_SetConfig+0x2fc>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	0019      	movs	r1, r3
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af2:	220f      	movs	r2, #15
 8003af4:	4393      	bics	r3, r2
 8003af6:	0018      	movs	r0, r3
 8003af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afa:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	0003      	movs	r3, r0
 8003b02:	430b      	orrs	r3, r1
 8003b04:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a95      	ldr	r2, [pc, #596]	; (8003d60 <UART_SetConfig+0x300>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d131      	bne.n	8003b74 <UART_SetConfig+0x114>
 8003b10:	4b94      	ldr	r3, [pc, #592]	; (8003d64 <UART_SetConfig+0x304>)
 8003b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b14:	2203      	movs	r2, #3
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d01d      	beq.n	8003b58 <UART_SetConfig+0xf8>
 8003b1c:	d823      	bhi.n	8003b66 <UART_SetConfig+0x106>
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d00c      	beq.n	8003b3c <UART_SetConfig+0xdc>
 8003b22:	d820      	bhi.n	8003b66 <UART_SetConfig+0x106>
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d002      	beq.n	8003b2e <UART_SetConfig+0xce>
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d00e      	beq.n	8003b4a <UART_SetConfig+0xea>
 8003b2c:	e01b      	b.n	8003b66 <UART_SetConfig+0x106>
 8003b2e:	231b      	movs	r3, #27
 8003b30:	2220      	movs	r2, #32
 8003b32:	189b      	adds	r3, r3, r2
 8003b34:	19db      	adds	r3, r3, r7
 8003b36:	2200      	movs	r2, #0
 8003b38:	701a      	strb	r2, [r3, #0]
 8003b3a:	e0b4      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003b3c:	231b      	movs	r3, #27
 8003b3e:	2220      	movs	r2, #32
 8003b40:	189b      	adds	r3, r3, r2
 8003b42:	19db      	adds	r3, r3, r7
 8003b44:	2202      	movs	r2, #2
 8003b46:	701a      	strb	r2, [r3, #0]
 8003b48:	e0ad      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003b4a:	231b      	movs	r3, #27
 8003b4c:	2220      	movs	r2, #32
 8003b4e:	189b      	adds	r3, r3, r2
 8003b50:	19db      	adds	r3, r3, r7
 8003b52:	2204      	movs	r2, #4
 8003b54:	701a      	strb	r2, [r3, #0]
 8003b56:	e0a6      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003b58:	231b      	movs	r3, #27
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	189b      	adds	r3, r3, r2
 8003b5e:	19db      	adds	r3, r3, r7
 8003b60:	2208      	movs	r2, #8
 8003b62:	701a      	strb	r2, [r3, #0]
 8003b64:	e09f      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003b66:	231b      	movs	r3, #27
 8003b68:	2220      	movs	r2, #32
 8003b6a:	189b      	adds	r3, r3, r2
 8003b6c:	19db      	adds	r3, r3, r7
 8003b6e:	2210      	movs	r2, #16
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	e098      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a7b      	ldr	r2, [pc, #492]	; (8003d68 <UART_SetConfig+0x308>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d131      	bne.n	8003be2 <UART_SetConfig+0x182>
 8003b7e:	4b79      	ldr	r3, [pc, #484]	; (8003d64 <UART_SetConfig+0x304>)
 8003b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b82:	220c      	movs	r2, #12
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b0c      	cmp	r3, #12
 8003b88:	d01d      	beq.n	8003bc6 <UART_SetConfig+0x166>
 8003b8a:	d823      	bhi.n	8003bd4 <UART_SetConfig+0x174>
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d00c      	beq.n	8003baa <UART_SetConfig+0x14a>
 8003b90:	d820      	bhi.n	8003bd4 <UART_SetConfig+0x174>
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <UART_SetConfig+0x13c>
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d00e      	beq.n	8003bb8 <UART_SetConfig+0x158>
 8003b9a:	e01b      	b.n	8003bd4 <UART_SetConfig+0x174>
 8003b9c:	231b      	movs	r3, #27
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	189b      	adds	r3, r3, r2
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
 8003ba8:	e07d      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003baa:	231b      	movs	r3, #27
 8003bac:	2220      	movs	r2, #32
 8003bae:	189b      	adds	r3, r3, r2
 8003bb0:	19db      	adds	r3, r3, r7
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	e076      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003bb8:	231b      	movs	r3, #27
 8003bba:	2220      	movs	r2, #32
 8003bbc:	189b      	adds	r3, r3, r2
 8003bbe:	19db      	adds	r3, r3, r7
 8003bc0:	2204      	movs	r2, #4
 8003bc2:	701a      	strb	r2, [r3, #0]
 8003bc4:	e06f      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003bc6:	231b      	movs	r3, #27
 8003bc8:	2220      	movs	r2, #32
 8003bca:	189b      	adds	r3, r3, r2
 8003bcc:	19db      	adds	r3, r3, r7
 8003bce:	2208      	movs	r2, #8
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	e068      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003bd4:	231b      	movs	r3, #27
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	189b      	adds	r3, r3, r2
 8003bda:	19db      	adds	r3, r3, r7
 8003bdc:	2210      	movs	r2, #16
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	e061      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a61      	ldr	r2, [pc, #388]	; (8003d6c <UART_SetConfig+0x30c>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d106      	bne.n	8003bfa <UART_SetConfig+0x19a>
 8003bec:	231b      	movs	r3, #27
 8003bee:	2220      	movs	r2, #32
 8003bf0:	189b      	adds	r3, r3, r2
 8003bf2:	19db      	adds	r3, r3, r7
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	e055      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a5c      	ldr	r2, [pc, #368]	; (8003d70 <UART_SetConfig+0x310>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d106      	bne.n	8003c12 <UART_SetConfig+0x1b2>
 8003c04:	231b      	movs	r3, #27
 8003c06:	2220      	movs	r2, #32
 8003c08:	189b      	adds	r3, r3, r2
 8003c0a:	19db      	adds	r3, r3, r7
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	701a      	strb	r2, [r3, #0]
 8003c10:	e049      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a50      	ldr	r2, [pc, #320]	; (8003d58 <UART_SetConfig+0x2f8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d13e      	bne.n	8003c9a <UART_SetConfig+0x23a>
 8003c1c:	4b51      	ldr	r3, [pc, #324]	; (8003d64 <UART_SetConfig+0x304>)
 8003c1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c20:	23c0      	movs	r3, #192	; 0xc0
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	4013      	ands	r3, r2
 8003c26:	22c0      	movs	r2, #192	; 0xc0
 8003c28:	0112      	lsls	r2, r2, #4
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d027      	beq.n	8003c7e <UART_SetConfig+0x21e>
 8003c2e:	22c0      	movs	r2, #192	; 0xc0
 8003c30:	0112      	lsls	r2, r2, #4
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d82a      	bhi.n	8003c8c <UART_SetConfig+0x22c>
 8003c36:	2280      	movs	r2, #128	; 0x80
 8003c38:	0112      	lsls	r2, r2, #4
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d011      	beq.n	8003c62 <UART_SetConfig+0x202>
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	0112      	lsls	r2, r2, #4
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d822      	bhi.n	8003c8c <UART_SetConfig+0x22c>
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d004      	beq.n	8003c54 <UART_SetConfig+0x1f4>
 8003c4a:	2280      	movs	r2, #128	; 0x80
 8003c4c:	00d2      	lsls	r2, r2, #3
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d00e      	beq.n	8003c70 <UART_SetConfig+0x210>
 8003c52:	e01b      	b.n	8003c8c <UART_SetConfig+0x22c>
 8003c54:	231b      	movs	r3, #27
 8003c56:	2220      	movs	r2, #32
 8003c58:	189b      	adds	r3, r3, r2
 8003c5a:	19db      	adds	r3, r3, r7
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	e021      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c62:	231b      	movs	r3, #27
 8003c64:	2220      	movs	r2, #32
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	19db      	adds	r3, r3, r7
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	701a      	strb	r2, [r3, #0]
 8003c6e:	e01a      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c70:	231b      	movs	r3, #27
 8003c72:	2220      	movs	r2, #32
 8003c74:	189b      	adds	r3, r3, r2
 8003c76:	19db      	adds	r3, r3, r7
 8003c78:	2204      	movs	r2, #4
 8003c7a:	701a      	strb	r2, [r3, #0]
 8003c7c:	e013      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c7e:	231b      	movs	r3, #27
 8003c80:	2220      	movs	r2, #32
 8003c82:	189b      	adds	r3, r3, r2
 8003c84:	19db      	adds	r3, r3, r7
 8003c86:	2208      	movs	r2, #8
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	e00c      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c8c:	231b      	movs	r3, #27
 8003c8e:	2220      	movs	r2, #32
 8003c90:	189b      	adds	r3, r3, r2
 8003c92:	19db      	adds	r3, r3, r7
 8003c94:	2210      	movs	r2, #16
 8003c96:	701a      	strb	r2, [r3, #0]
 8003c98:	e005      	b.n	8003ca6 <UART_SetConfig+0x246>
 8003c9a:	231b      	movs	r3, #27
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	189b      	adds	r3, r3, r2
 8003ca0:	19db      	adds	r3, r3, r7
 8003ca2:	2210      	movs	r2, #16
 8003ca4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a2b      	ldr	r2, [pc, #172]	; (8003d58 <UART_SetConfig+0x2f8>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d000      	beq.n	8003cb2 <UART_SetConfig+0x252>
 8003cb0:	e0a9      	b.n	8003e06 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003cb2:	231b      	movs	r3, #27
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	19db      	adds	r3, r3, r7
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	2b08      	cmp	r3, #8
 8003cbe:	d015      	beq.n	8003cec <UART_SetConfig+0x28c>
 8003cc0:	dc18      	bgt.n	8003cf4 <UART_SetConfig+0x294>
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d00d      	beq.n	8003ce2 <UART_SetConfig+0x282>
 8003cc6:	dc15      	bgt.n	8003cf4 <UART_SetConfig+0x294>
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <UART_SetConfig+0x272>
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d005      	beq.n	8003cdc <UART_SetConfig+0x27c>
 8003cd0:	e010      	b.n	8003cf4 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cd2:	f7fe fa4b 	bl	800216c <HAL_RCC_GetPCLK1Freq>
 8003cd6:	0003      	movs	r3, r0
 8003cd8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cda:	e014      	b.n	8003d06 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cdc:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <UART_SetConfig+0x314>)
 8003cde:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ce0:	e011      	b.n	8003d06 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ce2:	f7fe f9b7 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8003ce6:	0003      	movs	r3, r0
 8003ce8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cea:	e00c      	b.n	8003d06 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cec:	2380      	movs	r3, #128	; 0x80
 8003cee:	021b      	lsls	r3, r3, #8
 8003cf0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cf2:	e008      	b.n	8003d06 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003cf8:	231a      	movs	r3, #26
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	189b      	adds	r3, r3, r2
 8003cfe:	19db      	adds	r3, r3, r7
 8003d00:	2201      	movs	r2, #1
 8003d02:	701a      	strb	r2, [r3, #0]
        break;
 8003d04:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d100      	bne.n	8003d0e <UART_SetConfig+0x2ae>
 8003d0c:	e14b      	b.n	8003fa6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d12:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <UART_SetConfig+0x318>)
 8003d14:	0052      	lsls	r2, r2, #1
 8003d16:	5ad3      	ldrh	r3, [r2, r3]
 8003d18:	0019      	movs	r1, r3
 8003d1a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d1c:	f7fc f9f2 	bl	8000104 <__udivsi3>
 8003d20:	0003      	movs	r3, r0
 8003d22:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	0013      	movs	r3, r2
 8003d2a:	005b      	lsls	r3, r3, #1
 8003d2c:	189b      	adds	r3, r3, r2
 8003d2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d305      	bcc.n	8003d40 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d91d      	bls.n	8003d7c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003d40:	231a      	movs	r3, #26
 8003d42:	2220      	movs	r2, #32
 8003d44:	189b      	adds	r3, r3, r2
 8003d46:	19db      	adds	r3, r3, r7
 8003d48:	2201      	movs	r2, #1
 8003d4a:	701a      	strb	r2, [r3, #0]
 8003d4c:	e12b      	b.n	8003fa6 <UART_SetConfig+0x546>
 8003d4e:	46c0      	nop			; (mov r8, r8)
 8003d50:	cfff69f3 	.word	0xcfff69f3
 8003d54:	ffffcfff 	.word	0xffffcfff
 8003d58:	40008000 	.word	0x40008000
 8003d5c:	11fff4ff 	.word	0x11fff4ff
 8003d60:	40013800 	.word	0x40013800
 8003d64:	40021000 	.word	0x40021000
 8003d68:	40004400 	.word	0x40004400
 8003d6c:	40004800 	.word	0x40004800
 8003d70:	40004c00 	.word	0x40004c00
 8003d74:	00f42400 	.word	0x00f42400
 8003d78:	080046c8 	.word	0x080046c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d7e:	61bb      	str	r3, [r7, #24]
 8003d80:	2300      	movs	r3, #0
 8003d82:	61fb      	str	r3, [r7, #28]
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d88:	4b92      	ldr	r3, [pc, #584]	; (8003fd4 <UART_SetConfig+0x574>)
 8003d8a:	0052      	lsls	r2, r2, #1
 8003d8c:	5ad3      	ldrh	r3, [r2, r3]
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	2300      	movs	r3, #0
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	69b8      	ldr	r0, [r7, #24]
 8003d9a:	69f9      	ldr	r1, [r7, #28]
 8003d9c:	f7fc fb28 	bl	80003f0 <__aeabi_uldivmod>
 8003da0:	0002      	movs	r2, r0
 8003da2:	000b      	movs	r3, r1
 8003da4:	0e11      	lsrs	r1, r2, #24
 8003da6:	021d      	lsls	r5, r3, #8
 8003da8:	430d      	orrs	r5, r1
 8003daa:	0214      	lsls	r4, r2, #8
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	085b      	lsrs	r3, r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	2300      	movs	r3, #0
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68b8      	ldr	r0, [r7, #8]
 8003dba:	68f9      	ldr	r1, [r7, #12]
 8003dbc:	1900      	adds	r0, r0, r4
 8003dbe:	4169      	adcs	r1, r5
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	603b      	str	r3, [r7, #0]
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	607b      	str	r3, [r7, #4]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f7fc fb0f 	bl	80003f0 <__aeabi_uldivmod>
 8003dd2:	0002      	movs	r2, r0
 8003dd4:	000b      	movs	r3, r1
 8003dd6:	0013      	movs	r3, r2
 8003dd8:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003dda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ddc:	23c0      	movs	r3, #192	; 0xc0
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d309      	bcc.n	8003df8 <UART_SetConfig+0x398>
 8003de4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003de6:	2380      	movs	r3, #128	; 0x80
 8003de8:	035b      	lsls	r3, r3, #13
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d204      	bcs.n	8003df8 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	e0d6      	b.n	8003fa6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003df8:	231a      	movs	r3, #26
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	189b      	adds	r3, r3, r2
 8003dfe:	19db      	adds	r3, r3, r7
 8003e00:	2201      	movs	r2, #1
 8003e02:	701a      	strb	r2, [r3, #0]
 8003e04:	e0cf      	b.n	8003fa6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	69da      	ldr	r2, [r3, #28]
 8003e0a:	2380      	movs	r3, #128	; 0x80
 8003e0c:	021b      	lsls	r3, r3, #8
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d000      	beq.n	8003e14 <UART_SetConfig+0x3b4>
 8003e12:	e070      	b.n	8003ef6 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003e14:	231b      	movs	r3, #27
 8003e16:	2220      	movs	r2, #32
 8003e18:	189b      	adds	r3, r3, r2
 8003e1a:	19db      	adds	r3, r3, r7
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d015      	beq.n	8003e4e <UART_SetConfig+0x3ee>
 8003e22:	dc18      	bgt.n	8003e56 <UART_SetConfig+0x3f6>
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d00d      	beq.n	8003e44 <UART_SetConfig+0x3e4>
 8003e28:	dc15      	bgt.n	8003e56 <UART_SetConfig+0x3f6>
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <UART_SetConfig+0x3d4>
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d005      	beq.n	8003e3e <UART_SetConfig+0x3de>
 8003e32:	e010      	b.n	8003e56 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e34:	f7fe f99a 	bl	800216c <HAL_RCC_GetPCLK1Freq>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e3c:	e014      	b.n	8003e68 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e3e:	4b66      	ldr	r3, [pc, #408]	; (8003fd8 <UART_SetConfig+0x578>)
 8003e40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e42:	e011      	b.n	8003e68 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e44:	f7fe f906 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8003e48:	0003      	movs	r3, r0
 8003e4a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e4c:	e00c      	b.n	8003e68 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	021b      	lsls	r3, r3, #8
 8003e52:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e54:	e008      	b.n	8003e68 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003e56:	2300      	movs	r3, #0
 8003e58:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003e5a:	231a      	movs	r3, #26
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	189b      	adds	r3, r3, r2
 8003e60:	19db      	adds	r3, r3, r7
 8003e62:	2201      	movs	r2, #1
 8003e64:	701a      	strb	r2, [r3, #0]
        break;
 8003e66:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d100      	bne.n	8003e70 <UART_SetConfig+0x410>
 8003e6e:	e09a      	b.n	8003fa6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e74:	4b57      	ldr	r3, [pc, #348]	; (8003fd4 <UART_SetConfig+0x574>)
 8003e76:	0052      	lsls	r2, r2, #1
 8003e78:	5ad3      	ldrh	r3, [r2, r3]
 8003e7a:	0019      	movs	r1, r3
 8003e7c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003e7e:	f7fc f941 	bl	8000104 <__udivsi3>
 8003e82:	0003      	movs	r3, r0
 8003e84:	005a      	lsls	r2, r3, #1
 8003e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	085b      	lsrs	r3, r3, #1
 8003e8c:	18d2      	adds	r2, r2, r3
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	0019      	movs	r1, r3
 8003e94:	0010      	movs	r0, r2
 8003e96:	f7fc f935 	bl	8000104 <__udivsi3>
 8003e9a:	0003      	movs	r3, r0
 8003e9c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea0:	2b0f      	cmp	r3, #15
 8003ea2:	d921      	bls.n	8003ee8 <UART_SetConfig+0x488>
 8003ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ea6:	2380      	movs	r3, #128	; 0x80
 8003ea8:	025b      	lsls	r3, r3, #9
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d21c      	bcs.n	8003ee8 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	200e      	movs	r0, #14
 8003eb4:	2420      	movs	r4, #32
 8003eb6:	1903      	adds	r3, r0, r4
 8003eb8:	19db      	adds	r3, r3, r7
 8003eba:	210f      	movs	r1, #15
 8003ebc:	438a      	bics	r2, r1
 8003ebe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec2:	085b      	lsrs	r3, r3, #1
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	2207      	movs	r2, #7
 8003ec8:	4013      	ands	r3, r2
 8003eca:	b299      	uxth	r1, r3
 8003ecc:	1903      	adds	r3, r0, r4
 8003ece:	19db      	adds	r3, r3, r7
 8003ed0:	1902      	adds	r2, r0, r4
 8003ed2:	19d2      	adds	r2, r2, r7
 8003ed4:	8812      	ldrh	r2, [r2, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	1902      	adds	r2, r0, r4
 8003ee0:	19d2      	adds	r2, r2, r7
 8003ee2:	8812      	ldrh	r2, [r2, #0]
 8003ee4:	60da      	str	r2, [r3, #12]
 8003ee6:	e05e      	b.n	8003fa6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003ee8:	231a      	movs	r3, #26
 8003eea:	2220      	movs	r2, #32
 8003eec:	189b      	adds	r3, r3, r2
 8003eee:	19db      	adds	r3, r3, r7
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	e057      	b.n	8003fa6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ef6:	231b      	movs	r3, #27
 8003ef8:	2220      	movs	r2, #32
 8003efa:	189b      	adds	r3, r3, r2
 8003efc:	19db      	adds	r3, r3, r7
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d015      	beq.n	8003f30 <UART_SetConfig+0x4d0>
 8003f04:	dc18      	bgt.n	8003f38 <UART_SetConfig+0x4d8>
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d00d      	beq.n	8003f26 <UART_SetConfig+0x4c6>
 8003f0a:	dc15      	bgt.n	8003f38 <UART_SetConfig+0x4d8>
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <UART_SetConfig+0x4b6>
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d005      	beq.n	8003f20 <UART_SetConfig+0x4c0>
 8003f14:	e010      	b.n	8003f38 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f16:	f7fe f929 	bl	800216c <HAL_RCC_GetPCLK1Freq>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f1e:	e014      	b.n	8003f4a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f20:	4b2d      	ldr	r3, [pc, #180]	; (8003fd8 <UART_SetConfig+0x578>)
 8003f22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f24:	e011      	b.n	8003f4a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f26:	f7fe f895 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f2e:	e00c      	b.n	8003f4a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f30:	2380      	movs	r3, #128	; 0x80
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f36:	e008      	b.n	8003f4a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003f3c:	231a      	movs	r3, #26
 8003f3e:	2220      	movs	r2, #32
 8003f40:	189b      	adds	r3, r3, r2
 8003f42:	19db      	adds	r3, r3, r7
 8003f44:	2201      	movs	r2, #1
 8003f46:	701a      	strb	r2, [r3, #0]
        break;
 8003f48:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d02a      	beq.n	8003fa6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f54:	4b1f      	ldr	r3, [pc, #124]	; (8003fd4 <UART_SetConfig+0x574>)
 8003f56:	0052      	lsls	r2, r2, #1
 8003f58:	5ad3      	ldrh	r3, [r2, r3]
 8003f5a:	0019      	movs	r1, r3
 8003f5c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003f5e:	f7fc f8d1 	bl	8000104 <__udivsi3>
 8003f62:	0003      	movs	r3, r0
 8003f64:	001a      	movs	r2, r3
 8003f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	085b      	lsrs	r3, r3, #1
 8003f6c:	18d2      	adds	r2, r2, r3
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	0019      	movs	r1, r3
 8003f74:	0010      	movs	r0, r2
 8003f76:	f7fc f8c5 	bl	8000104 <__udivsi3>
 8003f7a:	0003      	movs	r3, r0
 8003f7c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f80:	2b0f      	cmp	r3, #15
 8003f82:	d90a      	bls.n	8003f9a <UART_SetConfig+0x53a>
 8003f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f86:	2380      	movs	r3, #128	; 0x80
 8003f88:	025b      	lsls	r3, r3, #9
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d205      	bcs.n	8003f9a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	60da      	str	r2, [r3, #12]
 8003f98:	e005      	b.n	8003fa6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003f9a:	231a      	movs	r3, #26
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	189b      	adds	r3, r3, r2
 8003fa0:	19db      	adds	r3, r3, r7
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	226a      	movs	r2, #106	; 0x6a
 8003faa:	2101      	movs	r1, #1
 8003fac:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	2268      	movs	r2, #104	; 0x68
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb8:	2200      	movs	r2, #0
 8003fba:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003fc2:	231a      	movs	r3, #26
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	189b      	adds	r3, r3, r2
 8003fc8:	19db      	adds	r3, r3, r7
 8003fca:	781b      	ldrb	r3, [r3, #0]
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b010      	add	sp, #64	; 0x40
 8003fd2:	bdb0      	pop	{r4, r5, r7, pc}
 8003fd4:	080046c8 	.word	0x080046c8
 8003fd8:	00f42400 	.word	0x00f42400

08003fdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe8:	2201      	movs	r2, #1
 8003fea:	4013      	ands	r3, r2
 8003fec:	d00b      	beq.n	8004006 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4a4a      	ldr	r2, [pc, #296]	; (8004120 <UART_AdvFeatureConfig+0x144>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	0019      	movs	r1, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400a:	2202      	movs	r2, #2
 800400c:	4013      	ands	r3, r2
 800400e:	d00b      	beq.n	8004028 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	4a43      	ldr	r2, [pc, #268]	; (8004124 <UART_AdvFeatureConfig+0x148>)
 8004018:	4013      	ands	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	430a      	orrs	r2, r1
 8004026:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402c:	2204      	movs	r2, #4
 800402e:	4013      	ands	r3, r2
 8004030:	d00b      	beq.n	800404a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	4a3b      	ldr	r2, [pc, #236]	; (8004128 <UART_AdvFeatureConfig+0x14c>)
 800403a:	4013      	ands	r3, r2
 800403c:	0019      	movs	r1, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404e:	2208      	movs	r2, #8
 8004050:	4013      	ands	r3, r2
 8004052:	d00b      	beq.n	800406c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4a34      	ldr	r2, [pc, #208]	; (800412c <UART_AdvFeatureConfig+0x150>)
 800405c:	4013      	ands	r3, r2
 800405e:	0019      	movs	r1, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004070:	2210      	movs	r2, #16
 8004072:	4013      	ands	r3, r2
 8004074:	d00b      	beq.n	800408e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	4a2c      	ldr	r2, [pc, #176]	; (8004130 <UART_AdvFeatureConfig+0x154>)
 800407e:	4013      	ands	r3, r2
 8004080:	0019      	movs	r1, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	2220      	movs	r2, #32
 8004094:	4013      	ands	r3, r2
 8004096:	d00b      	beq.n	80040b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	4a25      	ldr	r2, [pc, #148]	; (8004134 <UART_AdvFeatureConfig+0x158>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	0019      	movs	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b4:	2240      	movs	r2, #64	; 0x40
 80040b6:	4013      	ands	r3, r2
 80040b8:	d01d      	beq.n	80040f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a1d      	ldr	r2, [pc, #116]	; (8004138 <UART_AdvFeatureConfig+0x15c>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	0019      	movs	r1, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040d6:	2380      	movs	r3, #128	; 0x80
 80040d8:	035b      	lsls	r3, r3, #13
 80040da:	429a      	cmp	r2, r3
 80040dc:	d10b      	bne.n	80040f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	4a15      	ldr	r2, [pc, #84]	; (800413c <UART_AdvFeatureConfig+0x160>)
 80040e6:	4013      	ands	r3, r2
 80040e8:	0019      	movs	r1, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fa:	2280      	movs	r2, #128	; 0x80
 80040fc:	4013      	ands	r3, r2
 80040fe:	d00b      	beq.n	8004118 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	4a0e      	ldr	r2, [pc, #56]	; (8004140 <UART_AdvFeatureConfig+0x164>)
 8004108:	4013      	ands	r3, r2
 800410a:	0019      	movs	r1, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	605a      	str	r2, [r3, #4]
  }
}
 8004118:	46c0      	nop			; (mov r8, r8)
 800411a:	46bd      	mov	sp, r7
 800411c:	b002      	add	sp, #8
 800411e:	bd80      	pop	{r7, pc}
 8004120:	fffdffff 	.word	0xfffdffff
 8004124:	fffeffff 	.word	0xfffeffff
 8004128:	fffbffff 	.word	0xfffbffff
 800412c:	ffff7fff 	.word	0xffff7fff
 8004130:	ffffefff 	.word	0xffffefff
 8004134:	ffffdfff 	.word	0xffffdfff
 8004138:	ffefffff 	.word	0xffefffff
 800413c:	ff9fffff 	.word	0xff9fffff
 8004140:	fff7ffff 	.word	0xfff7ffff

08004144 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af02      	add	r7, sp, #8
 800414a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2290      	movs	r2, #144	; 0x90
 8004150:	2100      	movs	r1, #0
 8004152:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004154:	f7fd f866 	bl	8001224 <HAL_GetTick>
 8004158:	0003      	movs	r3, r0
 800415a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2208      	movs	r2, #8
 8004164:	4013      	ands	r3, r2
 8004166:	2b08      	cmp	r3, #8
 8004168:	d10c      	bne.n	8004184 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2280      	movs	r2, #128	; 0x80
 800416e:	0391      	lsls	r1, r2, #14
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4a1a      	ldr	r2, [pc, #104]	; (80041dc <UART_CheckIdleState+0x98>)
 8004174:	9200      	str	r2, [sp, #0]
 8004176:	2200      	movs	r2, #0
 8004178:	f000 f832 	bl	80041e0 <UART_WaitOnFlagUntilTimeout>
 800417c:	1e03      	subs	r3, r0, #0
 800417e:	d001      	beq.n	8004184 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e026      	b.n	80041d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2204      	movs	r2, #4
 800418c:	4013      	ands	r3, r2
 800418e:	2b04      	cmp	r3, #4
 8004190:	d10c      	bne.n	80041ac <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2280      	movs	r2, #128	; 0x80
 8004196:	03d1      	lsls	r1, r2, #15
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4a10      	ldr	r2, [pc, #64]	; (80041dc <UART_CheckIdleState+0x98>)
 800419c:	9200      	str	r2, [sp, #0]
 800419e:	2200      	movs	r2, #0
 80041a0:	f000 f81e 	bl	80041e0 <UART_WaitOnFlagUntilTimeout>
 80041a4:	1e03      	subs	r3, r0, #0
 80041a6:	d001      	beq.n	80041ac <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e012      	b.n	80041d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2288      	movs	r2, #136	; 0x88
 80041b0:	2120      	movs	r1, #32
 80041b2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	228c      	movs	r2, #140	; 0x8c
 80041b8:	2120      	movs	r1, #32
 80041ba:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2284      	movs	r2, #132	; 0x84
 80041cc:	2100      	movs	r1, #0
 80041ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	0018      	movs	r0, r3
 80041d4:	46bd      	mov	sp, r7
 80041d6:	b004      	add	sp, #16
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	01ffffff 	.word	0x01ffffff

080041e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b094      	sub	sp, #80	; 0x50
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	603b      	str	r3, [r7, #0]
 80041ec:	1dfb      	adds	r3, r7, #7
 80041ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f0:	e0a7      	b.n	8004342 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041f4:	3301      	adds	r3, #1
 80041f6:	d100      	bne.n	80041fa <UART_WaitOnFlagUntilTimeout+0x1a>
 80041f8:	e0a3      	b.n	8004342 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fa:	f7fd f813 	bl	8001224 <HAL_GetTick>
 80041fe:	0002      	movs	r2, r0
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004206:	429a      	cmp	r2, r3
 8004208:	d302      	bcc.n	8004210 <UART_WaitOnFlagUntilTimeout+0x30>
 800420a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800420c:	2b00      	cmp	r3, #0
 800420e:	d13f      	bne.n	8004290 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004210:	f3ef 8310 	mrs	r3, PRIMASK
 8004214:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004216:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004218:	647b      	str	r3, [r7, #68]	; 0x44
 800421a:	2301      	movs	r3, #1
 800421c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004220:	f383 8810 	msr	PRIMASK, r3
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	494e      	ldr	r1, [pc, #312]	; (800436c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004232:	400a      	ands	r2, r1
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004238:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423c:	f383 8810 	msr	PRIMASK, r3
}
 8004240:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004242:	f3ef 8310 	mrs	r3, PRIMASK
 8004246:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800424a:	643b      	str	r3, [r7, #64]	; 0x40
 800424c:	2301      	movs	r3, #1
 800424e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004252:	f383 8810 	msr	PRIMASK, r3
}
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689a      	ldr	r2, [r3, #8]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2101      	movs	r1, #1
 8004264:	438a      	bics	r2, r1
 8004266:	609a      	str	r2, [r3, #8]
 8004268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800426a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800426e:	f383 8810 	msr	PRIMASK, r3
}
 8004272:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2288      	movs	r2, #136	; 0x88
 8004278:	2120      	movs	r1, #32
 800427a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	228c      	movs	r2, #140	; 0x8c
 8004280:	2120      	movs	r1, #32
 8004282:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2284      	movs	r2, #132	; 0x84
 8004288:	2100      	movs	r1, #0
 800428a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e069      	b.n	8004364 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2204      	movs	r2, #4
 8004298:	4013      	ands	r3, r2
 800429a:	d052      	beq.n	8004342 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	69da      	ldr	r2, [r3, #28]
 80042a2:	2380      	movs	r3, #128	; 0x80
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	401a      	ands	r2, r3
 80042a8:	2380      	movs	r3, #128	; 0x80
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d148      	bne.n	8004342 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2280      	movs	r2, #128	; 0x80
 80042b6:	0112      	lsls	r2, r2, #4
 80042b8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ba:	f3ef 8310 	mrs	r3, PRIMASK
 80042be:	613b      	str	r3, [r7, #16]
  return(result);
 80042c0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80042c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042c4:	2301      	movs	r3, #1
 80042c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f383 8810 	msr	PRIMASK, r3
}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4924      	ldr	r1, [pc, #144]	; (800436c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80042dc:	400a      	ands	r2, r1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f383 8810 	msr	PRIMASK, r3
}
 80042ea:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ec:	f3ef 8310 	mrs	r3, PRIMASK
 80042f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80042f2:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80042f6:	2301      	movs	r3, #1
 80042f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	f383 8810 	msr	PRIMASK, r3
}
 8004300:	46c0      	nop			; (mov r8, r8)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2101      	movs	r1, #1
 800430e:	438a      	bics	r2, r1
 8004310:	609a      	str	r2, [r3, #8]
 8004312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004314:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	f383 8810 	msr	PRIMASK, r3
}
 800431c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2288      	movs	r2, #136	; 0x88
 8004322:	2120      	movs	r1, #32
 8004324:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	228c      	movs	r2, #140	; 0x8c
 800432a:	2120      	movs	r1, #32
 800432c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2290      	movs	r2, #144	; 0x90
 8004332:	2120      	movs	r1, #32
 8004334:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2284      	movs	r2, #132	; 0x84
 800433a:	2100      	movs	r1, #0
 800433c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e010      	b.n	8004364 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	4013      	ands	r3, r2
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	425a      	negs	r2, r3
 8004352:	4153      	adcs	r3, r2
 8004354:	b2db      	uxtb	r3, r3
 8004356:	001a      	movs	r2, r3
 8004358:	1dfb      	adds	r3, r7, #7
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	429a      	cmp	r2, r3
 800435e:	d100      	bne.n	8004362 <UART_WaitOnFlagUntilTimeout+0x182>
 8004360:	e747      	b.n	80041f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	0018      	movs	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	b014      	add	sp, #80	; 0x50
 800436a:	bd80      	pop	{r7, pc}
 800436c:	fffffe5f 	.word	0xfffffe5f

08004370 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2284      	movs	r2, #132	; 0x84
 800437c:	5c9b      	ldrb	r3, [r3, r2]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <HAL_UARTEx_DisableFifoMode+0x16>
 8004382:	2302      	movs	r3, #2
 8004384:	e027      	b.n	80043d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2284      	movs	r2, #132	; 0x84
 800438a:	2101      	movs	r1, #1
 800438c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2288      	movs	r2, #136	; 0x88
 8004392:	2124      	movs	r1, #36	; 0x24
 8004394:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2101      	movs	r1, #1
 80043aa:	438a      	bics	r2, r1
 80043ac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a0b      	ldr	r2, [pc, #44]	; (80043e0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2288      	movs	r2, #136	; 0x88
 80043c8:	2120      	movs	r1, #32
 80043ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2284      	movs	r2, #132	; 0x84
 80043d0:	2100      	movs	r1, #0
 80043d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b004      	add	sp, #16
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	dfffffff 	.word	0xdfffffff

080043e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2284      	movs	r2, #132	; 0x84
 80043f2:	5c9b      	ldrb	r3, [r3, r2]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d101      	bne.n	80043fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e02e      	b.n	800445a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2284      	movs	r2, #132	; 0x84
 8004400:	2101      	movs	r1, #1
 8004402:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2288      	movs	r2, #136	; 0x88
 8004408:	2124      	movs	r1, #36	; 0x24
 800440a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2101      	movs	r1, #1
 8004420:	438a      	bics	r2, r1
 8004422:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	08d9      	lsrs	r1, r3, #3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	0018      	movs	r0, r3
 800443c:	f000 f854 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2288      	movs	r2, #136	; 0x88
 800444c:	2120      	movs	r1, #32
 800444e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2284      	movs	r2, #132	; 0x84
 8004454:	2100      	movs	r1, #0
 8004456:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	0018      	movs	r0, r3
 800445c:	46bd      	mov	sp, r7
 800445e:	b004      	add	sp, #16
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2284      	movs	r2, #132	; 0x84
 8004472:	5c9b      	ldrb	r3, [r3, r2]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004478:	2302      	movs	r3, #2
 800447a:	e02f      	b.n	80044dc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2284      	movs	r2, #132	; 0x84
 8004480:	2101      	movs	r1, #1
 8004482:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2288      	movs	r2, #136	; 0x88
 8004488:	2124      	movs	r1, #36	; 0x24
 800448a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2101      	movs	r1, #1
 80044a0:	438a      	bics	r2, r1
 80044a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	4a0e      	ldr	r2, [pc, #56]	; (80044e4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	0019      	movs	r1, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	0018      	movs	r0, r3
 80044be:	f000 f813 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2288      	movs	r2, #136	; 0x88
 80044ce:	2120      	movs	r1, #32
 80044d0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2284      	movs	r2, #132	; 0x84
 80044d6:	2100      	movs	r1, #0
 80044d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	0018      	movs	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	b004      	add	sp, #16
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	f1ffffff 	.word	0xf1ffffff

080044e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80044e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d108      	bne.n	800450a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	226a      	movs	r2, #106	; 0x6a
 80044fc:	2101      	movs	r1, #1
 80044fe:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2268      	movs	r2, #104	; 0x68
 8004504:	2101      	movs	r1, #1
 8004506:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004508:	e043      	b.n	8004592 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800450a:	260f      	movs	r6, #15
 800450c:	19bb      	adds	r3, r7, r6
 800450e:	2208      	movs	r2, #8
 8004510:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004512:	200e      	movs	r0, #14
 8004514:	183b      	adds	r3, r7, r0
 8004516:	2208      	movs	r2, #8
 8004518:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	0e5b      	lsrs	r3, r3, #25
 8004522:	b2da      	uxtb	r2, r3
 8004524:	240d      	movs	r4, #13
 8004526:	193b      	adds	r3, r7, r4
 8004528:	2107      	movs	r1, #7
 800452a:	400a      	ands	r2, r1
 800452c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	0f5b      	lsrs	r3, r3, #29
 8004536:	b2da      	uxtb	r2, r3
 8004538:	250c      	movs	r5, #12
 800453a:	197b      	adds	r3, r7, r5
 800453c:	2107      	movs	r1, #7
 800453e:	400a      	ands	r2, r1
 8004540:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004542:	183b      	adds	r3, r7, r0
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	197a      	adds	r2, r7, r5
 8004548:	7812      	ldrb	r2, [r2, #0]
 800454a:	4914      	ldr	r1, [pc, #80]	; (800459c <UARTEx_SetNbDataToProcess+0xb4>)
 800454c:	5c8a      	ldrb	r2, [r1, r2]
 800454e:	435a      	muls	r2, r3
 8004550:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004552:	197b      	adds	r3, r7, r5
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	4a12      	ldr	r2, [pc, #72]	; (80045a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004558:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800455a:	0019      	movs	r1, r3
 800455c:	f7fb fe5c 	bl	8000218 <__divsi3>
 8004560:	0003      	movs	r3, r0
 8004562:	b299      	uxth	r1, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	226a      	movs	r2, #106	; 0x6a
 8004568:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800456a:	19bb      	adds	r3, r7, r6
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	193a      	adds	r2, r7, r4
 8004570:	7812      	ldrb	r2, [r2, #0]
 8004572:	490a      	ldr	r1, [pc, #40]	; (800459c <UARTEx_SetNbDataToProcess+0xb4>)
 8004574:	5c8a      	ldrb	r2, [r1, r2]
 8004576:	435a      	muls	r2, r3
 8004578:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800457a:	193b      	adds	r3, r7, r4
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	4a08      	ldr	r2, [pc, #32]	; (80045a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004580:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004582:	0019      	movs	r1, r3
 8004584:	f7fb fe48 	bl	8000218 <__divsi3>
 8004588:	0003      	movs	r3, r0
 800458a:	b299      	uxth	r1, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2268      	movs	r2, #104	; 0x68
 8004590:	5299      	strh	r1, [r3, r2]
}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	46bd      	mov	sp, r7
 8004596:	b005      	add	sp, #20
 8004598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	080046e0 	.word	0x080046e0
 80045a0:	080046e8 	.word	0x080046e8

080045a4 <__libc_init_array>:
 80045a4:	b570      	push	{r4, r5, r6, lr}
 80045a6:	2600      	movs	r6, #0
 80045a8:	4d0c      	ldr	r5, [pc, #48]	; (80045dc <__libc_init_array+0x38>)
 80045aa:	4c0d      	ldr	r4, [pc, #52]	; (80045e0 <__libc_init_array+0x3c>)
 80045ac:	1b64      	subs	r4, r4, r5
 80045ae:	10a4      	asrs	r4, r4, #2
 80045b0:	42a6      	cmp	r6, r4
 80045b2:	d109      	bne.n	80045c8 <__libc_init_array+0x24>
 80045b4:	2600      	movs	r6, #0
 80045b6:	f000 f821 	bl	80045fc <_init>
 80045ba:	4d0a      	ldr	r5, [pc, #40]	; (80045e4 <__libc_init_array+0x40>)
 80045bc:	4c0a      	ldr	r4, [pc, #40]	; (80045e8 <__libc_init_array+0x44>)
 80045be:	1b64      	subs	r4, r4, r5
 80045c0:	10a4      	asrs	r4, r4, #2
 80045c2:	42a6      	cmp	r6, r4
 80045c4:	d105      	bne.n	80045d2 <__libc_init_array+0x2e>
 80045c6:	bd70      	pop	{r4, r5, r6, pc}
 80045c8:	00b3      	lsls	r3, r6, #2
 80045ca:	58eb      	ldr	r3, [r5, r3]
 80045cc:	4798      	blx	r3
 80045ce:	3601      	adds	r6, #1
 80045d0:	e7ee      	b.n	80045b0 <__libc_init_array+0xc>
 80045d2:	00b3      	lsls	r3, r6, #2
 80045d4:	58eb      	ldr	r3, [r5, r3]
 80045d6:	4798      	blx	r3
 80045d8:	3601      	adds	r6, #1
 80045da:	e7f2      	b.n	80045c2 <__libc_init_array+0x1e>
 80045dc:	080046f8 	.word	0x080046f8
 80045e0:	080046f8 	.word	0x080046f8
 80045e4:	080046f8 	.word	0x080046f8
 80045e8:	080046fc 	.word	0x080046fc

080045ec <memset>:
 80045ec:	0003      	movs	r3, r0
 80045ee:	1882      	adds	r2, r0, r2
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d100      	bne.n	80045f6 <memset+0xa>
 80045f4:	4770      	bx	lr
 80045f6:	7019      	strb	r1, [r3, #0]
 80045f8:	3301      	adds	r3, #1
 80045fa:	e7f9      	b.n	80045f0 <memset+0x4>

080045fc <_init>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr

08004608 <_fini>:
 8004608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800460e:	bc08      	pop	{r3}
 8004610:	469e      	mov	lr, r3
 8004612:	4770      	bx	lr
