# RISC Pipelined CPU
Makefile 

For the IMEM Creation using OpenRam consider:
https://github.com/VLSIDA/OpenRAM/blob/stable/docs/source/basic_rom_usage.md
and creating a binary of the instructions/data that I need

# How to run and update verilator.f/Makefile
Requires oss-cad-suite to be downloaded
And GTKWave

Add to PATH

Update Verilator.f file as well as the Makefile

Add all dependecies to verilator.f

Packages first!

make all