{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680776425695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680776425696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:20:25 2023 " "Processing started: Thu Apr 06 12:20:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680776425696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776425696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RotaryEncoder -c RotaryEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RotaryEncoder -c RotaryEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776425696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680776426059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680776426059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencydivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-arch " "Found design unit 1: FrequencyDivider-arch" {  } { { "FrequencyDivider.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/FrequencyDivider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435289 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/FrequencyDivider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotaryencodertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotaryencodertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RotaryEncoderTest-arch " "Found design unit 1: RotaryEncoderTest-arch" {  } { { "RotaryEncoderTest.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/RotaryEncoderTest.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435289 ""} { "Info" "ISGN_ENTITY_NAME" "1 RotaryEncoderTest " "Found entity 1: RotaryEncoderTest" {  } { { "RotaryEncoderTest.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/RotaryEncoderTest.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synrotaryencodercounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synrotaryencodercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SynRotaryEncoderCounter-Arch " "Found design unit 1: SynRotaryEncoderCounter-Arch" {  } { { "SynRotaryEncoderCounter.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoderCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SynRotaryEncoderCounter " "Found entity 1: SynRotaryEncoderCounter" {  } { { "SynRotaryEncoderCounter.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoderCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synrotaryencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synrotaryencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SynRotaryEncoder-Arch " "Found design unit 1: SynRotaryEncoder-Arch" {  } { { "SynRotaryEncoder.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435294 ""} { "Info" "ISGN_ENTITY_NAME" "1 SynRotaryEncoder " "Found entity 1: SynRotaryEncoder" {  } { { "SynRotaryEncoder.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotaryencodercounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotaryencodercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RotaryEncoderCounter-Arch " "Found design unit 1: RotaryEncoderCounter-Arch" {  } { { "RotaryEncoderCounter.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/RotaryEncoderCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435296 ""} { "Info" "ISGN_ENTITY_NAME" "1 RotaryEncoderCounter " "Found entity 1: RotaryEncoderCounter" {  } { { "RotaryEncoderCounter.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/RotaryEncoderCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-Arch " "Found design unit 1: DFlipFlop-Arch" {  } { { "DFlipFlop.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/DFlipFlop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435297 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/DFlipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680776435297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776435297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SynRotaryEncoderCounter " "Elaborating entity \"SynRotaryEncoderCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680776435333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:RO_CLK_cleaned " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:RO_CLK_cleaned\"" {  } { { "SynRotaryEncoderCounter.vhd" "RO_CLK_cleaned" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoderCounter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680776435341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotaryEncoderCounter RotaryEncoderCounter:RotaryEncoderCounter_inst " "Elaborating entity \"RotaryEncoderCounter\" for hierarchy \"RotaryEncoderCounter:RotaryEncoderCounter_inst\"" {  } { { "SynRotaryEncoderCounter.vhd" "RotaryEncoderCounter_inst" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoderCounter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680776435342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680776435836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680776436440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680776436440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW " "No output dependent on input pin \"SW\"" {  } { { "SynRotaryEncoderCounter.vhd" "" { Text "C:/Users/pret/Documents/Code/Electronics/RotaryEncoder/SynRotaryEncoderCounter.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680776436570 "|SynRotaryEncoderCounter|SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680776436570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680776436570 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680776436570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680776436570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680776436570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680776436601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:20:36 2023 " "Processing ended: Thu Apr 06 12:20:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680776436601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680776436601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680776436601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680776436601 ""}
