Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Apr  7 12:08:18 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file echo_timing_summary_routed.rpt -pb echo_timing_summary_routed.pb -rpx echo_timing_summary_routed.rpx -warn_on_violation
| Design       : echo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               10          
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.385        0.000                      0                 3945        0.025        0.000                      0                 3945        9.020        0.000                       0                  3967  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            13.385        0.000                      0                 3945        0.025        0.000                      0                 3945        9.020        0.000                       0                  3967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 3.055ns (46.259%)  route 3.549ns (53.741%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.826    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.940 r  gain_inst/dout_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.940    gain_inst/dout_reg[17]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.274 r  gain_inst/dout_reg[20]_i_7/O[1]
                         net (fo=2, routed)           0.571     9.845    delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_5[1]
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.295    10.140 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_8/O
                         net (fo=3, routed)           0.485    10.625    delayline_inst/delay_gen[4798].delay_inst/dout_reg[14]_2
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.328    10.953 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_2/O
                         net (fo=1, routed)           0.483    11.436    gain_inst/dout_reg[20]_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.973 r  gain_inst/dout_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.973    gain_inst/multOp[20]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433    25.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[20]/C
                         clock pessimism              0.273    25.331    
                         clock uncertainty           -0.035    25.296    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.062    25.358    gain_inst/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.449ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 3.122ns (47.741%)  route 3.417ns (52.259%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.826    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.139 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.740    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.039 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.846    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.177 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.177    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  gain_inst/dout_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    gain_inst/dout_reg[17]_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.909 r  gain_inst/dout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.909    gain_inst/multOp[19]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433    25.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[19]/C
                         clock pessimism              0.273    25.331    
                         clock uncertainty           -0.035    25.296    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.062    25.358    gain_inst/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                 13.449    

Slack (MET) :             13.560ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.011ns (46.839%)  route 3.417ns (53.161%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 25.059 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.826    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.139 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.740    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.039 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.846    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.177 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.177    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  gain_inst/dout_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    gain_inst/dout_reg[17]_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.798 r  gain_inst/dout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.798    gain_inst/multOp[18]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433    25.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[18]/C
                         clock pessimism              0.273    25.331    
                         clock uncertainty           -0.035    25.296    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.062    25.358    gain_inst/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 13.560    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.960ns (47.978%)  route 3.209ns (52.022%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.580    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303     9.883 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.549    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.673    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.205 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.205    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.539 r  gain_inst/dout_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.539    gain_inst/multOp[15]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434    25.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[15]/C
                         clock pessimism              0.273    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.062    25.359    gain_inst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.830ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.742ns (44.517%)  route 3.417ns (55.483%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.826    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.139 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.740    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.039 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.846    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.177 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.177    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.529 r  gain_inst/dout_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.529    gain_inst/multOp[17]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434    25.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[17]/C
                         clock pessimism              0.273    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.062    25.359    gain_inst/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                 13.830    

Slack (MET) :             13.915ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.865ns (47.165%)  route 3.209ns (52.835%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.580    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303     9.883 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.549    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.673    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.205 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.205    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.444 r  gain_inst/dout_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.444    gain_inst/multOp[16]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434    25.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[16]/C
                         clock pessimism              0.273    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.062    25.359    gain_inst/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 13.915    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 2.849ns (47.025%)  route 3.209ns (52.975%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.580    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303     9.883 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.549    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.673    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.205 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.205    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.428 r  gain_inst/dout_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.428    gain_inst/multOp[14]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434    25.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[14]/C
                         clock pessimism              0.273    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.062    25.359    gain_inst/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.700ns (45.689%)  route 3.209ns (54.311%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.580    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303     9.883 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.549    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.673    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.279 r  gain_inst/dout_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.279    gain_inst/multOp[13]
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.435    25.061    gain_inst/CLK
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[13]/C
                         clock pessimism              0.273    25.333    
                         clock uncertainty           -0.035    25.298    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.062    25.360    gain_inst/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.140ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.641ns (45.142%)  route 3.209ns (54.858%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.550     5.369    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[7]/Q
                         net (fo=10, routed)          1.084     6.910    delayline_inst/delay_gen[4798].delay_inst/Q[7]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.060 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_19/O
                         net (fo=1, routed)           0.926     7.985    gain_inst/dout_reg[9]_i_10_3
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.311 r  gain_inst/dout[9]_i_15/O
                         net (fo=1, routed)           0.000     8.311    gain_inst/dout[9]_i_15_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.712 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.712    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.580    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303     9.883 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.549    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.673 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.673    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.220 r  gain_inst/dout_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.220    gain_inst/multOp[12]
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.435    25.061    gain_inst/CLK
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[12]/C
                         clock pessimism              0.273    25.333    
                         clock uncertainty           -0.035    25.298    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.062    25.360    gain_inst/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                 14.140    

Slack (MET) :             14.248ns  (required time - arrival time)
  Source:                 delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gain_inst/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.736ns (47.668%)  route 3.004ns (52.332%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.553     5.372    delayline_inst/delay_gen[4798].delay_inst/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  delayline_inst/delay_gen[4798].delay_inst/dout_reg[5]/Q
                         net (fo=10, routed)          0.926     6.754    delayline_inst/delay_gen[4798].delay_inst/Q[5]
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.150     6.904 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_21/O
                         net (fo=1, routed)           0.821     7.725    gain_inst/dout_reg[9]_i_10_1
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.328     8.053 r  gain_inst/dout[9]_i_17/O
                         net (fo=1, routed)           0.000     8.053    gain_inst/dout[9]_i_17_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.693 r  gain_inst/dout_reg[9]_i_10/O[3]
                         net (fo=2, routed)           0.462     9.156    delayline_inst/delay_gen[4798].delay_inst/O[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.306     9.462 r  delayline_inst/delay_gen[4798].delay_inst/dout[9]_i_3/O
                         net (fo=2, routed)           0.794    10.256    gain_inst/dout_reg[9]_0[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.380 r  gain_inst/dout[9]_i_7/O
                         net (fo=1, routed)           0.000    10.380    gain_inst/dout[9]_i_7_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.778 r  gain_inst/dout_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    gain_inst/dout_reg[9]_i_1_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.112 r  gain_inst/dout_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.112    gain_inst/multOp[11]
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.435    25.061    gain_inst/CLK
    SLICE_X48Y61         FDRE                                         r  gain_inst/dout_reg[11]/C
                         clock pessimism              0.273    25.333    
                         clock uncertainty           -0.035    25.298    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)        0.062    25.360    gain_inst/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                 14.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_859_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_860_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.540%)  route 0.153ns (54.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.559     1.605    delayline_inst/clk_IBUF_BUFG
    SLICE_X37Y95         FDRE                                         r  delayline_inst/delay_gen_r_859_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.128     1.733 r  delayline_inst/delay_gen_r_859_r/Q
                         net (fo=1, routed)           0.153     1.886    delayline_inst/delay_gen_r_859_r_n_0
    SLICE_X35Y95         FDRE                                         r  delayline_inst/delay_gen_r_860_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  delayline_inst/delay_gen_r_860_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)        -0.007     1.860    delayline_inst/delay_gen_r_860_r
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_1010_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_1011_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.127%)  route 0.156ns (54.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.559     1.605    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  delayline_inst/delay_gen_r_1010_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.128     1.733 r  delayline_inst/delay_gen_r_1010_r/Q
                         net (fo=1, routed)           0.156     1.888    delayline_inst/delay_gen_r_1010_r_n_0
    SLICE_X35Y94         FDRE                                         r  delayline_inst/delay_gen_r_1011_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y94         FDRE                                         r  delayline_inst/delay_gen_r_1011_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)        -0.007     1.860    delayline_inst/delay_gen_r_1011_r
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_831_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_832_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.140%)  route 0.162ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.557     1.603    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  delayline_inst/delay_gen_r_831_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  delayline_inst/delay_gen_r_831_r/Q
                         net (fo=1, routed)           0.162     1.893    delayline_inst/delay_gen_r_831_r_n_0
    SLICE_X36Y92         FDRE                                         r  delayline_inst/delay_gen_r_832_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  delayline_inst/delay_gen_r_832_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)        -0.007     1.860    delayline_inst/delay_gen_r_832_r
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_970_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_971_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.140%)  route 0.162ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.557     1.603    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  delayline_inst/delay_gen_r_970_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.128     1.731 r  delayline_inst/delay_gen_r_970_r/Q
                         net (fo=1, routed)           0.162     1.893    delayline_inst/delay_gen_r_970_r_n_0
    SLICE_X36Y91         FDRE                                         r  delayline_inst/delay_gen_r_971_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.826     2.126    delayline_inst/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  delayline_inst/delay_gen_r_971_r/C
                         clock pessimism             -0.259     1.867    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)        -0.007     1.860    delayline_inst/delay_gen_r_971_r
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[1646].delay_inst/dout_reg[11]_srl32___delay_gen_r_1645/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[1678].delay_inst/dout_reg[11]_srl32___delay_gen_r_1677/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.378ns (68.348%)  route 0.175ns (31.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.563     1.609    delayline_inst/delay_gen[1646].delay_inst/clk_IBUF_BUFG
    SLICE_X52Y99         SRLC32E                                      r  delayline_inst/delay_gen[1646].delay_inst/dout_reg[11]_srl32___delay_gen_r_1645/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.987 r  delayline_inst/delay_gen[1646].delay_inst/dout_reg[11]_srl32___delay_gen_r_1645/Q31
                         net (fo=1, routed)           0.175     2.162    delayline_inst/delay_gen[1678].delay_inst/dout_reg[11]_srl32___delay_gen_r_1709
    SLICE_X52Y101        SRLC32E                                      r  delayline_inst/delay_gen[1678].delay_inst/dout_reg[11]_srl32___delay_gen_r_1677/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.918     2.218    delayline_inst/delay_gen[1678].delay_inst/clk_IBUF_BUFG
    SLICE_X52Y101        SRLC32E                                      r  delayline_inst/delay_gen[1678].delay_inst/dout_reg[11]_srl32___delay_gen_r_1677/CLK
                         clock pessimism             -0.259     1.959    
    SLICE_X52Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     2.081    delayline_inst/delay_gen[1678].delay_inst/dout_reg[11]_srl32___delay_gen_r_1677
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_190_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_191_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.358%)  route 0.170ns (54.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.642     1.688    delayline_inst/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  delayline_inst/delay_gen_r_190_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  delayline_inst/delay_gen_r_190_r/Q
                         net (fo=1, routed)           0.170     1.999    delayline_inst/delay_gen_r_190_r_n_0
    SLICE_X29Y99         FDRE                                         r  delayline_inst/delay_gen_r_191_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.830     2.129    delayline_inst/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  delayline_inst/delay_gen_r_191_r/C
                         clock pessimism             -0.259     1.870    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.046     1.916    delayline_inst/delay_gen_r_191_r
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[575].delay_inst/dout_reg[12]_srl32___delay_gen_r_2972/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[607].delay_inst/dout_reg[12]_srl32___delay_gen_r_3004/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.378ns (67.570%)  route 0.181ns (32.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.559     1.605    delayline_inst/delay_gen[575].delay_inst/clk_IBUF_BUFG
    SLICE_X34Y99         SRLC32E                                      r  delayline_inst/delay_gen[575].delay_inst/dout_reg[12]_srl32___delay_gen_r_2972/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.983 r  delayline_inst/delay_gen[575].delay_inst/dout_reg[12]_srl32___delay_gen_r_2972/Q31
                         net (fo=1, routed)           0.181     2.164    delayline_inst/delay_gen[607].delay_inst/dout_reg[12]_srl32___delay_gen_r_3036
    SLICE_X34Y100        SRLC32E                                      r  delayline_inst/delay_gen[607].delay_inst/dout_reg[12]_srl32___delay_gen_r_3004/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.915     2.215    delayline_inst/delay_gen[607].delay_inst/clk_IBUF_BUFG
    SLICE_X34Y100        SRLC32E                                      r  delayline_inst/delay_gen[607].delay_inst/dout_reg[12]_srl32___delay_gen_r_3004/CLK
                         clock pessimism             -0.259     1.956    
    SLICE_X34Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     2.078    delayline_inst/delay_gen[607].delay_inst/dout_reg[12]_srl32___delay_gen_r_3004
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[575].delay_inst/dout_reg[13]_srl32___delay_gen_r_2972/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[607].delay_inst/dout_reg[13]_srl32___delay_gen_r_3004/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.378ns (67.570%)  route 0.181ns (32.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.560     1.606    delayline_inst/delay_gen[575].delay_inst/clk_IBUF_BUFG
    SLICE_X30Y99         SRLC32E                                      r  delayline_inst/delay_gen[575].delay_inst/dout_reg[13]_srl32___delay_gen_r_2972/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     1.984 r  delayline_inst/delay_gen[575].delay_inst/dout_reg[13]_srl32___delay_gen_r_2972/Q31
                         net (fo=1, routed)           0.181     2.165    delayline_inst/delay_gen[607].delay_inst/dout_reg[13]_srl32___delay_gen_r_3036
    SLICE_X30Y100        SRLC32E                                      r  delayline_inst/delay_gen[607].delay_inst/dout_reg[13]_srl32___delay_gen_r_3004/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.915     2.215    delayline_inst/delay_gen[607].delay_inst/clk_IBUF_BUFG
    SLICE_X30Y100        SRLC32E                                      r  delayline_inst/delay_gen[607].delay_inst/dout_reg[13]_srl32___delay_gen_r_3004/CLK
                         clock pessimism             -0.259     1.956    
    SLICE_X30Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     2.078    delayline_inst/delay_gen[607].delay_inst/dout_reg[13]_srl32___delay_gen_r_3004
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen_r_260_r/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen_r_261_r/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.656%)  route 0.159ns (55.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.641     1.687    delayline_inst/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  delayline_inst/delay_gen_r_260_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.815 r  delayline_inst/delay_gen_r_260_r/Q
                         net (fo=1, routed)           0.159     1.974    delayline_inst/delay_gen_r_260_r_n_0
    SLICE_X37Y99         FDRE                                         r  delayline_inst/delay_gen_r_261_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.828     2.128    delayline_inst/clk_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  delayline_inst/delay_gen_r_261_r/C
                         clock pessimism             -0.259     1.869    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.017     1.886    delayline_inst/delay_gen_r_261_r
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 delayline_inst/delay_gen[2398].delay_inst/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delayline_inst/delay_gen[2430].delay_inst/dout_reg[12]_srl32___delayline_inst_delay_gen_r_3625/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.552     1.598    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[12]/Q
                         net (fo=1, routed)           0.118     1.857    delayline_inst/delay_gen[2430].delay_inst/q[2399]_1[12]
    SLICE_X30Y82         SRLC32E                                      r  delayline_inst/delay_gen[2430].delay_inst/dout_reg[12]_srl32___delayline_inst_delay_gen_r_3625/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.819     2.119    delayline_inst/delay_gen[2430].delay_inst/clk_IBUF_BUFG
    SLICE_X30Y82         SRLC32E                                      r  delayline_inst/delay_gen[2430].delay_inst/dout_reg[12]_srl32___delayline_inst_delay_gen_r_3625/CLK
                         clock pessimism             -0.487     1.632    
    SLICE_X30Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.747    delayline_inst/delay_gen[2430].delay_inst/dout_reg[12]_srl32___delayline_inst_delay_gen_r_3625
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y62    adder_inst/dout_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y62    adder_inst/dout_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y63    adder_inst/dout_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y63    adder_inst/dout_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y63    adder_inst/dout_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y63    adder_inst/dout_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y64    adder_inst/dout_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y60    adder_inst/dout_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y60    adder_inst/dout_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1022_srl32___delayline_inst_delay_gen_r_1022_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1054_srl32___delayline_inst_delay_gen_r_1054_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X60Y60    delayline_inst/delay_gen_r_1086_srl32___delayline_inst_delay_gen_r_1086_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1118_srl32___delayline_inst_delay_gen_r_1118_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X56Y51    delayline_inst/delay_gen_r_1150_srl32___delayline_inst_delay_gen_r_1150_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder_inst/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.976ns (54.455%)  route 3.325ns (45.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.619     5.438    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.894 r  adder_inst/dout_reg[14]/Q
                         net (fo=1, routed)           3.325     9.220    dout_OBUF[13]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.740 r  dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.740    dout[13]
    U5                                                                r  dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 3.960ns (55.481%)  route 3.178ns (44.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.619     5.438    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.894 r  adder_inst/dout_reg[12]/Q
                         net (fo=1, routed)           3.178     9.072    dout_OBUF[11]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.577 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.577    dout[11]
    V5                                                                r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 3.985ns (56.139%)  route 3.114ns (43.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.619     5.438    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  adder_inst/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.894 r  adder_inst/dout_reg[16]/Q
                         net (fo=1, routed)           3.114     9.008    dout_OBUF[15]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.537 r  dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.537    dout[15]
    W6                                                                r  dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 3.979ns (57.897%)  route 2.894ns (42.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.620     5.439    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.895 r  adder_inst/dout_reg[10]/Q
                         net (fo=1, routed)           2.894     8.789    dout_OBUF[9]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.312 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.312    dout[9]
    V4                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.966ns (57.755%)  route 2.901ns (42.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.619     5.438    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.894 r  adder_inst/dout_reg[13]/Q
                         net (fo=1, routed)           2.901     8.795    dout_OBUF[12]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.306 r  dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.306    dout[12]
    W4                                                                r  dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.959ns (58.312%)  route 2.830ns (41.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.619     5.438    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.456     5.894 r  adder_inst/dout_reg[15]/Q
                         net (fo=1, routed)           2.830     8.725    dout_OBUF[14]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.228 r  dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.228    dout[14]
    U2                                                                r  dout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 3.969ns (59.014%)  route 2.757ns (40.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.620     5.439    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.895 r  adder_inst/dout_reg[9]/Q
                         net (fo=1, routed)           2.757     8.652    dout_OBUF[8]
    W5                   OBUF (Prop_obuf_I_O)         3.513    12.165 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.165    dout[8]
    W5                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.955ns (59.042%)  route 2.744ns (40.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.620     5.439    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.895 r  adder_inst/dout_reg[11]/Q
                         net (fo=1, routed)           2.744     8.639    dout_OBUF[10]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.138 r  dout_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.138    dout[10]
    U4                                                                r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 3.979ns (61.579%)  route 2.483ns (38.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.621     5.440    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     5.896 r  adder_inst/dout_reg[5]/Q
                         net (fo=1, routed)           2.483     8.379    dout_OBUF[4]
    W2                   OBUF (Prop_obuf_I_O)         3.523    11.903 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.903    dout[4]
    W2                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 3.981ns (61.658%)  route 2.476ns (38.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.621     5.440    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     5.896 r  adder_inst/dout_reg[7]/Q
                         net (fo=1, routed)           2.476     8.372    dout_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.898 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.898    dout[6]
    W3                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder_inst/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.353ns (74.884%)  route 0.454ns (25.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  adder_inst/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[1]/Q
                         net (fo=1, routed)           0.454     2.229    dout_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         1.212     3.441 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.441    dout[0]
    R2                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.352ns (71.852%)  route 0.530ns (28.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  adder_inst/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[2]/Q
                         net (fo=1, routed)           0.530     2.305    dout_OBUF[1]
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.516 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.516    dout[1]
    T1                                                                r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.355ns (71.295%)  route 0.545ns (28.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  adder_inst/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[3]/Q
                         net (fo=1, routed)           0.545     2.321    dout_OBUF[2]
    T2                   OBUF (Prop_obuf_I_O)         1.214     3.535 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.535    dout[2]
    T2                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.350ns (69.530%)  route 0.592ns (30.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[4]/Q
                         net (fo=1, routed)           0.592     2.367    dout_OBUF[3]
    U1                   OBUF (Prop_obuf_I_O)         1.209     3.576 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.576    dout[3]
    U1                                                                r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.351ns (66.749%)  route 0.673ns (33.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.673     2.449    dout_OBUF[5]
    V2                   OBUF (Prop_obuf_I_O)         1.210     3.659 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.659    dout[5]
    V2                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.350ns (66.591%)  route 0.677ns (33.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.588     1.634    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  adder_inst/dout_reg[8]/Q
                         net (fo=1, routed)           0.677     2.452    dout_OBUF[7]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.661 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.661    dout[7]
    V3                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.365ns (67.251%)  route 0.665ns (32.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[5]/Q
                         net (fo=1, routed)           0.665     2.441    dout_OBUF[4]
    W2                   OBUF (Prop_obuf_I_O)         1.224     3.665 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.665    dout[4]
    W2                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.367ns (66.693%)  route 0.683ns (33.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.589     1.635    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  adder_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  adder_inst/dout_reg[7]/Q
                         net (fo=1, routed)           0.683     2.458    dout_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.685 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.685    dout[6]
    W3                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.341ns (62.737%)  route 0.797ns (37.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.588     1.634    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  adder_inst/dout_reg[11]/Q
                         net (fo=1, routed)           0.797     2.571    dout_OBUF[10]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.772 r  dout_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.772    dout[10]
    U4                                                                r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder_inst/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.355ns (62.951%)  route 0.798ns (37.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.588     1.634    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  adder_inst/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  adder_inst/dout_reg[9]/Q
                         net (fo=1, routed)           0.798     2.572    dout_OBUF[8]
    W5                   OBUF (Prop_obuf_I_O)         1.214     3.786 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.786    dout[8]
    W5                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          1362 Endpoints
Min Delay          1362 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.121ns  (logic 3.942ns (32.521%)  route 8.179ns (67.479%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.974    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  gain_inst/dout_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.088    gain_inst/dout_reg[17]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  gain_inst/dout_reg[20]_i_7/O[1]
                         net (fo=2, routed)           0.571     9.993    delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_5[1]
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.295    10.288 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_8/O
                         net (fo=3, routed)           0.485    10.773    delayline_inst/delay_gen[4798].delay_inst/dout_reg[14]_2
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.328    11.101 r  delayline_inst/delay_gen[4798].delay_inst/dout[20]_i_2/O
                         net (fo=1, routed)           0.483    11.584    gain_inst/dout_reg[20]_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.121 r  gain_inst/dout_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.121    gain_inst/multOp[20]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433     5.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[20]/C

Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.057ns  (logic 4.009ns (33.251%)  route 8.048ns (66.749%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT5=3 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.974    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.287 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.888    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.187 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.994    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.325 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.325    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.723 r  gain_inst/dout_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.723    gain_inst/dout_reg[17]_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.057 r  gain_inst/dout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.057    gain_inst/multOp[19]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433     5.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[19]/C

Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.946ns  (logic 3.898ns (32.631%)  route 8.048ns (67.369%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT5=3 LUT6=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.974    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.287 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.888    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.187 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.994    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.325 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.325    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.723 r  gain_inst/dout_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.723    gain_inst/dout_reg[17]_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.946 r  gain_inst/dout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.946    gain_inst/multOp[18]
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.433     5.059    gain_inst/CLK
    SLICE_X48Y63         FDRE                                         r  gain_inst/dout_reg[18]/C

Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.687ns  (logic 3.847ns (32.917%)  route 7.840ns (67.083%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.728    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303    10.031 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.697    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.821    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.353 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.687 r  gain_inst/dout_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.687    gain_inst/multOp[15]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434     5.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[15]/C

Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 3.629ns (31.079%)  route 8.048ns (68.921%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT5=3 LUT6=1)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  gain_inst/dout_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.974    gain_inst/dout_reg[13]_i_10_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.287 r  gain_inst/dout_reg[17]_i_10/O[3]
                         net (fo=4, routed)           0.601     9.888    delayline_inst/delay_gen[4798].delay_inst/dout_reg[17][2]
    SLICE_X50Y62         LUT5 (Prop_lut5_I4_O)        0.299    10.187 r  delayline_inst/delay_gen[4798].delay_inst/dout[17]_i_3/O
                         net (fo=2, routed)           0.807    10.994    gain_inst/dout_reg[17]_0[2]
    SLICE_X48Y62         LUT5 (Prop_lut5_I0_O)        0.331    11.325 r  gain_inst/dout[17]_i_7/O
                         net (fo=1, routed)           0.000    11.325    gain_inst/dout[17]_i_7_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.677 r  gain_inst/dout_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.677    gain_inst/multOp[17]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434     5.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[3597].delay_inst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.618ns  (logic 1.450ns (12.479%)  route 10.168ns (87.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1314, routed)       10.168    11.618    delayline_inst/delay_gen[3597].delay_inst/reset_IBUF
    SLICE_X35Y44         FDRE                                         r  delayline_inst/delay_gen[3597].delay_inst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.447     5.073    delayline_inst/delay_gen[3597].delay_inst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  delayline_inst/delay_gen[3597].delay_inst/dout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[3597].delay_inst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.618ns  (logic 1.450ns (12.479%)  route 10.168ns (87.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1314, routed)       10.168    11.618    delayline_inst/delay_gen[3597].delay_inst/reset_IBUF
    SLICE_X35Y44         FDRE                                         r  delayline_inst/delay_gen[3597].delay_inst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.447     5.073    delayline_inst/delay_gen[3597].delay_inst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  delayline_inst/delay_gen[3597].delay_inst/dout_reg[3]/C

Slack:                    inf
  Source:                 gain[2]
                            (input port)
  Destination:            gain_inst/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.592ns  (logic 3.752ns (32.367%)  route 7.840ns (67.632%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  gain[2] (IN)
                         net (fo=0)                   0.000     0.000    gain[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  gain_IBUF[2]_inst/O
                         net (fo=32, routed)          5.846     7.303    delayline_inst/delay_gen[4798].delay_inst/gain_IBUF[2]
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.427 r  delayline_inst/delay_gen[4798].delay_inst/dout[5]_i_8/O
                         net (fo=2, routed)           0.794     8.221    gain_inst/dout_reg[5]_0[1]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  gain_inst/dout[5]_i_11/O
                         net (fo=1, routed)           0.000     8.345    gain_inst/dout[5]_i_11_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.746 r  gain_inst/dout_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.746    gain_inst/dout_reg[5]_i_4_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  gain_inst/dout_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.860    gain_inst/dout_reg[9]_i_10_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.194 r  gain_inst/dout_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.534     9.728    delayline_inst/delay_gen[4798].delay_inst/dout_reg[13]_2[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.303    10.031 r  delayline_inst/delay_gen[4798].delay_inst/dout[13]_i_5/O
                         net (fo=2, routed)           0.666    10.697    gain_inst/dout_reg[13]_0[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  gain_inst/dout[13]_i_9/O
                         net (fo=1, routed)           0.000    10.821    gain_inst/dout[13]_i_9_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.353 r  gain_inst/dout_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.353    gain_inst/dout_reg[13]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.592 r  gain_inst/dout_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.592    gain_inst/multOp[16]
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.434     5.060    gain_inst/CLK
    SLICE_X48Y62         FDRE                                         r  gain_inst/dout_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.581ns  (logic 1.450ns (12.518%)  route 10.131ns (87.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1314, routed)       10.131    11.581    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X15Y57         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.436     5.062    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.581ns  (logic 1.450ns (12.518%)  route 10.131ns (87.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=1314, routed)       10.131    11.581    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X15Y57         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.436     5.062    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            delayline_inst/delay_gen[31].delay_inst/dout_reg[9]_srl32___delay_gen_r_2428/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.565%)  route 0.312ns (57.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
    P3                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  din_IBUF[9]_inst/O
                         net (fo=3, routed)           0.312     0.543    delayline_inst/delay_gen[31].delay_inst/din_IBUF[9]
    SLICE_X64Y75         SRLC32E                                      r  delayline_inst/delay_gen[31].delay_inst/dout_reg[9]_srl32___delay_gen_r_2428/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.845     2.145    delayline_inst/delay_gen[31].delay_inst/clk_IBUF_BUFG
    SLICE_X64Y75         SRLC32E                                      r  delayline_inst/delay_gen[31].delay_inst/dout_reg[9]_srl32___delay_gen_r_2428/CLK

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            delayline_inst/delay_gen[31].delay_inst/dout_reg[8]_srl32___delay_gen_r_2428/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.221ns (35.632%)  route 0.399ns (64.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din_IBUF[8]_inst/O
                         net (fo=3, routed)           0.399     0.619    delayline_inst/delay_gen[31].delay_inst/din_IBUF[8]
    SLICE_X64Y74         SRLC32E                                      r  delayline_inst/delay_gen[31].delay_inst/dout_reg[8]_srl32___delay_gen_r_2428/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.845     2.145    delayline_inst/delay_gen[31].delay_inst/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  delayline_inst/delay_gen[31].delay_inst/dout_reg[8]_srl32___delay_gen_r_2428/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.218ns (30.119%)  route 0.505ns (69.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1314, routed)        0.505     0.723    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.832     2.132    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.218ns (30.119%)  route 0.505ns (69.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1314, routed)        0.505     0.723    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.832     2.132    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[11]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            adder_inst/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.339ns (42.220%)  route 0.463ns (57.780%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[13]_inst/O
                         net (fo=3, routed)           0.463     0.692    adder_inst/din_IBUF[13]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  adder_inst/dout[15]_i_5/O
                         net (fo=1, routed)           0.000     0.737    adder_inst/dout[15]_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.802 r  adder_inst/dout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.802    adder_inst/plusOp[13]
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.856     2.156    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.218ns (25.653%)  route 0.631ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1314, routed)        0.631     0.849    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X54Y92         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.831     2.131    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delayline_inst/delay_gen[2398].delay_inst/dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.218ns (25.653%)  route 0.631ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=1314, routed)        0.631     0.849    delayline_inst/delay_gen[2398].delay_inst/reset_IBUF
    SLICE_X54Y92         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.831     2.131    delayline_inst/delay_gen[2398].delay_inst/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  delayline_inst/delay_gen[2398].delay_inst/dout_reg[15]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            adder_inst/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.426ns (47.874%)  route 0.463ns (52.126%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[13]_inst/O
                         net (fo=3, routed)           0.463     0.692    adder_inst/din_IBUF[13]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  adder_inst/dout[15]_i_5/O
                         net (fo=1, routed)           0.000     0.737    adder_inst/dout[15]_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.889 r  adder_inst/dout_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.889    adder_inst/plusOp[14]
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.856     2.156    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[14]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            adder_inst/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.446ns (49.021%)  route 0.463ns (50.979%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[13]_inst/O
                         net (fo=3, routed)           0.463     0.692    adder_inst/din_IBUF[13]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  adder_inst/dout[15]_i_5/O
                         net (fo=1, routed)           0.000     0.737    adder_inst/dout[15]_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.909 r  adder_inst/dout_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    adder_inst/plusOp[15]
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.856     2.156    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  adder_inst/dout_reg[15]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            adder_inst/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.483ns (51.015%)  route 0.463ns (48.985%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  din_IBUF[13]_inst/O
                         net (fo=3, routed)           0.463     0.692    adder_inst/din_IBUF[13]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  adder_inst/dout[15]_i_5/O
                         net (fo=1, routed)           0.000     0.737    adder_inst/dout[15]_i_5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.892 r  adder_inst/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    adder_inst/dout_reg[15]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.946 r  adder_inst/dout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.946    adder_inst/plusOp[16]
    SLICE_X65Y64         FDRE                                         r  adder_inst/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.856     2.156    adder_inst/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  adder_inst/dout_reg[16]/C





