  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'flashattn.h.cpp' see [hls] from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.file=flashattn.h.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(11)
WARNING: [HLS 200-40] Cannot find design file 'flashattn.h.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.file=flashattn.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flashattn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=flashattn.h' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flashattn.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=flashattn_tb.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flashattn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=flashattn' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_data64=1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(8)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Apr 11 18:27:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/hls_data.json outdir=C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip srcdir=C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/misc
INFO: Copied 19 verilog file(s) to C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/verilog
INFO: Copied 16 vhdl file(s) to C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/vhdl
Generating 6 subcores in C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/ip.tmp:
impl/misc/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
impl/misc/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/ip.tmp'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 619.707 ; gain = 192.137
INFO: Using COE_DIR=C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/verilog
INFO: Generating flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: Done generating flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
INFO: Generating flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/hdl/vhdl/flashattn.vhd (flashattn)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface Q_tile_in
INFO: Add axi4stream interface K_tile_in
INFO: Add axi4stream interface V_tile_in
INFO: Add axi4stream interface O_tile_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/impl/ip/xilinx_com_hls_flashattn_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 18:27:59 2025...
INFO: [HLS 200-802] Generated output file flash_attn/flashattn.zip
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.267 seconds; peak allocated memory: 326.242 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 37s
