Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Mar 27 19:29:37 2023
| Host             : ensc-pit-w15 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.886        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.734        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |        8 |       --- |             --- |
| Slice Logic              |     0.044 |    37856 |       --- |             --- |
|   LUT as Logic           |     0.029 |     9672 |     53200 |           18.18 |
|   LUT as Shift Register  |     0.006 |     2133 |     17400 |           12.26 |
|   Register               |     0.006 |    18217 |    106400 |           17.12 |
|   CARRY4                 |     0.004 |      827 |     13300 |            6.22 |
|   F7/F8 Muxes            |    <0.001 |       93 |     53200 |            0.17 |
|   Others                 |     0.000 |     2786 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      103 |     17400 |            0.59 |
| Signals                  |     0.059 |    26321 |       --- |             --- |
| Block RAM                |     0.020 |       16 |       140 |           11.43 |
| MMCM                     |     0.122 |        1 |         4 |           25.00 |
| DSPs                     |     0.042 |       48 |       220 |           21.82 |
| I/O                      |     0.007 |       36 |       200 |           18.00 |
| PS7                      |     1.382 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.886 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.239 |       0.222 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.084 |       0.068 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.602 |       0.570 |      0.033 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |           100.0 |
| clk_fpga_2                    | design_1_i/processing_system7_0/inst/FCLK_CLK2              |             8.0 |
| clk_fpga_2                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |             8.0 |
| clk_out1_design_1_clk_wiz_0_2 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2     |             9.3 |
| clkfbout_design_1_clk_wiz_0_2 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_2     |            40.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.734 |
|   design_1_i             |     1.727 |
|     axi_dma_0            |     0.007 |
|       U0                 |     0.007 |
|     axi_dma_1            |     0.007 |
|       U0                 |     0.007 |
|     axi_gpio_2           |     0.001 |
|       U0                 |     0.001 |
|     axi_interconnect_2   |     0.002 |
|       m00_couplers       |     0.001 |
|       xbar               |     0.001 |
|     axi_mem_intercon     |     0.005 |
|       m00_couplers       |     0.001 |
|       xbar               |     0.002 |
|     clk_wiz_0            |     0.123 |
|       inst               |     0.123 |
|     processing_system7_0 |     1.384 |
|       inst               |     1.384 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.003 |
|     vga_controller_0     |     0.004 |
|       U0                 |     0.004 |
|     xfft_0               |     0.186 |
|       U0                 |     0.186 |
|     zed_audio_ctrl_0     |     0.001 |
|       U0                 |     0.001 |
+--------------------------+-----------+


