Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Oct  6 17:08:11 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file litex_m2sdr_m2_pcie_x1_timing_synth.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (618)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (618)
--------------------------------
 There are 618 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.515       -5.887                     19                29734       -2.238     -530.384                   1250                29734       -0.272       -0.272                       1                 10228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  basesoc_crg_clkout2        {0.000 2.500}        5.000           200.000         
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             9.113        0.000                      0                    7        0.136        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              1.265        0.000                      0                22930        0.036        0.000                      0                22930        2.950        0.000                       0                  7107  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  basesoc_crg_clkout2              1.269        0.000                      0                   14        0.036        0.000                      0                   14        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                           10.161        0.000                      0                  127        0.118        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         121.533        0.000                      0                  109        0.140        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           1.301        0.000                      0                  118        0.036        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.408        0.000                       0                     3  
rfic_clk                          -0.515       -5.736                     18                 1399        0.029        0.000                      0                 1399        0.984        0.000                       0                   677  
si5351_clk0                        1.293        0.000                      0                  322        0.032        0.000                      0                  322       12.521        0.000                       0                   133  
si5351_clk1                        1.293        0.000                      0                  976        0.032        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.688        0.000                      0                 1376       -0.372       -3.183                     27                 1376       -0.260       -0.260                       1                   684  
  basesoc_s7pciephy_clkout1       -0.005       -0.005                      1                 1233       -0.108       -2.440                     25                 1233       -0.272       -0.272                       1                   621  
  basesoc_s7pciephy_clkout2        5.644        0.000                      0                  466        0.106        0.000                      0                  466        0.331        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.265        0.000                      0                 1748       -0.134       -5.280                     71                 1748        3.500        0.000                       0                   655  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
basesoc_s7pciephy_clkout0  basesoc_crg_clkout0              6.543        0.000                      0                    9       -1.431      -12.754                      9                    9  
basesoc_s7pciephy_clkout1  basesoc_crg_clkout0              2.643        0.000                      0                    9       -1.411      -12.573                      9                    9  
basesoc_s7pciephy_clkout3  basesoc_crg_clkout0              6.786        0.000                      0                  116       -2.238     -249.216                    116                  116  
basesoc_s7pciephy_clkout1  basesoc_s7pciephy_clkout0        0.604        0.000                      0                 1236       -0.559     -261.917                   1052                 1236  
basesoc_s7pciephy_clkout0  basesoc_s7pciephy_clkout1       -0.151       -0.151                      1                 1235       -0.608      -83.698                    580                 1235  
basesoc_crg_clkout0        basesoc_s7pciephy_clkout3        4.667        0.000                      0                   14        0.080        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.092        0.000                      0                    2        0.710        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        9.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.377ns (63.361%)  route 0.218ns (36.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.377     3.609 r  FDCE/Q
                         net (fo=1, unplaced)         0.218     3.827    crg_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.795    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    11.867 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.306    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.078    12.384 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    12.823    basesoc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.264    13.087    
                         clock uncertainty           -0.035    13.051    
                         FDCE (Setup_fdce_C_D)       -0.112    12.939    FDCE_1
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  9.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.158ns (55.403%)  route 0.127ns (44.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.871    basesoc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     1.029 r  FDCE/Q
                         net (fo=1, unplaced)         0.127     1.157    crg_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.778    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.807 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.066    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.122 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.381    basesoc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     1.016    
                         FDCE (Hold_fdce_C_D)         0.004     1.020    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408                clk100_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.481ns  (logic 0.357ns (74.220%)  route 0.124ns (25.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG/O
                         net (fo=7105, unplaced)      0.571     4.519    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.357     4.876 r  FDPE/Q
                         net (fo=1, unplaced)         0.124     5.000    impl_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    C18                                               0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     3.252 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     3.795    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     3.867 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.306    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.078     4.384 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     4.823    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     4.888 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     5.431    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     5.503 r  BUFG/O
                         net (fo=7105, unplaced)      0.426     5.929    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.445     6.374    
                         clock uncertainty           -0.071     6.303    
                         FDPE (Setup_fdpe_C_D)       -0.038     6.265    FDPE_1
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 trigger_mem_mask_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.347%)  route 0.134ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.921 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.333     1.255    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.281 r  BUFG/O
                         net (fo=7105, unplaced)      0.206     1.486    sys_clk
                         FDRE                                         r  trigger_mem_mask_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  trigger_mem_mask_storage_reg[0]/Q
                         net (fo=2, unplaced)         0.134     1.761    storage_16_reg_0_15_0_5/DIA0
                         RAMD32                                       r  storage_16_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.778    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.807 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.066    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.122 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.381    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.351     1.785    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.814 r  BUFG/O
                         net (fo=7105, unplaced)      0.351     2.164    storage_16_reg_0_15_0_5/WCLK
                         RAMD32                                       r  storage_16_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.533     1.631    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.725    storage_16_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         8.000       4.000                XADC/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.050         4.000       2.950                storage_16_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.050         4.000       2.950                storage_16_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408               BUFGMUX/I1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000               PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout2
  To Clock:  basesoc_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             basesoc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.481ns  (logic 0.357ns (74.220%)  route 0.124ns (25.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG_2/O
                         net (fo=8, unplaced)         0.584     4.532    basesoc_crg_clkout_buf2
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.357     4.889 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.124     5.013    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    C18                                               0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     3.252 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     3.795    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     3.867 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.306    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.078     4.384 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     4.823    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.888 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.543     5.431    basesoc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.072     5.503 r  BUFG_2/O
                         net (fo=8, unplaced)         0.439     5.942    basesoc_crg_clkout_buf2
                         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.445     6.387    
                         clock uncertainty           -0.067     6.320    
                         FDPE (Setup_fdpe_C_D)       -0.038     6.282    FDPE_5
  -------------------------------------------------------------------
                         required time                          6.282    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             basesoc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout2 rise@0.000ns - basesoc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.147ns (67.018%)  route 0.072ns (32.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.921 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.333     1.255    basesoc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.281 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     1.395    basesoc_crg_clkout_buf2
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.542 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.072     1.614    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.778    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.807 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.066    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.122 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.381    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.351     1.785    basesoc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.029     1.814 r  BUFG_2/O
                         net (fo=8, unplaced)         0.259     2.073    basesoc_crg_clkout_buf2
                         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.533     1.540    
                         FDPE (Hold_fdpe_C_D)         0.038     1.578    FDPE_5
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_4/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_4/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.678ns (34.447%)  route 1.290ns (65.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 16.439 - 16.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
                         FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, unplaced)        0.584     0.584    dna_clk
                         FDRE                                         r  basesoc_dna_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.479     1.063 f  basesoc_dna_count_reg[4]/Q
                         net (fo=4, unplaced)         0.719     1.782    basesoc_dna_count_reg[4]
                         LUT6 (Prop_lut6_I0_O)        0.199     1.981 r  DNA_PORT_i_1/O
                         net (fo=1, unplaced)         0.571     2.552    READ0
                         DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
                         FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, unplaced)        0.439    16.439    dna_clk
                         DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.000    16.439    
                         clock uncertainty           -0.071    16.368    
                         DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.655    12.713    DNA_PORT
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 10.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.309ns (70.091%)  route 0.132ns (29.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
                         FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, unplaced)        0.114     0.114    dna_clk
                         FDRE                                         r  basesoc_dna_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.211     0.325 r  basesoc_dna_count_reg[5]/Q
                         net (fo=3, unplaced)         0.132     0.457    basesoc_dna_count_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.555 r  basesoc_dna_count[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.555    p_0_in__16[5]
                         FDRE                                         r  basesoc_dna_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
                         FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, unplaced)        0.259     0.259    dna_clk
                         FDRE                                         r  basesoc_dna_count_reg[5]/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.178     0.437    basesoc_dna_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000                DNA_PORT/CLK
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500                basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500                basesoc_dna_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      121.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.533ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.790ns (38.346%)  route 1.270ns (61.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 128.439 - 128.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, unplaced)        0.584     0.584    icap_clk
                         FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.479     1.063 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=45, unplaced)        0.387     1.450    icap_resetinserter_state[0]
                         LUT2 (Prop_lut2_I0_O)        0.214     1.664 r  ICAPE2_i_36/O
                         net (fo=2, unplaced)         0.312     1.976    ICAPE2_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     2.073 r  ICAPE2_i_2/O
                         net (fo=1, unplaced)         0.571     2.644    basesoc_icap_rdwrb
                         ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
                         FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, unplaced)        0.439   128.439    icap_clk
                         ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.439    
                         clock uncertainty           -0.071   128.368    
                         ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.191   124.177    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.177    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                121.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.312ns (67.371%)  route 0.151ns (32.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, unplaced)        0.114     0.114    icap_clk
                         FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.211     0.325 r  basesoc_icap_count_reg[1]/Q
                         net (fo=14, unplaced)        0.151     0.476    basesoc_icap_count[1]
                         LUT5 (Prop_lut5_I4_O)        0.101     0.577 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.577    basesoc_icap_count_icap_next_value0[1]
                         FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, unplaced)        0.259     0.259    icap_clk
                         FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.178     0.437    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000              ICAPE2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500               FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500               FSM_sequential_icap_resetinserter_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.481ns  (logic 0.357ns (74.220%)  route 0.124ns (25.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, unplaced)        0.584     0.584    jtag_clk
                         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.357     0.941 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.124     1.065    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, unplaced)        0.439     2.439    jtag_clk
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDPE (Setup_fdpe_C_D)       -0.038     2.366    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.366    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  1.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.147ns (67.018%)  route 0.072ns (32.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, unplaced)        0.114     0.114    jtag_clk
                         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.261 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.072     0.333    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, unplaced)        0.259     0.259    jtag_clk
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     0.259    
                         FDPE (Hold_fdpe_C_D)         0.038     0.297    FDPE_11
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000               FDPE_10/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950               storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950               storage_3_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            1.592         10.000      8.408                pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.515ns,  Total Violation       -5.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 storage_mem_level0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_mem_level0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.619ns (38.031%)  route 2.638ns (61.969%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.426ns = ( 4.495 - 4.069 ) 
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, unplaced)       0.571     0.571    rfic_clk
                         FDRE                                         r  storage_mem_level0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.357     0.928 r  storage_mem_level0_reg[3]/Q
                         net (fo=8, unplaced)         0.733     1.661    storage_mem_level0_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.199     1.860 r  storage_level_inferred_i_10/O
                         net (fo=16, unplaced)        0.355     2.215    storage_level_inferred_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     2.312 r  storage_mem_readable_i_6/O
                         net (fo=1, unplaced)         0.319     2.631    storage_mem_readable_i_6_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     2.923 r  storage_mem_readable_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     2.930    storage_mem_readable_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     3.148 r  storage_mem_readable_reg_i_2/CO[0]
                         net (fo=2, unplaced)         0.219     3.367    storage_mem_readable_reg_i_2_n_3
                         LUT5 (Prop_lut5_I2_O)        0.262     3.629 r  storage_17_reg_i_7/O
                         net (fo=1, unplaced)         0.301     3.930    storage_17_reg_i_7_n_0
                         LUT3 (Prop_lut3_I0_O)        0.097     4.027 r  storage_17_reg_i_2/O
                         net (fo=11, unplaced)        0.347     4.374    storage_mem_rdport_re
                         LUT5 (Prop_lut5_I4_O)        0.097     4.471 r  storage_mem_level0[8]_i_1/O
                         net (fo=9, unplaced)         0.357     4.828    storage_mem_level0[8]_i_1_n_0
                         FDRE                                         r  storage_mem_level0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
                         BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=677, unplaced)       0.426     4.495    rfic_clk
                         FDRE                                         r  storage_mem_level0_reg[0]/C
                         clock pessimism              0.000     4.495    
                         clock uncertainty           -0.035     4.460    
                         FDRE (Setup_fdre_C_CE)      -0.147     4.313    storage_mem_level0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.313    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 -0.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_qa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.576%)  route 0.127ns (47.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, unplaced)       0.206     0.206    rfic_clk
                         FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_qa_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.347 r  basesoc_ad9361_ad9361phy_source_payload_qa_reg[2]/Q
                         net (fo=1, unplaced)         0.127     0.474    storage_14_reg_0_3_18_23/DIA0
                         RAMD32                                       r  storage_14_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=677, unplaced)       0.351     0.351    storage_14_reg_0_3_18_23/WCLK
                         RAMD32                                       r  storage_14_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.000     0.351    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.445    storage_14_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         4.069       1.835                storage_17_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         2.034       0.984                storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         2.035       0.985                storage_14_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.517ns  (logic 0.393ns (76.015%)  route 0.124ns (23.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, unplaced)       0.584     1.874    clk2_counter_clk
                         FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.393     2.267 r  FDPE_50/Q
                         net (fo=1, unplaced)         0.124     2.391    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
                         FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, unplaced)       0.439     3.662    clk2_counter_clk
                         FDPE                                         r  FDPE_51/C
                         clock pessimism              0.067     3.729    
                         clock uncertainty           -0.035     3.694    
                         FDPE (Setup_fdpe_C_D)       -0.010     3.684    FDPE_51
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.390%)  route 0.072ns (30.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, unplaced)       0.114     0.324    clk2_counter_clk
                         FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.164     0.488 r  FDPE_50/Q
                         net (fo=1, unplaced)         0.072     0.561    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
                         FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, unplaced)       0.259     0.657    clk2_counter_clk
                         FDPE                                         r  FDPE_51/C
                         clock pessimism             -0.187     0.469    
                         FDPE (Hold_fdpe_C_D)         0.059     0.528    FDPE_51
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041               FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521               FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521               FDPE_50/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.517ns  (logic 0.393ns (76.015%)  route 0.124ns (23.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, unplaced)       0.584     1.887    clk4_counter_clk
                         FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.393     2.280 r  FDPE_54/Q
                         net (fo=1, unplaced)         0.124     2.404    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
                         FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, unplaced)       0.439     3.676    clk4_counter_clk
                         FDPE                                         r  FDPE_55/C
                         clock pessimism              0.067     3.742    
                         clock uncertainty           -0.035     3.707    
                         FDPE (Setup_fdpe_C_D)       -0.010     3.697    FDPE_55
  -------------------------------------------------------------------
                         required time                          3.697    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.390%)  route 0.072ns (30.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, unplaced)       0.114     0.337    clk4_counter_clk
                         FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.164     0.501 r  FDPE_54/Q
                         net (fo=1, unplaced)         0.072     0.574    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
                         FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, unplaced)       0.259     0.670    clk4_counter_clk
                         FDPE                                         r  FDPE_55/C
                         clock pessimism             -0.188     0.482    
                         FDPE (Hold_fdpe_C_D)         0.059     0.541    FDPE_55
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                FDPE_54/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000                         MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000                          MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000                          MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.372ns,  Total Violation       -3.183ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.260ns,  Total Violation       -0.260ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.540ns (40.595%)  route 0.790ns (59.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_4/O
                         net (fo=64, unplaced)        0.571     2.519    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     2.595 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     3.166    pclk_clk
                         FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     3.507 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, unplaced)         0.219     3.726    basesoc_s7pciephy_pclk_sel
                         LUT1 (Prop_lut1_I0_O)        0.199     3.925 r  BUFGCTRL_i_1/O
                         net (fo=1, unplaced)         0.571     4.496    S00
                         BUFGCTRL                                     r  BUFGCTRL/S0
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     4.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     4.615 f  BUFG_3/O
                         net (fo=1, unplaced)         0.439     5.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     5.119 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     5.661    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     5.733 f  BUFG_4/O
                         net (fo=64, unplaced)        0.426     6.160    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.214     6.374    
                         clock uncertainty           -0.071     6.302    
                         BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     6.184    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.184    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  1.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.372ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.742%)  route 0.218ns (44.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     0.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     0.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     1.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.119 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     1.661    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     1.733 r  BUFG_4/O
                         net (fo=64, unplaced)        0.426     2.160    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
                         FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.274     2.434 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, unplaced)         0.218     2.651    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
                         FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_4/O
                         net (fo=64, unplaced)        0.571     2.519    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     2.595 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     3.166    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
                         FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.214     2.952    
                         FDRE (Hold_fdre_C_D)         0.071     3.023    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                 -0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a               213.360       8.000       205.360                        MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a               0.770         4.000       3.230                          pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a               0.770         4.000       3.230                          pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Max Skew          Slow    PCIE_2_1/PIPECLK      PCIE_2_1/USERCLK  0.640         0.900       -0.260     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.005ns,  Total Violation       -0.005ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -2.440ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.272ns,  Total Violation       -0.272ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.341ns (37.382%)  route 0.571ns (62.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 4.172 - 2.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_5/O
                         net (fo=1, unplaced)         0.584     2.531    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     2.607 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     3.179    pclk_clk
                         FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     3.520 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, unplaced)         0.571     4.091    basesoc_s7pciephy_pclk_sel
                         BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     2.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     2.615 f  BUFG_3/O
                         net (fo=1, unplaced)         0.439     3.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     3.119 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.543     3.661    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.072     3.733 f  BUFG_5/O
                         net (fo=1, unplaced)         0.439     4.172    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.214     4.386    
                         clock uncertainty           -0.065     4.322    
                         BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.236     4.086    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          4.086    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                 -0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.333     0.333    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.359 r  BUFG_3/O
                         net (fo=1, unplaced)         0.114     0.473    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.333     0.857    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.883 r  BUFG_5/O
                         net (fo=1, unplaced)         0.114     0.997    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.023 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.206     1.228    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
                         FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.369 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, unplaced)         0.333     1.703    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_5/O
                         net (fo=1, unplaced)         0.259     1.331    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.360 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.351     1.710    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.337     1.373    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.437     1.810    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PCIE_2_1/PIPECLK    n/a               4.000         4.000       0.000      PCIE_X0Y0  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a               213.360       4.000       209.360               MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a               0.770         2.000       1.230                 pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a               0.770         2.000       1.230                 pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Max Skew          Slow    PCIE_2_1/PIPECLK    PCIE_2_1/USERCLK  0.640         0.912       -0.272     PCIE_X0Y0  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.521ns (31.030%)  route 1.158ns (68.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 10.276 - 8.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout2
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_6/O
                         net (fo=17, unplaced)        0.571     2.519    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[48])
                                                      0.521     3.040 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[48]
                         net (fo=1, estimated)        1.158     4.198    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[12]
    RAMB36_X1Y47         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     8.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     8.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     9.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     9.119 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.543     9.661    basesoc_s7pciephy_clkout2
                         BUFG (Prop_bufg_I_O)         0.072     9.733 r  BUFG_6/O
                         net (fo=17, unplaced)        0.543    10.276    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y47         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.214    10.490    
                         clock uncertainty           -0.071    10.419    
    RAMB36_X1Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.577     9.842    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRDATA[38]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.204ns (32.628%)  route 0.421ns (67.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.333     0.333    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.359 r  BUFG_3/O
                         net (fo=1, unplaced)         0.114     0.473    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.523 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.333     0.857    basesoc_s7pciephy_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     0.883 r  BUFG_6/O
                         net (fo=17, unplaced)        0.333     1.216    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y42         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.420 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DOBDO[2]
                         net (fo=1, estimated)        0.421     1.841    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_rdata[38]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRDATA[38]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout2
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_6/O
                         net (fo=17, unplaced)        0.351     1.422    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                         clock pessimism             -0.189     1.233    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK_MIMTXRDATA[38])
                                                      0.502     1.735    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360               MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.229       0.331      PCIE_X0Y0  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :           71  Failing Endpoints,  Worst Slack       -0.134ns,  Total Violation       -5.280ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.481ns  (logic 0.357ns (74.220%)  route 0.124ns (25.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_7/O
                         net (fo=653, unplaced)       0.571     2.519    pcie_clk
                         FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.357     2.876 r  FDPE_18/Q
                         net (fo=1, unplaced)         0.124     3.000    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
                         FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     2.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     2.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     3.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     3.119 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.543     3.661    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.072     3.733 r  BUFG_7/O
                         net (fo=653, unplaced)       0.426     4.160    pcie_clk
                         FDPE                                         r  FDPE_19/C
                         clock pessimism              0.214     4.374    
                         clock uncertainty           -0.071     4.302    
                         FDPE (Setup_fdpe_C_D)       -0.038     4.264    FDPE_19
  -------------------------------------------------------------------
                         required time                          4.264    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.333     0.333    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.359 r  BUFG_3/O
                         net (fo=1, unplaced)         0.114     0.473    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.523 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.333     0.857    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     0.883 r  BUFG_7/O
                         net (fo=653, unplaced)       0.206     1.088    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
                         FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.229 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/Q
                         net (fo=1, unplaced)         0.333     1.563    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[63]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_7/O
                         net (fo=653, unplaced)       0.351     1.422    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.189     1.233    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[63])
                                                      0.463     1.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                 -0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360               MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500                 FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500                 FDPE_18/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.543ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -1.431ns,  Total Violation      -12.754ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl31_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.469ns (57.209%)  route 0.351ns (42.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 9.486 - 8.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_4/O
                         net (fo=64, unplaced)        0.351     1.422    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.451 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.351     1.802    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.469     2.271 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, unplaced)         0.351     2.622    basesoc_s7pciephy_sig9[0]
                         FDRE                                         r  impl_xilinxmultiregimpl31_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     8.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     8.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     8.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     8.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     8.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     8.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.921 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.333     9.255    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     9.281 r  BUFG/O
                         net (fo=7105, unplaced)      0.206     9.486    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl31_regs0_reg[0]/C
                         clock pessimism              0.000     9.486    
                         clock uncertainty           -0.268     9.218    
                         FDRE (Setup_fdre_C_D)       -0.053     9.165    impl_xilinxmultiregimpl31_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  6.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.431ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl32_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.192ns (26.135%)  route 0.543ns (73.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.519ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     0.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     0.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     1.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.119 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     1.661    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     1.733 r  BUFG_4/O
                         net (fo=64, unplaced)        0.426     2.160    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072     2.232 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.543     2.774    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.192     2.966 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=4, unplaced)         0.543     3.509    basesoc_s7pciephy_sig10[0]
                         FDRE                                         r  impl_xilinxmultiregimpl32_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG/O
                         net (fo=7105, unplaced)      0.571     4.519    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl32_regs0_reg[0]/C
                         clock pessimism              0.000     4.519    
                         clock uncertainty            0.268     4.787    
                         FDRE (Hold_fdre_C_D)         0.153     4.940    impl_xilinxmultiregimpl32_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.940    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                 -1.431    





---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -1.411ns,  Total Violation      -12.573ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            impl_xilinxmultiregimpl31_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout1 rise@4.000ns)
  Data Path Delay:        0.820ns  (logic 0.469ns (57.209%)  route 0.351ns (42.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 9.486 - 8.000 ) 
    Source Clock Delay      (SCD):    1.710ns = ( 5.710 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     4.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     4.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     4.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.692 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.351     5.043    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.029     5.072 r  BUFG_5/O
                         net (fo=1, unplaced)         0.259     5.331    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     5.360 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.351     5.710    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.469     6.179 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, unplaced)         0.351     6.530    basesoc_s7pciephy_sig9[0]
                         FDRE                                         r  impl_xilinxmultiregimpl31_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     8.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     8.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     8.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     8.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     8.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     8.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.921 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.333     9.255    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     9.281 r  BUFG/O
                         net (fo=7105, unplaced)      0.206     9.486    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl31_regs0_reg[0]/C
                         clock pessimism              0.000     9.486    
                         clock uncertainty           -0.261     9.226    
                         FDRE (Setup_fdre_C_D)       -0.053     9.173    impl_xilinxmultiregimpl31_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  2.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.411ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            impl_xilinxmultiregimpl32_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.192ns (26.135%)  route 0.543ns (73.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.519ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     0.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     0.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     1.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     1.119 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.543     1.661    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.072     1.733 r  BUFG_5/O
                         net (fo=1, unplaced)         0.439     2.172    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     2.244 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.543     2.787    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.192     2.979 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=4, unplaced)         0.543     3.522    basesoc_s7pciephy_sig10[0]
                         FDRE                                         r  impl_xilinxmultiregimpl32_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG/O
                         net (fo=7105, unplaced)      0.571     4.519    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl32_regs0_reg[0]/C
                         clock pessimism              0.000     4.519    
                         clock uncertainty            0.261     4.780    
                         FDRE (Hold_fdre_C_D)         0.153     4.933    impl_xilinxmultiregimpl32_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                 -1.411    





---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :          116  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation     -249.216ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl26_regs0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.606ns (63.336%)  route 0.351ns (36.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 9.486 - 8.000 ) 
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_7/O
                         net (fo=653, unplaced)       0.351     1.422    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK2_CFGDEVCONTROLEXTTAGEN)
                                                      0.606     2.028 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGDEVCONTROLEXTTAGEN
                         net (fo=1, unplaced)         0.351     2.379    basesoc_s7pciephy_sig4[8]
                         FDRE                                         r  impl_xilinxmultiregimpl26_regs0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     8.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     8.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     8.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     8.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     8.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     8.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.921 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.333     9.255    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     9.281 r  BUFG/O
                         net (fo=7105, unplaced)      0.206     9.486    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl26_regs0_reg[8]/C
                         clock pessimism              0.000     9.486    
                         clock uncertainty           -0.268     9.218    
                         FDRE (Setup_fdre_C_D)       -0.053     9.165    impl_xilinxmultiregimpl26_regs0_reg[8]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  6.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/user_lnk_up_int_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl22_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.286ns (53.563%)  route 0.248ns (46.437%))
  Logic Levels:           0  
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.519ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     0.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     0.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     1.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     1.119 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.543     1.661    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.072     1.733 r  BUFG_7/O
                         net (fo=653, unplaced)       0.426     2.160    pcie_s7/inst/inst/pipe_userclk2_in
                         FDRE                                         r  pcie_s7/inst/inst/user_lnk_up_int_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.286     2.446 r  pcie_s7/inst/inst/user_lnk_up_int_reg/Q
                         net (fo=8, unplaced)         0.248     2.693    basesoc_s7pciephy_sig0
                         FDRE                                         r  impl_xilinxmultiregimpl22_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG/O
                         net (fo=7105, unplaced)      0.571     4.519    sys_clk
                         FDRE                                         r  impl_xilinxmultiregimpl22_regs0_reg/C
                         clock pessimism              0.000     4.519    
                         clock uncertainty            0.268     4.787    
                         FDRE (Hold_fdre_C_D)         0.144     4.931    impl_xilinxmultiregimpl22_regs0_reg
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                 -2.238    





---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
Hold  :         1052  Failing Endpoints,  Worst Slack       -0.559ns,  Total Violation     -261.917ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout1 rise@4.000ns)
  Data Path Delay:        2.548ns  (logic 0.734ns (28.807%)  route 1.814ns (71.193%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.179ns = ( 7.179 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     4.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     4.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     5.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     5.300 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.571     5.871    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.076     5.947 r  BUFG_5/O
                         net (fo=1, unplaced)         0.584     6.531    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     6.607 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     7.179    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
                         FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.341     7.520 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.554     8.074    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.199     8.273 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, unplaced)         0.325     8.598    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.097     8.695 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, unplaced)         0.325     9.020    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.097     9.117 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, unplaced)         0.610     9.727    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
                         FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     8.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     8.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     9.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.119 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     9.661    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     9.733 r  BUFG_4/O
                         net (fo=64, unplaced)        0.426    10.160    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    10.232 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.426    10.658    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
                         FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                         clock pessimism              0.182    10.839    
                         clock uncertainty           -0.191    10.648    
                         FDSE (Setup_fdse_C_S)       -0.317    10.331    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.559ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.333     0.333    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.359 r  BUFG_3/O
                         net (fo=1, unplaced)         0.114     0.473    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.333     0.857    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.883 r  BUFG_5/O
                         net (fo=1, unplaced)         0.114     0.997    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.023 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.206     1.228    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
                         FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.369 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, unplaced)         0.333     1.703    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_4/O
                         net (fo=64, unplaced)        0.351     1.422    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.451 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.351     1.802    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.169     1.634    
                         clock uncertainty            0.191     1.825    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.437     2.262    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.559    





---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.151ns,  Total Violation       -0.151ns
Hold  :          580  Failing Endpoints,  Worst Slack       -0.608ns,  Total Violation      -83.698ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.341ns (37.382%)  route 0.571ns (62.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 4.172 - 2.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_4/O
                         net (fo=64, unplaced)        0.571     2.519    basesoc_s7pciephy_clkout_buf0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     2.595 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     3.166    pclk_clk
                         FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     3.507 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, unplaced)         0.571     4.078    basesoc_s7pciephy_pclk_sel
                         BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     2.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     2.615 f  BUFG_3/O
                         net (fo=1, unplaced)         0.439     3.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     3.119 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.543     3.661    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.072     3.733 f  BUFG_5/O
                         net (fo=1, unplaced)         0.439     4.172    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.182     4.354    
                         clock uncertainty           -0.191     4.163    
                         BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.236     3.927    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 -0.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.608ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.742%)  route 0.218ns (44.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     0.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     0.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     1.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.119 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.543     1.661    basesoc_s7pciephy_clkout0
                         BUFG (Prop_bufg_I_O)         0.072     1.733 r  BUFG_4/O
                         net (fo=64, unplaced)        0.426     2.160    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
                         FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.274     2.434 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, unplaced)         0.218     2.651    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
                         FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout1
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_5/O
                         net (fo=1, unplaced)         0.584     2.531    basesoc_s7pciephy_clkout_buf1
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     2.607 r  BUFGCTRL/O
                         net (fo=618, unplaced)       0.571     3.179    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
                         FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.182     2.997    
                         clock uncertainty            0.191     3.188    
                         FDRE (Hold_fdre_C_D)         0.071     3.259    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                 -0.608    





---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl18_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.341ns (59.099%)  route 0.236ns (40.901%))
  Logic Levels:           0  
  Clock Path Skew:        -2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.891    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.967 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.551    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.097     2.648 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.232    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.301 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.571     3.872    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.076     3.948 r  BUFG/O
                         net (fo=7105, unplaced)      0.571     4.519    sys_clk
                         FDRE                                         r  basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     4.860 r  basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_reg[3]/Q
                         net (fo=3, unplaced)         0.236     5.096    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q[3]
                         FDRE                                         r  impl_xilinxmultiregimpl18_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     8.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     8.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     9.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     9.119 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.543     9.661    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.072     9.733 r  BUFG_7/O
                         net (fo=653, unplaced)       0.426    10.160    pcie_clk
                         FDRE                                         r  impl_xilinxmultiregimpl18_regs0_reg[3]/C
                         clock pessimism              0.000    10.160    
                         clock uncertainty           -0.268     9.892    
                         FDRE (Setup_fdre_C_D)       -0.129     9.763    impl_xilinxmultiregimpl18_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  4.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl15_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.347%)  route 0.134ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.572    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.712    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.871    basesoc_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.921 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.333     1.255    basesoc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.281 r  BUFG/O
                         net (fo=7105, unplaced)      0.206     1.486    sys_clk
                         FDRE                                         r  basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, unplaced)         0.134     1.761    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[0]
                         FDRE                                         r  impl_xilinxmultiregimpl15_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_7/O
                         net (fo=653, unplaced)       0.351     1.422    pcie_clk
                         FDRE                                         r  impl_xilinxmultiregimpl15_regs0_reg[0]/C
                         clock pessimism              0.000     1.422    
                         clock uncertainty            0.268     1.690    
                         FDRE (Hold_fdre_C_D)        -0.009     1.681    impl_xilinxmultiregimpl15_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.540ns (37.762%)  route 0.890ns (62.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 10.160 - 8.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.571     0.571    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.076     0.647 r  BUFG_3/O
                         net (fo=1, unplaced)         0.584     1.231    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     1.300 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.571     1.871    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.076     1.947 r  BUFG_7/O
                         net (fo=653, unplaced)       0.571     2.519    pcie_s7/inst/inst/pipe_userclk2_in
                         FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.860 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, unplaced)         0.307     3.167    pcie_s7/inst/inst/pl_received_hot_rst
                         LUT2 (Prop_lut2_I0_O)        0.199     3.366 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, unplaced)         0.583     3.949    pcie_s7/inst/inst/sys_or_hot_rst
                         FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.543     8.543    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.072     8.615 r  BUFG_3/O
                         net (fo=1, unplaced)         0.439     9.054    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     9.119 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.543     9.661    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.072     9.733 r  BUFG_7/O
                         net (fo=653, unplaced)       0.426    10.160    pcie_s7/inst/inst/pipe_userclk2_in
                         FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.214    10.374    
                         clock uncertainty           -0.071    10.302    
                         FDPE (Recov_fdpe_C_PRE)     -0.262    10.040    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  6.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.239ns (31.520%)  route 0.519ns (68.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.333     0.333    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.359 r  BUFG_3/O
                         net (fo=1, unplaced)         0.114     0.473    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.523 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.333     0.857    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     0.883 r  BUFG_7/O
                         net (fo=653, unplaced)       0.206     1.088    pcie_s7/inst/inst/pipe_userclk2_in
                         FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.229 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, unplaced)         0.179     1.408    pcie_s7/inst/inst/pl_received_hot_rst
                         LUT2 (Prop_lut2_I0_O)        0.098     1.506 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, unplaced)         0.340     1.847    pcie_s7/inst/inst/sys_or_hot_rst
                         FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.351     0.351    basesoc_s7pciephy_pipe_txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.380 r  BUFG_3/O
                         net (fo=1, unplaced)         0.259     0.639    basesoc_s7pciephy_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.692 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.351     1.043    basesoc_s7pciephy_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.072 r  BUFG_7/O
                         net (fo=653, unplaced)       0.351     1.422    pcie_s7/inst/inst/pipe_userclk2_in
                         FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.189     1.233    
                         FDPE (Remov_fdpe_C_PRE)     -0.097     1.136    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.710    





