Analysis & Synthesis report for CPU
Thu Oct 17 15:27:13 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for rom:inst5|altsyncram:altsyncram_component|altsyncram_nnr3:auto_generated
 13. Parameter Settings for User Entity Instance: rom:inst5|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: debouncer:inst16
 15. Parameter Settings for User Entity Instance: ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component
 16. Parameter Settings for User Entity Instance: muxvec2:inst12|LPM_MUX:LPM_MUX_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 17 15:27:13 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 134                                         ;
;     Total combinational functions  ; 130                                         ;
;     Dedicated logic registers      ; 34                                          ;
; Total registers                    ; 34                                          ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+
; debouncer.v                      ; yes             ; User Verilog HDL File                    ; C:/Users/15445630/Desktop/CPU v4/debouncer.v                                 ;         ;
; registrador.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/registrador.bdf                             ;         ;
; contador.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/contador.bdf                                ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/CPU.bdf                                     ;         ;
; rom.vhd                          ; yes             ; User Wizard-Generated File               ; C:/Users/15445630/Desktop/CPU v4/rom.vhd                                     ;         ;
; mux.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/mux.bdf                                     ;         ;
; divisor.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/divisor.bdf                                 ;         ;
; multiplicador.bdf                ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/multiplicador.bdf                           ;         ;
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/ULA.bdf                                     ;         ;
; muxvec.vhd                       ; yes             ; User Wizard-Generated File               ; C:/Users/15445630/Desktop/CPU v4/muxvec.vhd                                  ;         ;
; muxvec2.v                        ; yes             ; User Wizard-Generated File               ; C:/Users/15445630/Desktop/CPU v4/muxvec2.v                                   ;         ;
; UC.bdf                           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/15445630/Desktop/CPU v4/UC.bdf                                      ;         ;
; display.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/display.bdf                                 ;         ;
; mux4.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/mux4.bdf                                    ;         ;
; mux2.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/mux2.bdf                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_nnr3.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/15445630/Desktop/CPU v4/db/altsyncram_nnr3.tdf                      ;         ;
; mem01.mif                        ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/15445630/Desktop/CPU v4/mem01.mif                                   ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_o7e.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/15445630/Desktop/CPU v4/db/mux_o7e.tdf                              ;         ;
; subtrator.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/subtrator.bdf                               ;         ;
; fa.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/fa.bdf                                      ;         ;
; somador.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/15445630/Desktop/CPU v4/somador.bdf                                 ;         ;
; db/mux_arc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/15445630/Desktop/CPU v4/db/mux_arc.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 134                        ;
;                                             ;                            ;
; Total combinational functions               ; 130                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 78                         ;
;     -- 3 input functions                    ; 27                         ;
;     -- <=2 input functions                  ; 25                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 115                        ;
;     -- arithmetic mode                      ; 15                         ;
;                                             ;                            ;
; Total registers                             ; 34                         ;
;     -- Dedicated logic registers            ; 34                         ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 46                         ;
; Total memory bits                           ; 4096                       ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; debouncer:inst16|out_key~2 ;
; Maximum fan-out                             ; 33                         ;
; Total fan-out                               ; 816                        ;
; Average fan-out                             ; 3.00                       ;
+---------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; |CPU                                      ; 130 (2)             ; 34 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 46   ; 0            ; |CPU                                                                          ; CPU             ; work         ;
;    |UC:inst18|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|UC:inst18                                                                ; UC              ; work         ;
;    |ULA:inst2|                            ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2                                                                ; ULA             ; work         ;
;       |muxvec:inst1|                      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|muxvec:inst1                                                   ; muxvec          ; work         ;
;          |lpm_mux:LPM_MUX_component|      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|muxvec:inst1|lpm_mux:LPM_MUX_component                         ; lpm_mux         ; work         ;
;             |mux_o7e:auto_generated|      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|muxvec:inst1|lpm_mux:LPM_MUX_component|mux_o7e:auto_generated  ; mux_o7e         ; work         ;
;       |somador:inst4|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|somador:inst4                                                  ; somador         ; work         ;
;          |FA:inst2|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|somador:inst4|FA:inst2                                         ; FA              ; work         ;
;          |FA:inst3|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|somador:inst4|FA:inst3                                         ; FA              ; work         ;
;          |FA:inst7|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|somador:inst4|FA:inst7                                         ; FA              ; work         ;
;          |FA:inst|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|somador:inst4|FA:inst                                          ; FA              ; work         ;
;       |subtrator:inst5|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|subtrator:inst5                                                ; subtrator       ; work         ;
;          |FA:inst2|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ULA:inst2|subtrator:inst5|FA:inst2                                       ; FA              ; work         ;
;    |contador:inst|                        ; 31 (31)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|contador:inst                                                            ; contador        ; work         ;
;    |debouncer:inst16|                     ; 28 (28)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|debouncer:inst16                                                         ; debouncer       ; work         ;
;    |display:inst10|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst10                                                           ; display         ; work         ;
;    |display:inst1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst1                                                            ; display         ; work         ;
;    |display:inst6|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst6                                                            ; display         ; work         ;
;    |display:inst7|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst7                                                            ; display         ; work         ;
;    |display:inst8|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst8                                                            ; display         ; work         ;
;    |display:inst9|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|display:inst9                                                            ; display         ; work         ;
;    |muxvec2:inst12|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|muxvec2:inst12                                                           ; muxvec2         ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|muxvec2:inst12|lpm_mux:LPM_MUX_component                                 ; lpm_mux         ; work         ;
;          |mux_arc:auto_generated|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|muxvec2:inst12|lpm_mux:LPM_MUX_component|mux_arc:auto_generated          ; mux_arc         ; work         ;
;    |registrador:inst3|                    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|registrador:inst3                                                        ; registrador     ; work         ;
;    |registrador:inst4|                    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|registrador:inst4                                                        ; registrador     ; work         ;
;    |rom:inst5|                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|rom:inst5                                                                ; rom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|rom:inst5|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_nnr3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|rom:inst5|altsyncram:altsyncram_component|altsyncram_nnr3:auto_generated ; altsyncram_nnr3 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; rom:inst5|altsyncram:altsyncram_component|altsyncram_nnr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; Mem01.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; LPM_MUX      ; 21.1    ; N/A          ; N/A          ; |CPU|ULA:inst2|muxvec:inst1 ; muxvec.vhd      ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |CPU|rom:inst5              ; rom.vhd         ;
; Altera ; LPM_MUX      ; 21.1    ; N/A          ; N/A          ; |CPU|muxvec2:inst12         ; muxvec2.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|debouncer:inst16|counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst5|altsyncram:altsyncram_component|altsyncram_nnr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Mem01.mif            ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_nnr3      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst16 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DELAY_BITS     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                  ;
+------------------------+--------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 4            ; Signed Integer                                        ;
; LPM_SIZE               ; 4            ; Signed Integer                                        ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                        ;
; CBXI_PARAMETER         ; mux_o7e      ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                               ;
+------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxvec2:inst12|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 4            ; Signed Integer                                ;
; LPM_SIZE               ; 2            ; Signed Integer                                ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                       ;
; CBXI_PARAMETER         ; mux_arc      ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                       ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; rom:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 34                          ;
;     CLR               ; 10                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 16                          ;
; cycloneiii_lcell_comb ; 130                         ;
;     arith             ; 15                          ;
;         2 data inputs ; 15                          ;
;     normal            ; 115                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 78                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Oct 17 15:27:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer File: C:/Users/15445630/Desktop/CPU v4/debouncer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file registrador.bdf
    Info (12023): Found entity 1: registrador
Info (12021): Found 1 design units, including 1 entities, in source file contador.bdf
    Info (12023): Found entity 1: contador
Warning (12019): Can't analyze file -- file adder.bdf is missing
Warning (12019): Can't analyze file -- file somasub.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/15445630/Desktop/CPU v4/rom.vhd Line: 53
    Info (12023): Found entity 1: rom File: C:/Users/15445630/Desktop/CPU v4/rom.vhd Line: 43
Warning (12090): Entity "mux" obtained from "mux.bdf" instead of from Quartus Prime megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.bdf
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 1 entities, in source file divisor.bdf
    Info (12023): Found entity 1: divisor
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.bdf
    Info (12023): Found entity 1: multiplicador
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file muxvec.vhd
    Info (12022): Found design unit 1: muxvec-SYN File: C:/Users/15445630/Desktop/CPU v4/muxvec.vhd Line: 56
    Info (12023): Found entity 1: muxvec File: C:/Users/15445630/Desktop/CPU v4/muxvec.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file muxvec2.v
    Info (12023): Found entity 1: muxvec2 File: C:/Users/15445630/Desktop/CPU v4/muxvec2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file uc.bdf
    Info (12023): Found entity 1: UC
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (12125): Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display
Info (12128): Elaborating entity "display" for hierarchy "display:inst10"
Warning (12125): Using design file mux4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux4
Info (12128): Elaborating entity "mux4" for hierarchy "display:inst10|mux4:inst"
Warning (12125): Using design file mux2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2
Info (12128): Elaborating entity "mux2" for hierarchy "display:inst10|mux4:inst|mux2:inst9"
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst5|altsyncram:altsyncram_component" File: C:/Users/15445630/Desktop/CPU v4/rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom:inst5|altsyncram:altsyncram_component" File: C:/Users/15445630/Desktop/CPU v4/rom.vhd Line: 60
Info (12133): Instantiated megafunction "rom:inst5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15445630/Desktop/CPU v4/rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Mem01.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnr3.tdf
    Info (12023): Found entity 1: altsyncram_nnr3 File: C:/Users/15445630/Desktop/CPU v4/db/altsyncram_nnr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nnr3" for hierarchy "rom:inst5|altsyncram:altsyncram_component|altsyncram_nnr3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst16"
Warning (10230): Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16) File: C:/Users/15445630/Desktop/CPU v4/debouncer.v Line: 71
Info (12128): Elaborating entity "contador" for hierarchy "contador:inst"
Info (12128): Elaborating entity "UC" for hierarchy "UC:inst18"
Warning (275085): Found inconsistent dimensions for element "REGCLR"
Warning (275080): Converted elements in bus name "REGCLR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "REGCLR[0]" to "REGCLR0"
    Warning (275081): Converted element name(s) from "REGCLR[1]" to "REGCLR1"
Warning (275008): Primitive "GND" of instance "inst" not used
Warning (275008): Primitive "GND" of instance "inst6" not used
Info (12128): Elaborating entity "registrador" for hierarchy "registrador:inst4"
Info (12128): Elaborating entity "mux" for hierarchy "registrador:inst4|mux:inst4"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:inst2"
Info (12128): Elaborating entity "muxvec" for hierarchy "ULA:inst2|muxvec:inst1"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component" File: C:/Users/15445630/Desktop/CPU v4/muxvec.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component" File: C:/Users/15445630/Desktop/CPU v4/muxvec.vhd Line: 90
Info (12133): Instantiated megafunction "ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/15445630/Desktop/CPU v4/muxvec.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o7e.tdf
    Info (12023): Found entity 1: mux_o7e File: C:/Users/15445630/Desktop/CPU v4/db/mux_o7e.tdf Line: 23
Info (12128): Elaborating entity "mux_o7e" for hierarchy "ULA:inst2|muxvec:inst1|LPM_MUX:LPM_MUX_component|mux_o7e:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "divisor" for hierarchy "ULA:inst2|divisor:inst"
Warning (12125): Using design file subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: subtrator
Info (12128): Elaborating entity "subtrator" for hierarchy "ULA:inst2|subtrator:inst5"
Warning (12125): Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FA
Info (12128): Elaborating entity "FA" for hierarchy "ULA:inst2|subtrator:inst5|FA:inst"
Info (12128): Elaborating entity "multiplicador" for hierarchy "ULA:inst2|multiplicador:inst3"
Warning (12125): Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somador
Info (12128): Elaborating entity "somador" for hierarchy "ULA:inst2|somador:inst4"
Info (12128): Elaborating entity "muxvec2" for hierarchy "muxvec2:inst12"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "muxvec2:inst12|LPM_MUX:LPM_MUX_component" File: C:/Users/15445630/Desktop/CPU v4/muxvec2.v Line: 69
Info (12130): Elaborated megafunction instantiation "muxvec2:inst12|LPM_MUX:LPM_MUX_component" File: C:/Users/15445630/Desktop/CPU v4/muxvec2.v Line: 69
Info (12133): Instantiated megafunction "muxvec2:inst12|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/15445630/Desktop/CPU v4/muxvec2.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf
    Info (12023): Found entity 1: mux_arc File: C:/Users/15445630/Desktop/CPU v4/db/mux_arc.tdf Line: 23
Info (12128): Elaborating entity "mux_arc" for hierarchy "muxvec2:inst12|LPM_MUX:LPM_MUX_component|mux_arc:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "debouncer:inst16|out_key" is converted into an equivalent circuit using register "debouncer:inst16|out_key~_emulated" and latch "debouncer:inst16|out_key~1" File: C:/Users/15445630/Desktop/CPU v4/debouncer.v Line: 42
    Warning (13310): Register "contador:inst|inst1" is converted into an equivalent circuit using register "contador:inst|inst1~_emulated" and latch "contador:inst|inst1~1"
    Warning (13310): Register "contador:inst|inst" is converted into an equivalent circuit using register "contador:inst|inst~_emulated" and latch "contador:inst|inst~1"
    Warning (13310): Register "contador:inst|inst2" is converted into an equivalent circuit using register "contador:inst|inst2~_emulated" and latch "contador:inst|inst2~1"
    Warning (13310): Register "contador:inst|inst4" is converted into an equivalent circuit using register "contador:inst|inst4~_emulated" and latch "contador:inst|inst4~1"
    Warning (13310): Register "debouncer:inst16|intermediate" is converted into an equivalent circuit using register "debouncer:inst16|intermediate~_emulated" and latch "debouncer:inst16|out_key~1" File: C:/Users/15445630/Desktop/CPU v4/debouncer.v Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 200 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 138 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Thu Oct 17 15:27:13 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


