<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>16</order>
	</message>
	<pm_ops>
		<thread>_dst_valid</thread>
	</pm_ops>
	<resource>
		<res_id>35</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>float2fix_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>float2fix_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>float2fix_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>float2fix_NotBit_32U_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>~</label>
		<unit_area>131.3280</unit_area>
		<comb_area>131.3280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.2725</delay>
		<module_name>float2fix_Add2i1s32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>250.0533</unit_area>
		<comb_area>250.0533</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>float2fix_N_Mux_32_2_12_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>float2fix_Muxu32i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_dst</thread>
		<op>
			<id>2417</id>
			<opcode>42</opcode>
			<source_loc>1647</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2418</id>
			<opcode>42</opcode>
			<source_loc>1643</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2419</id>
			<opcode>43</opcode>
			<source_loc>1643</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2420</id>
			<opcode>44</opcode>
			<source_loc>1638</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2421</id>
			<opcode>45</opcode>
			<source_loc>1658</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>2422</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1660,1659</sub_loc>
		</source_loc>
		<op>
			<id>2423</id>
			<opcode>34</opcode>
			<source_loc>1660,1659</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>2424</id>
			<opcode>40</opcode>
			<source_loc>2328</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2425</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2332,1641</sub_loc>
		</source_loc>
		<op>
			<id>2426</id>
			<opcode>6</opcode>
			<source_loc>2332,1641</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>40</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.3266</delay>
		<module_name>float2fix_RightShift_32Ux5U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;&gt;</label>
		<unit_area>415.1880</unit_area>
		<comb_area>415.1880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_r_a_m</thread>
		<op>
			<id>2433</id>
			<opcode>43</opcode>
			<source_loc>1616</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2434</id>
			<opcode>44</opcode>
			<source_loc>1611</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2435</id>
			<opcode>47</opcode>
			<source_loc>1623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2436</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2335,1614</sub_loc>
		</source_loc>
		<op>
			<id>2437</id>
			<opcode>6</opcode>
			<source_loc>2335,1614</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>28</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0788</delay>
		<module_name>float2fix_Gti31s9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&gt;</label>
		<unit_area>10.6020</unit_area>
		<comb_area>10.6020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>float2fix_Subu5i31_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>-</label>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_comb_sig</thread>
		<source_loc>
			<id>2440</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1587,1586</sub_loc>
		</source_loc>
		<op>
			<id>2441</id>
			<opcode>35</opcode>
			<source_loc>1587,1586</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2442</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1599,1597</sub_loc>
		</source_loc>
		<op>
			<id>2443</id>
			<opcode>36</opcode>
			<source_loc>1599,1597</source_loc>
			<port>
				<name>in1</name>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>31</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.2108</delay>
		<module_name>float2fix_MuxSubi127u8i0u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b ? (sc_uint&lt;8&gt; )
  (a - 127ULL) : (sc_uint&lt;8&gt; )
  (0ULL))</label>
		<unit_area>57.4218</unit_area>
		<comb_area>57.4218</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0487</delay>
		<module_name>float2fix_MuxCati0Catu23i1i0u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>180.5760</unit_area>
		<comb_area>180.5760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_a_m_e_s</thread>
		<op>
			<id>2444</id>
			<opcode>44</opcode>
			<source_loc>2339</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<source_loc>
			<id>2445</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2338,1551,1550,1537</sub_loc>
		</source_loc>
		<op>
			<id>2446</id>
			<opcode>38</opcode>
			<source_loc>2338,1551,1550,1537</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2447</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2337,1545,1542,1534</sub_loc>
		</source_loc>
		<op>
			<id>2448</id>
			<opcode>39</opcode>
			<source_loc>2337,1545,1542,1534</source_loc>
			<port>
				<name>in2</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_r_in_data</thread>
		<op>
			<id>2449</id>
			<opcode>40</opcode>
			<source_loc>2341</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>124</source_line>
		<phase>sched</phase>
		<order>17</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>103</source_line>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>86</source_line>
		<phase>sched</phase>
		<order>19</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>59</source_line>
		<phase>sched</phase>
		<order>20</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>49</source_line>
		<phase>sched</phase>
		<order>21</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>float2fix.h</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>22</order>
	</message>
	<sched_order>
		<thread>_dst_valid</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_dst</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_a_m_e_s</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_r_in_data</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_comb_sig</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_r_a_m</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>7</value>
	</sched_order>
	<source_loc>
		<id>2115</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>613,1681</sub_loc>
	</source_loc>
	<source_loc>
		<id>2114</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>729,1684</sub_loc>
	</source_loc>
	<source_loc>
		<id>2116</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>613,1683</sub_loc>
	</source_loc>
	<source_loc>
		<id>2450</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2116</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_dst_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_dst_valid</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_dst_valid</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_dst_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_dst_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_dst_valid</thread>
		<io_op>
			<id>2451</id>
			<source_loc>2115</source_loc>
			<order>1</order>
			<sig_name>dst_valid</sig_name>
			<label>dst_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dst_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2452</id>
			<source_loc>2114</source_loc>
			<order>2</order>
			<sig_name>src_valid_3d</sig_name>
			<label>src_valid_3d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>src_valid_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2453</id>
			<source_loc>2450</source_loc>
			<order>3</order>
			<sig_name>dst_valid</sig_name>
			<label>dst_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dst_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_dst_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_dst_valid</thread>
		<timing_path>
			<name>_dst_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
				<state>3</state>
				<source_loc>2453</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
				<state>3</state>
				<source_loc>2452</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
				<state>1</state>
				<source_loc>2451</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_dst_valid</thread>
		<timing_path>
			<name>_dst_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_dst_valid</thread>
		<reg_op>
			<id>2456</id>
			<source_loc>2451</source_loc>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_valid</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dst_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2457</id>
			<source_loc>2453</source_loc>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_valid</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dst_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_dst_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>3</id>
			<thread>_dst_valid</thread>
			<source_path>float2fix.h</source_path>
			<source_line>124</source_line>
			<source_loc>1688</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_dst_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_dst_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1685</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2125</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>652,1635</sub_loc>
	</source_loc>
	<source_loc>
		<id>2123</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>734,1647</sub_loc>
	</source_loc>
	<source_loc>
		<id>2126</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>736,1651</sub_loc>
	</source_loc>
	<source_loc>
		<id>2122</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>733,1643</sub_loc>
	</source_loc>
	<source_loc>
		<id>2121</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>729,1638</sub_loc>
	</source_loc>
	<source_loc>
		<id>2120</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>736,2333</sub_loc>
	</source_loc>
	<source_loc>
		<id>2124</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1655</sub_loc>
	</source_loc>
	<source_loc>
		<id>2127</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>652,1662</sub_loc>
	</source_loc>
	<source_loc>
		<id>2458</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2127,1662</sub_loc>
	</source_loc>
	<source_loc>
		<id>2459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>8991</opcode>
		<sub_loc>2127,1662</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_dst</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_dst</thread>
		<value>16</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_dst</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_dst</thread>
		<value>418</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>float2fix_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>float2fix_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>float2fix_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>float2fix_NotBit_32U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>~</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>1.2900</delay>
		<module_name>float2fix_Add2i1s32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>126.5400</unit_area>
		<comb_area>126.5400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>float2fix_N_Mux_32_2_12_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_dst</thread>
		<op>
			<id>2481</id>
			<opcode>26</opcode>
			<source_loc>1658</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>2479</id>
			<opcode>3</opcode>
			<source_loc>1660,1659</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>2477</id>
			<opcode>10</opcode>
			<source_loc>2328</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_dst</thread>
		<io_op>
			<id>2461</id>
			<source_loc>2125</source_loc>
			<order>1</order>
			<sig_name>dst</sig_name>
			<label>dst:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dst</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2465</id>
			<source_loc>2123</source_loc>
			<order>2</order>
			<sig_name>r_max_sig</sig_name>
			<label>r_max_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>r_max_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2466</id>
			<source_loc>2126</source_loc>
			<order>3</order>
			<sig_name>r_a_m</sig_name>
			<label>r_a_m:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>r_a_m</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2464</id>
			<source_loc>2122</source_loc>
			<order>4</order>
			<sig_name>r_zero_sig</sig_name>
			<label>r_zero_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>r_zero_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2463</id>
			<source_loc>2121</source_loc>
			<order>5</order>
			<sig_name>src_valid_3d</sig_name>
			<label>src_valid_3d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>5</id>
				<op_kind>input</op_kind>
				<object>src_valid_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2467</id>
			<source_loc>2124</source_loc>
			<order>6</order>
			<sig_name>r_a_s</sig_name>
			<label>r_a_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>r_a_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2462</id>
			<source_loc>2120</source_loc>
			<order>7</order>
			<sig_name>r_a_m</sig_name>
			<label>r_a_m:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>r_a_m</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2468</id>
			<source_loc>2417</source_loc>
			<order>8</order>
			<instance_name>float2fix_Or_1Ux1U_1U_4_1</instance_name>
			<opcode>42</opcode>
			<label>|</label>
			<op>
				<id>10</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2469</id>
			<source_loc>2418</source_loc>
			<order>9</order>
			<instance_name>float2fix_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>42</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2170000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2470</id>
			<source_loc>2419</source_loc>
			<order>10</order>
			<instance_name>float2fix_Not_1U_1U_4_3</instance_name>
			<opcode>43</opcode>
			<label>!</label>
			<op>
				<id>12</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2364000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2471</id>
			<source_loc>2420</source_loc>
			<order>11</order>
			<instance_name>float2fix_And_1Ux1U_1U_4_4</instance_name>
			<opcode>44</opcode>
			<label>&amp;</label>
			<op>
				<id>13</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2820000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2472</id>
			<source_loc>2421</source_loc>
			<order>12</order>
			<instance_name>float2fix_NotBit_32U_32S_4_5</instance_name>
			<opcode>26</opcode>
			<label>~</label>
			<op>
				<id>14</id>
				<op_kind>not</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1428000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2473</id>
			<source_loc>2423</source_loc>
			<order>13</order>
			<instance_name>float2fix_Add2i1s32_4_6</instance_name>
			<opcode>3</opcode>
			<label>+</label>
			<op>
				<id>15</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4328000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2474</id>
			<source_loc>2424</source_loc>
			<order>14</order>
			<instance_name>float2fix_N_Mux_32_2_12_4_7</instance_name>
			<opcode>10</opcode>
			<label>MUX(2)</label>
			<op>
				<id>16</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5228000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2475</id>
			<source_loc>2426</source_loc>
			<order>15</order>
			<instance_name>float2fix_Muxu32i0u1_4_8</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>17</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5942000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2476</id>
			<source_loc>2459</source_loc>
			<order>16</order>
			<sig_name>dst</sig_name>
			<label>dst:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>dst</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.6597000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_dst</thread>
	</cdfg>
	<timing_paths>
		<thread>_dst</thread>
		<timing_path>
			<name>_dst_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
				<state>3</state>
				<source_loc>2462</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
				<state>3</state>
				<source_loc>2466</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_max_sig</port_name>
				<state>3</state>
				<source_loc>2465</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_zero_sig</port_name>
				<state>3</state>
				<source_loc>2464</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_s</port_name>
				<state>3</state>
				<source_loc>2467</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
				<state>3</state>
				<source_loc>2463</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst</port_name>
				<state>3</state>
				<source_loc>2476</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst</port_name>
				<state>1</state>
				<source_loc>2461</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_dst</thread>
		<timing_path>
			<name>_dst_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_max_sig</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_zero_sig</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_s</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_dst</thread>
		<reg_op>
			<id>2487</id>
			<source_loc>2461</source_loc>
			<name>dst</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>dst</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2488</id>
			<source_loc>2476</source_loc>
			<name>dst</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst</instance_name>
			<op>
				<id>18</id>
				<op_kind>reg</op_kind>
				<object>dst</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_dst</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>5</id>
			<thread>_dst</thread>
			<source_path>float2fix.h</source_path>
			<source_line>103</source_line>
			<source_loc>1678</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_dst</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_dst</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1669</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2152</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>735,1523</sub_loc>
	</source_loc>
	<source_loc>
		<id>2153</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>769,1526</sub_loc>
	</source_loc>
	<source_loc>
		<id>2154</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1529</sub_loc>
	</source_loc>
	<source_loc>
		<id>2151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>727,1531</sub_loc>
	</source_loc>
	<source_loc>
		<id>2150</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>676,2340</sub_loc>
	</source_loc>
	<source_loc>
		<id>2155</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1554</sub_loc>
	</source_loc>
	<source_loc>
		<id>2505</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2155,1554</sub_loc>
	</source_loc>
	<source_loc>
		<id>2506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9009</opcode>
		<sub_loc>2155,1554</sub_loc>
	</source_loc>
	<source_loc>
		<id>2157</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>769,1548</sub_loc>
	</source_loc>
	<source_loc>
		<id>2507</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2157,1548</sub_loc>
	</source_loc>
	<source_loc>
		<id>2508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9007</opcode>
		<sub_loc>2157,1548</sub_loc>
	</source_loc>
	<source_loc>
		<id>2159</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>735,1541</sub_loc>
	</source_loc>
	<source_loc>
		<id>2509</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2159,1541</sub_loc>
	</source_loc>
	<source_loc>
		<id>2510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9005</opcode>
		<sub_loc>2159,1541</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_a_m_e_s</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_a_m_e_s</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_a_m_e_s</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_a_m_e_s</thread>
		<value>180</value>
	</intrinsic_muxing>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.4590</delay>
		<module_name>float2fix_MuxSubi127u8i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b ? (sc_uint&lt;8&gt; )
  (a - 127ULL) : (sc_uint&lt;8&gt; )
  (0ULL))</label>
		<unit_area>37.6200</unit_area>
		<comb_area>37.6200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>float2fix_MuxCati0Catu23i1i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_a_m_e_s</thread>
		<op>
			<id>2524</id>
			<opcode>7</opcode>
			<source_loc>2338,1551,1550,1537</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2522</id>
			<opcode>8</opcode>
			<source_loc>2337,1545,1542,1534</source_loc>
			<port>
				<name>in2</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_a_m_e_s</thread>
		<io_op>
			<id>2511</id>
			<source_loc>2152</source_loc>
			<order>1</order>
			<sig_name>a_m</sig_name>
			<label>a_m:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>a_m</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2512</id>
			<source_loc>2153</source_loc>
			<order>2</order>
			<sig_name>a_e</sig_name>
			<label>a_e:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>a_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2513</id>
			<source_loc>2154</source_loc>
			<order>3</order>
			<sig_name>a_s</sig_name>
			<label>a_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>35</id>
				<op_kind>output</op_kind>
				<object>a_s</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2514</id>
			<source_loc>2150</source_loc>
			<order>4</order>
			<sig_name>r_in_data</sig_name>
			<label>r_in_data:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>36</id>
				<op_kind>input</op_kind>
				<object>r_in_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2515</id>
			<source_loc>2151</source_loc>
			<order>5</order>
			<sig_name>src_valid_1d</sig_name>
			<label>src_valid_1d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>src_valid_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2516</id>
			<source_loc>2444</source_loc>
			<order>6</order>
			<instance_name>float2fix_And_1Ux1U_1U_4_9</instance_name>
			<opcode>44</opcode>
			<label>&amp;</label>
			<op>
				<id>38</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1596000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2517</id>
			<source_loc>2506</source_loc>
			<order>7</order>
			<sig_name>a_s</sig_name>
			<label>a_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>a_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2251000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2518</id>
			<source_loc>2446</source_loc>
			<order>8</order>
			<instance_name>float2fix_MuxSubi127u8i0u1_4_10</instance_name>
			<opcode>7</opcode>
			<label>
(b ? a - 127 : 0)			</label>
			<op>
				<id>40</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5730000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2519</id>
			<source_loc>2508</source_loc>
			<order>9</order>
			<sig_name>a_e</sig_name>
			<label>a_e:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>41</id>
				<op_kind>output</op_kind>
				<object>a_e</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6385000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2520</id>
			<source_loc>2448</source_loc>
			<order>10</order>
			<instance_name>float2fix_MuxCati0Catu23i1i0u1_4_11</instance_name>
			<opcode>8</opcode>
			<label>MUX(2)</label>
			<op>
				<id>42</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2521</id>
			<source_loc>2510</source_loc>
			<order>11</order>
			<sig_name>a_m</sig_name>
			<label>a_m:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>43</id>
				<op_kind>output</op_kind>
				<object>a_m</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_a_m_e_s</thread>
	</cdfg>
	<timing_paths>
		<thread>_a_m_e_s</thread>
		<timing_path>
			<name>_a_m_e_s_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
				<state>3</state>
				<source_loc>2515</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
				<state>3</state>
				<source_loc>2514</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
				<state>3</state>
				<source_loc>2521</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
				<state>3</state>
				<source_loc>2519</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
				<state>3</state>
				<source_loc>2517</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
				<state>1</state>
				<source_loc>2513</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
				<state>1</state>
				<source_loc>2512</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
				<state>1</state>
				<source_loc>2511</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_a_m_e_s</thread>
		<timing_path>
			<name>_a_m_e_s_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_a_m_e_s_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_a_m_e_s</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_a_m_e_s</thread>
		<reg_op>
			<id>2530</id>
			<source_loc>2512</source_loc>
			<name>a_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>a_e</instance_name>
			<op>
				<id>34</id>
				<op_kind>reg</op_kind>
				<object>a_e</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2531</id>
			<source_loc>2519</source_loc>
			<name>a_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>a_e</instance_name>
			<op>
				<id>41</id>
				<op_kind>reg</op_kind>
				<object>a_e</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2533</id>
			<source_loc>2511</source_loc>
			<name>a_m</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>a_m</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>a_m</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2534</id>
			<source_loc>2521</source_loc>
			<name>a_m</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>a_m</instance_name>
			<op>
				<id>43</id>
				<op_kind>reg</op_kind>
				<object>a_m</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2536</id>
			<source_loc>2513</source_loc>
			<name>a_s</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>a_s</instance_name>
			<op>
				<id>35</id>
				<op_kind>reg</op_kind>
				<object>a_s</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2537</id>
			<source_loc>2517</source_loc>
			<name>a_s</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>a_s</instance_name>
			<op>
				<id>39</id>
				<op_kind>reg</op_kind>
				<object>a_s</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_a_m_e_s</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>11</id>
			<thread>_a_m_e_s</thread>
			<source_path>float2fix.h</source_path>
			<source_line>59</source_line>
			<source_loc>1572</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_a_m_e_s</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_a_m_e_s</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1557</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2166</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>676,1510</sub_loc>
	</source_loc>
	<source_loc>
		<id>2545</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2150,1514</sub_loc>
	</source_loc>
	<source_loc>
		<id>2167</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>676,1514</sub_loc>
	</source_loc>
	<source_loc>
		<id>2543</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2167,1514</sub_loc>
	</source_loc>
	<source_loc>
		<id>2544</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9011</opcode>
		<sub_loc>2167,1514</sub_loc>
	</source_loc>
	<source_loc>
		<id>2547</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2545</sub_loc>
	</source_loc>
	<source_loc>
		<id>2546</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2545</sub_loc>
	</source_loc>
	<source_loc>
		<id>2549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2167</sub_loc>
	</source_loc>
	<source_loc>
		<id>2165</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>599,1515</sub_loc>
	</source_loc>
	<source_loc>
		<id>2164</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>574,1513</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_r_in_data</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_r_in_data</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_r_in_data</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_r_in_data</thread>
		<value>375</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_r_in_data</thread>
		<op>
			<id>2558</id>
			<opcode>10</opcode>
			<source_loc>2341</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_r_in_data</thread>
		<io_op>
			<id>2551</id>
			<source_loc>2166</source_loc>
			<order>1</order>
			<sig_name>r_in_data</sig_name>
			<label>r_in_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>r_in_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2552</id>
			<source_loc>2545</source_loc>
			<order>2</order>
			<sig_name>r_in_data</sig_name>
			<label>r_in_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>r_in_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2554</id>
			<source_loc>2164</source_loc>
			<order>3</order>
			<sig_name>src_valid</sig_name>
			<label>src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2553</id>
			<source_loc>2549</source_loc>
			<order>4</order>
			<sig_name>ur_in_data_r_in_data_next</sig_name>
			<label>r_in_data:ur_in_data_r_in_data_next:write</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>ur_in_data_r_in_data_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2555</id>
			<source_loc>2165</source_loc>
			<order>5</order>
			<sig_name>src</sig_name>
			<label>src:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>54</id>
				<op_kind>input</op_kind>
				<object>src</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2556</id>
			<source_loc>2449</source_loc>
			<order>6</order>
			<instance_name>float2fix_N_Mux_32_2_12_4_12</instance_name>
			<opcode>10</opcode>
			<label>MUX(2)</label>
			<op>
				<id>55</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1900000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2557</id>
			<source_loc>2544</source_loc>
			<order>7</order>
			<sig_name>r_in_data</sig_name>
			<label>r_in_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>56</id>
				<op_kind>output</op_kind>
				<object>r_in_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2555000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_r_in_data</thread>
	</cdfg>
	<timing_paths>
		<thread>_r_in_data</thread>
		<timing_path>
			<name>_r_in_data_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
				<state>3</state>
				<source_loc>2167</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
				<state>3</state>
				<source_loc>2557</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
				<state>2</state>
				<source_loc>2548</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
				<state>1</state>
				<source_loc>2551</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_r_in_data</thread>
		<timing_path>
			<name>_r_in_data_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_in_data_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_in_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_in_data</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_r_in_data</thread>
		<reg_op>
			<id>2562</id>
			<source_loc>2551</source_loc>
			<name>r_in_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_in_data</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>r_in_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2563</id>
			<source_loc>2557</source_loc>
			<name>r_in_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_in_data</instance_name>
			<op>
				<id>56</id>
				<op_kind>reg</op_kind>
				<object>r_in_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_r_in_data</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>13</id>
			<thread>_r_in_data</thread>
			<source_path>float2fix.h</source_path>
			<source_line>49</source_line>
			<source_loc>1520</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_r_in_data</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_r_in_data</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1517</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2140</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>769,2336</sub_loc>
	</source_loc>
	<source_loc>
		<id>2141</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>731,1583</sub_loc>
	</source_loc>
	<source_loc>
		<id>2565</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2141,1583</sub_loc>
	</source_loc>
	<source_loc>
		<id>2566</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9008</opcode>
		<sub_loc>2141,1583</sub_loc>
	</source_loc>
	<source_loc>
		<id>1581</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>82</line>
		<col>27</col>
	</source_loc>
	<source_loc>
		<id>2144</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>731,1581</sub_loc>
	</source_loc>
	<source_loc>
		<id>2569</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2144</sub_loc>
	</source_loc>
	<source_loc>
		<id>2142</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>732,1592</sub_loc>
	</source_loc>
	<source_loc>
		<id>2143</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,1596</sub_loc>
	</source_loc>
	<source_loc>
		<id>2567</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2143,1596</sub_loc>
	</source_loc>
	<source_loc>
		<id>2568</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9004</opcode>
		<sub_loc>2143,1596</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_comb_sig</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_comb_sig</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_comb_sig</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_comb_sig</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_comb_sig</thread>
	</pm_ops>
	<sched_ops>
		<thread>_comb_sig</thread>
		<io_op>
			<id>2571</id>
			<source_loc>2140</source_loc>
			<order>1</order>
			<sig_name>a_e</sig_name>
			<label>a_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>a_e</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2570</id>
			<source_loc>2569</source_loc>
			<order>2</order>
			<sig_name>ucomb_sig_max_sig_prev</sig_name>
			<label>max_sig:ucomb_sig_max_sig_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>ucomb_sig_max_sig_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2574</id>
			<source_loc>2142</source_loc>
			<order>3</order>
			<sig_name>zm_sig</sig_name>
			<label>zm_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>zm_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2572</id>
			<source_loc>2441</source_loc>
			<order>4</order>
			<instance_name>float2fix_Gti31s9_1_13</instance_name>
			<opcode>35</opcode>
			<label>&gt;</label>
			<op>
				<id>62</id>
				<op_kind>gt</op_kind>
				<in_widths>8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1928000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2573</id>
			<source_loc>2566</source_loc>
			<order>5</order>
			<sig_name>max_sig</sig_name>
			<label>max_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>max_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2583000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2575</id>
			<source_loc>2443</source_loc>
			<order>6</order>
			<instance_name>float2fix_Subu5i31_1_14</instance_name>
			<opcode>36</opcode>
			<label>-</label>
			<op>
				<id>65</id>
				<op_kind>sub</op_kind>
				<in_widths>8</in_widths>
				<out_widths>5</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2576</id>
			<source_loc>2568</source_loc>
			<order>7</order>
			<sig_name>shift_num</sig_name>
			<label>shift_num:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<op>
				<id>66</id>
				<op_kind>output</op_kind>
				<object>shift_num</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_comb_sig</thread>
	</cdfg>
	<timing_paths>
		<thread>_comb_sig</thread>
		<timing_path>
			<name>_comb_sig_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
				<state>2</state>
				<source_loc>2571</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0788</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>max_sig</port_name>
				<state>2</state>
				<source_loc>2573</source_loc>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
				<state>2</state>
				<source_loc>2571</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0788</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>max_sig</port_name>
				<state>2</state>
				<source_loc>2144</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>zm_sig</port_name>
				<state>2</state>
				<source_loc>2574</source_loc>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
				<state>2</state>
				<source_loc>2571</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0788</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>max_sig</port_name>
				<state>2</state>
				<source_loc>2144</source_loc>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
				<state>2</state>
				<source_loc>2571</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>shift_num</port_name>
				<state>2</state>
				<source_loc>2576</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
				<state>2</state>
				<source_loc>2571</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_comb_sig</thread>
		<timing_path>
			<name>_comb_sig_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0788</delay>
				<instance_name>float2fix_Gti31s9_1_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>max_sig</port_name>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0788</delay>
				<instance_name>float2fix_Gti31s9_1_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>max_sig</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>zm_sig</port_name>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0788</delay>
				<instance_name>float2fix_Gti31s9_1_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>max_sig</port_name>
			</path_node>
			<delay>0.2583</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>a_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>float2fix_Subu5i31_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>shift_num</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>_comb_sig_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_comb_sig</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_e</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_comb_sig</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_comb_sig</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>9</id>
			<thread>_comb_sig</thread>
			<source_path>float2fix.h</source_path>
			<source_line>78</source_line>
			<source_loc>1605</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_comb_sig</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_comb_sig</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1601</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2137</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>736,1608</sub_loc>
	</source_loc>
	<source_loc>
		<id>2134</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>732,1616</sub_loc>
	</source_loc>
	<source_loc>
		<id>2133</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>728,1611</sub_loc>
	</source_loc>
	<source_loc>
		<id>2135</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>735,1621</sub_loc>
	</source_loc>
	<source_loc>
		<id>2136</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,1622</sub_loc>
	</source_loc>
	<source_loc>
		<id>2138</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>736,1620</sub_loc>
	</source_loc>
	<source_loc>
		<id>2579</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2138,1620</sub_loc>
	</source_loc>
	<source_loc>
		<id>2580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9000</opcode>
		<sub_loc>2138,1620</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_r_a_m</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_r_a_m</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_r_a_m</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_r_a_m</thread>
		<value>43</value>
	</intrinsic_muxing>
	<resource>
		<res_id>21</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.4397</delay>
		<module_name>float2fix_RightShift_32Ux5U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;&gt;</label>
		<unit_area>314.2980</unit_area>
		<comb_area>314.2980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_r_a_m</thread>
		<op>
			<id>2592</id>
			<opcode>28</opcode>
			<source_loc>1623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_r_a_m</thread>
		<io_op>
			<id>2582</id>
			<source_loc>2137</source_loc>
			<order>1</order>
			<sig_name>r_a_m</sig_name>
			<label>r_a_m:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>r_a_m</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2584</id>
			<source_loc>2134</source_loc>
			<order>2</order>
			<sig_name>zm_sig</sig_name>
			<label>zm_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>zm_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1928000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2583</id>
			<source_loc>2133</source_loc>
			<order>3</order>
			<sig_name>src_valid_2d</sig_name>
			<label>src_valid_2d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>70</id>
				<op_kind>input</op_kind>
				<object>src_valid_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2585</id>
			<source_loc>2135</source_loc>
			<order>4</order>
			<sig_name>a_m</sig_name>
			<label>a_m:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>a_m</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2586</id>
			<source_loc>2136</source_loc>
			<order>5</order>
			<sig_name>shift_num</sig_name>
			<label>shift_num:read</label>
			<datatype W="5">sc_uint</datatype>
			<input_read/>
			<op>
				<id>73</id>
				<op_kind>input</op_kind>
				<object>shift_num</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2587</id>
			<source_loc>2433</source_loc>
			<order>6</order>
			<instance_name>float2fix_Not_1U_1U_4_15</instance_name>
			<opcode>43</opcode>
			<label>!</label>
			<op>
				<id>74</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2122000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2588</id>
			<source_loc>2434</source_loc>
			<order>7</order>
			<instance_name>float2fix_And_1Ux1U_1U_4_16</instance_name>
			<opcode>44</opcode>
			<label>&amp;</label>
			<op>
				<id>75</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2578000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2589</id>
			<source_loc>2435</source_loc>
			<order>8</order>
			<instance_name>float2fix_RightShift_32Ux5U_32U_4_17</instance_name>
			<opcode>28</opcode>
			<label>&gt;&gt;</label>
			<op>
				<id>76</id>
				<op_kind>rs</op_kind>
				<in_widths>32 5</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5731000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2590</id>
			<source_loc>2437</source_loc>
			<order>9</order>
			<instance_name>float2fix_Muxu32i0u1_4_18</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>77</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6445000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2591</id>
			<source_loc>2580</source_loc>
			<order>10</order>
			<sig_name>r_a_m</sig_name>
			<label>r_a_m:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>r_a_m</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7100000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_r_a_m</thread>
	</cdfg>
	<timing_paths>
		<thread>_r_a_m</thread>
		<timing_path>
			<name>_r_a_m_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6666</delay>
				<port_name>shift_num</port_name>
				<state>3</state>
				<source_loc>2586</source_loc>
			</path_node>
			<delay>1.6666</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6072</delay>
				<port_name>zm_sig</port_name>
				<state>3</state>
				<source_loc>2584</source_loc>
			</path_node>
			<delay>1.6072</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
				<state>3</state>
				<source_loc>2585</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
				<state>3</state>
				<source_loc>2583</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
				<state>3</state>
				<source_loc>2591</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
				<state>1</state>
				<source_loc>2582</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_r_a_m</thread>
		<timing_path>
			<name>_r_a_m_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6666</delay>
				<port_name>shift_num</port_name>
			</path_node>
			<delay>1.6666</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6072</delay>
				<port_name>zm_sig</port_name>
			</path_node>
			<delay>1.6072</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_m</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_r_a_m_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_r_a_m</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_m</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_r_a_m</thread>
		<reg_op>
			<id>2597</id>
			<source_loc>2582</source_loc>
			<name>r_a_m</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_a_m</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>r_a_m</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2598</id>
			<source_loc>2591</source_loc>
			<name>r_a_m</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_a_m</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>r_a_m</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_r_a_m</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>7</id>
			<thread>_r_a_m</thread>
			<source_path>float2fix.h</source_path>
			<source_line>86</source_line>
			<source_loc>1632</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_r_a_m</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_r_a_m</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1627</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2175</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>727,1470</sub_loc>
	</source_loc>
	<source_loc>
		<id>2176</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>728,1472</sub_loc>
	</source_loc>
	<source_loc>
		<id>2177</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>729,1474</sub_loc>
	</source_loc>
	<source_loc>
		<id>2178</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1476</sub_loc>
	</source_loc>
	<source_loc>
		<id>2179</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>733,1478</sub_loc>
	</source_loc>
	<source_loc>
		<id>2180</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>734,1480</sub_loc>
	</source_loc>
	<source_loc>
		<id>2607</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2151,1482</sub_loc>
	</source_loc>
	<source_loc>
		<id>2183</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>727,1482</sub_loc>
	</source_loc>
	<source_loc>
		<id>2617</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2183</sub_loc>
	</source_loc>
	<source_loc>
		<id>2609</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2607</sub_loc>
	</source_loc>
	<source_loc>
		<id>2608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2607</sub_loc>
	</source_loc>
	<source_loc>
		<id>2611</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2133,1484</sub_loc>
	</source_loc>
	<source_loc>
		<id>2186</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>728,1484</sub_loc>
	</source_loc>
	<source_loc>
		<id>2613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2611</sub_loc>
	</source_loc>
	<source_loc>
		<id>2612</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2611</sub_loc>
	</source_loc>
	<source_loc>
		<id>1420</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>41</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2181</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>727,1420</sub_loc>
	</source_loc>
	<source_loc>
		<id>2615</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2181</sub_loc>
	</source_loc>
	<source_loc>
		<id>1422</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>42</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2182</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>728,1422</sub_loc>
	</source_loc>
	<source_loc>
		<id>2616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2182</sub_loc>
	</source_loc>
	<source_loc>
		<id>2172</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>574,1483</sub_loc>
	</source_loc>
	<source_loc>
		<id>2187</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>729,1486</sub_loc>
	</source_loc>
	<source_loc>
		<id>2173</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1489</sub_loc>
	</source_loc>
	<source_loc>
		<id>2184</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1488</sub_loc>
	</source_loc>
	<source_loc>
		<id>2618</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2184</sub_loc>
	</source_loc>
	<source_loc>
		<id>2188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>733,1490</sub_loc>
	</source_loc>
	<source_loc>
		<id>2174</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>731,1493</sub_loc>
	</source_loc>
	<source_loc>
		<id>2185</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>734,1492</sub_loc>
	</source_loc>
	<source_loc>
		<id>2619</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2185</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>19</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>19</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>2620</id>
			<source_loc>2175</source_loc>
			<order>1</order>
			<sig_name>src_valid_1d</sig_name>
			<label>src_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>86</id>
				<op_kind>output</op_kind>
				<object>src_valid_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2621</id>
			<source_loc>2176</source_loc>
			<order>2</order>
			<sig_name>src_valid_2d</sig_name>
			<label>src_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>src_valid_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2622</id>
			<source_loc>2177</source_loc>
			<order>3</order>
			<sig_name>src_valid_3d</sig_name>
			<label>src_valid_3d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>src_valid_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2623</id>
			<source_loc>2178</source_loc>
			<order>4</order>
			<sig_name>r_a_s</sig_name>
			<label>r_a_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>r_a_s</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2624</id>
			<source_loc>2179</source_loc>
			<order>5</order>
			<sig_name>r_zero_sig</sig_name>
			<label>r_zero_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>r_zero_sig</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2625</id>
			<source_loc>2180</source_loc>
			<order>6</order>
			<sig_name>r_max_sig</sig_name>
			<label>r_max_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>r_max_sig</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2626</id>
			<source_loc>2607</source_loc>
			<order>7</order>
			<sig_name>src_valid_1d</sig_name>
			<label>src_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>src_valid_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2627</id>
			<source_loc>2611</source_loc>
			<order>8</order>
			<sig_name>src_valid_2d</sig_name>
			<label>src_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>src_valid_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2628</id>
			<source_loc>2615</source_loc>
			<order>9</order>
			<sig_name>udelay_src_valid_1d_prev</sig_name>
			<label>src_valid_1d:udelay_src_valid_1d_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>udelay_src_valid_1d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2629</id>
			<source_loc>2616</source_loc>
			<order>10</order>
			<sig_name>udelay_src_valid_2d_prev</sig_name>
			<label>src_valid_2d:udelay_src_valid_2d_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>95</id>
				<op_kind>output</op_kind>
				<object>udelay_src_valid_2d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2630</id>
			<source_loc>2172</source_loc>
			<order>11</order>
			<sig_name>src_valid</sig_name>
			<label>src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>96</id>
				<op_kind>input</op_kind>
				<object>src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2631</id>
			<source_loc>2173</source_loc>
			<order>12</order>
			<sig_name>a_s</sig_name>
			<label>a_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>97</id>
				<op_kind>input</op_kind>
				<object>a_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2632</id>
			<source_loc>2174</source_loc>
			<order>13</order>
			<sig_name>max_sig</sig_name>
			<label>max_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>98</id>
				<op_kind>input</op_kind>
				<object>max_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1928000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2633</id>
			<source_loc>2617</source_loc>
			<order>14</order>
			<sig_name>src_valid_1d</sig_name>
			<label>src_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>99</id>
				<op_kind>output</op_kind>
				<object>src_valid_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2634</id>
			<source_loc>2186</source_loc>
			<order>15</order>
			<sig_name>src_valid_2d</sig_name>
			<label>src_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>100</id>
				<op_kind>output</op_kind>
				<object>src_valid_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2635</id>
			<source_loc>2187</source_loc>
			<order>16</order>
			<sig_name>src_valid_3d</sig_name>
			<label>src_valid_3d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>101</id>
				<op_kind>output</op_kind>
				<object>src_valid_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2636</id>
			<source_loc>2618</source_loc>
			<order>17</order>
			<sig_name>r_a_s</sig_name>
			<label>r_a_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>102</id>
				<op_kind>output</op_kind>
				<object>r_a_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2637</id>
			<source_loc>2188</source_loc>
			<order>18</order>
			<sig_name>r_zero_sig</sig_name>
			<label>r_zero_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>103</id>
				<op_kind>output</op_kind>
				<object>r_zero_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0673000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2638</id>
			<source_loc>2619</source_loc>
			<order>19</order>
			<sig_name>r_max_sig</sig_name>
			<label>r_max_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>104</id>
				<op_kind>output</op_kind>
				<object>r_max_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2583000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6072</delay>
				<port_name>max_sig</port_name>
				<state>3</state>
				<source_loc>2632</source_loc>
			</path_node>
			<delay>1.6072</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_max_sig</port_name>
				<state>3</state>
				<source_loc>2638</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_zero_sig</port_name>
				<state>3</state>
				<source_loc>2637</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_s</port_name>
				<state>3</state>
				<source_loc>2636</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
				<state>3</state>
				<source_loc>2635</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
				<state>3</state>
				<source_loc>2634</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
				<state>3</state>
				<source_loc>2633</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
				<state>3</state>
				<source_loc>2631</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
				<state>3</state>
				<source_loc>2182</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
				<state>3</state>
				<source_loc>2181</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.6072</delay>
				<port_name>max_sig</port_name>
			</path_node>
			<delay>1.6072</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>a_s</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_max_sig</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_zero_sig</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_a_s</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_valid_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>2647</id>
			<source_loc>2623</source_loc>
			<name>r_a_s</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_a_s</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>r_a_s</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2648</id>
			<source_loc>2636</source_loc>
			<name>r_a_s</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_a_s</instance_name>
			<op>
				<id>102</id>
				<op_kind>reg</op_kind>
				<object>r_a_s</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2650</id>
			<source_loc>2625</source_loc>
			<name>r_max_sig</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_max_sig</instance_name>
			<op>
				<id>91</id>
				<op_kind>reg</op_kind>
				<object>r_max_sig</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2651</id>
			<source_loc>2638</source_loc>
			<name>r_max_sig</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_max_sig</instance_name>
			<op>
				<id>104</id>
				<op_kind>reg</op_kind>
				<object>r_max_sig</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2653</id>
			<source_loc>2624</source_loc>
			<name>r_zero_sig</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_zero_sig</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>r_zero_sig</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2654</id>
			<source_loc>2637</source_loc>
			<name>r_zero_sig</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_zero_sig</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>r_zero_sig</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2656</id>
			<source_loc>2620</source_loc>
			<name>src_valid_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_valid_1d</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>src_valid_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2657</id>
			<source_loc>2633</source_loc>
			<name>src_valid_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_valid_1d</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>src_valid_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2659</id>
			<source_loc>2621</source_loc>
			<name>src_valid_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_valid_2d</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>src_valid_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2660</id>
			<source_loc>2634</source_loc>
			<name>src_valid_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_valid_2d</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>src_valid_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2662</id>
			<source_loc>2622</source_loc>
			<name>src_valid_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_valid_3d</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>src_valid_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2663</id>
			<source_loc>2635</source_loc>
			<name>src_valid_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_valid_3d</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>src_valid_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2102</source_loc>
		<loop>
			<id>15</id>
			<thread>_delay</thread>
			<source_path>float2fix.h</source_path>
			<source_line>29</source_line>
			<source_loc>1507</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>15</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1494</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>dst_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_valid_3d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_a_m</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_zero_sig</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_max_sig</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_a_s</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_valid_2d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>zm_sig</name>
		<time> 0.193</time>
	</stable_time>
	<stable_time>
		<name>a_m</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>shift_num</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>max_sig</name>
		<time> 0.193</time>
	</stable_time>
	<stable_time>
		<name>a_e</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>a_s</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_in_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_valid_1d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_valid</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_valid</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src</name>
		<time> 0.100</time>
	</input_delay>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 7 threads, 73 ops.</summary>
	</phase_summary>
</tool_log>
