{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593020909263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593020909263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 14:48:29 2020 " "Processing started: Wed Jun 24 14:48:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593020909263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020909263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede -c rede " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede -c rede" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020909263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593020909919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593020909919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede " "Found entity 1: rede" {  } { { "../rede_H/rede.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV div ula_fx.v(5) " "Verilog HDL Declaration information at ula_fx.v(5): object \"DIV\" differs only in case from object \"div\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod ula_fx.v(9) " "Verilog HDL Declaration information at ula_fx.v(9): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add ula_fx.v(10) " "Verilog HDL Declaration information at ula_fx.v(10): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MLT mlt ula_fx.v(11) " "Verilog HDL Declaration information at ula_fx.v(11): object \"MLT\" differs only in case from object \"mlt\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INV inv ula_fx.v(16) " "Verilog HDL Declaration information at ula_fx.v(16): object \"INV\" differs only in case from object \"inv\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr ula_fx.v(18) " "Verilog HDL Declaration information at ula_fx.v(18): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl ula_fx.v(20) " "Verilog HDL Declaration information at ula_fx.v(20): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SRS srs ula_fx.v(21) " "Verilog HDL Declaration information at ula_fx.v(21): object \"SRS\" differs only in case from object \"srs\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NRM nrm ula_fx.v(22) " "Verilog HDL Declaration information at ula_fx.v(22): object \"NRM\" differs only in case from object \"nrm\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ABS abs ula_fx.v(23) " "Verilog HDL Declaration information at ula_fx.v(23): object \"ABS\" differs only in case from object \"abs\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fx.v(12) " "Verilog HDL Declaration information at ula_fx.v(12): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fx.v(8) " "Verilog HDL Declaration information at ula_fx.v(8): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fx.v(13) " "Verilog HDL Declaration information at ula_fx.v(13): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LIN lin ula_fx.v(17) " "Verilog HDL Declaration information at ula_fx.v(17): object \"LIN\" differs only in case from object \"lin\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LAN lan ula_fx.v(15) " "Verilog HDL Declaration information at ula_fx.v(15): object \"LAN\" differs only in case from object \"lan\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOR lor ula_fx.v(7) " "Verilog HDL Declaration information at ula_fx.v(7): object \"LOR\" differs only in case from object \"lor\" in the same scope" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/ula_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/ula_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fx " "Found entity 1: ula_fx" {  } { { "../Proc_IP/ula_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/proc_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/proc_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fx " "Found entity 1: proc_fx" {  } { { "../Proc_IP/proc_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/positivo_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/positivo_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fx " "Found entity 1: positivo_fx" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fx.v(324) " "Verilog HDL warning at instr_dec_fx.v(324): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 324 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/instr_dec_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/instr_dec_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fx " "Found entity 1: instr_dec_fx" {  } { { "../Proc_IP/instr_dec_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/core_fx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/core_fx.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fx " "Found entity 1: core_fx" {  } { { "../Proc_IP/core_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_tb " "Found entity 1: rede_tb" {  } { { "../rede_H/rede_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multicore.v(42) " "Verilog HDL information at multicore.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "../rede_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "../rede_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/multicore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/multicore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_tb " "Found entity 1: multicore_tb" {  } { { "../rede_H/multicore_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593020917949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593020917949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593020918355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_io_out multicore.v(10) " "Verilog HDL or VHDL warning at multicore.v(10): object \"my_io_out\" assigned a value but never read" {  } { { "../rede_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1593020918355 "|multicore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_out_en multicore.v(11) " "Verilog HDL or VHDL warning at multicore.v(11): object \"my_out_en\" assigned a value but never read" {  } { { "../rede_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1593020918355 "|multicore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rede rede:rede0 " "Elaborating entity \"rede\" for hierarchy \"rede:rede0\"" {  } { { "../rede_H/multicore.v" "rede0" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fx rede:rede0\|proc_fx:p_rede " "Elaborating entity \"proc_fx\" for hierarchy \"rede:rede0\|proc_fx:p_rede\"" {  } { { "../rede_H/rede.v" "p_rede" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fx rede:rede0\|proc_fx:p_rede\|core_fx:core " "Elaborating entity \"core_fx\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\"" {  } { { "../Proc_IP/proc_fx.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc rede:rede0\|proc_fx:p_rede\|core_fx:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|pc:pc\"" {  } { { "../Proc_IP/core_fx.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch rede:rede0\|proc_fx:p_rede\|core_fx:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fx.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fx rede:rede0\|proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id " "Elaborating entity \"instr_dec_fx\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|instr_dec_fx:id\"" {  } { { "../Proc_IP/core_fx.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer rede:rede0\|proc_fx:p_rede\|core_fx:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fx.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fx rede:rede0\|proc_fx:p_rede\|core_fx:core\|ula_fx:ula " "Elaborating entity \"ula_fx\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|ula_fx:ula\"" {  } { { "../Proc_IP/core_fx.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positivo_fx rede:rede0\|proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx " "Elaborating entity \"positivo_fx\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|positivo_fx:positivo_fx\"" {  } { { "../Proc_IP/core_fx.v" "positivo_fx" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "positivo_fx.v(26) " "Verilog HDL Case Statement information at positivo_fx.v(26): all case item expressions in this case statement are onehot" {  } { { "../Proc_IP/positivo_fx.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 "|multicore|rede:rede0|proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file rede:rede0\|proc_fx:p_rede\|core_fx:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|core_fx:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fx.v" "regf" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr rede:rede0\|proc_fx:p_rede\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fx.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data rede:rede0\|proc_fx:p_rede\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"rede:rede0\|proc_fx:p_rede\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fx.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593020918605 ""}
