// Seed: 3135165161
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
    , id_5,
    input logic id_2,
    output logic id_3,
    output id_4
);
  type_0 id_6 (
      .id_0(1),
      .id_1(id_7),
      .id_2(1),
      .id_3(id_7 + id_1)
  );
endmodule
