{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559156615782 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_max 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"adc_max\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559156615799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559156615861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559156615862 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559156615973 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559156615973 ""}  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559156615973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559156616249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559156616257 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C7G " "Device 10M08DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559156616437 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559156616437 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4044 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4046 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4048 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4050 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4052 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4054 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4056 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4058 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616448 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559156616448 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559156616449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559156616449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559156616449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559156616449 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4060 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4062 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4064 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4066 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4068 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4070 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4072 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4074 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4076 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4078 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4080 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4082 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4084 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4086 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4088 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4090 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559156616453 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559156616453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559156616458 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559156616685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559156618481 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559156618484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559156618484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559156618484 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559156618496 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559156618528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559156618536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559156618538 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:u0\|adc_qsys_adc_0:adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559156618543 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559156618543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559156618555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559156618556 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559156618557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node adc_qsys:u0\|adc_qsys_altpll_0:altpll_0\|adc_qsys_altpll_0_altpll_5b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559156618742 ""}  } { { "db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" "" { Text "/home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559156618742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559156618742 ""}  } { { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 4031 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559156618742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE  " "Automatically promoted node sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559156618742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE~0 " "Destination node sevenSegArray:sevenSegArray_vhd\|hex2dig:hex2dig_vhd\|main_state.DIVIDE_STATE~0" {  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 3149 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559156618742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559156618742 ""}  } { { "hex2dig.vhd" "" { Text "/home/lucas/vhdl/adc_max/hex2dig.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 583 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559156618742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559156620256 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559156620258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559156620258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559156620262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559156620265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559156620267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559156620267 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559156620269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559156620352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559156620354 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559156620354 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559156621065 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559156621073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559156625820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559156626821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559156626875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559156634692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559156634692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559156636593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559156641273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559156641273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559156648676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559156648677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559156648677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.15 " "Total time spent on timing analysis during the Fitter is 2.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559156648752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559156648891 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559156648892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559156653693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559156653795 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559156653795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559156659863 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559156661580 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 221 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 222 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "adc_max.vhd" "" { Text "/home/lucas/vhdl/adc_max/adc_max.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/adc_max/" { { 0 { 0 ""} 0 223 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1559156662638 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559156662638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/vhdl/adc_max/output_files/adc_max.fit.smsg " "Generated suppressed messages file /home/lucas/vhdl/adc_max/output_files/adc_max.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559156662883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559156663671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 16:04:23 2019 " "Processing ended: Wed May 29 16:04:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559156663671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559156663671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559156663671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559156663671 ""}
