# Digital-electronics-1
## zkouska hlavicky 1
### zkouska hlavicky 2

*italic*
**bold**

1. list 1
   - abcd
     - efgh
- list 2
  + abcd
    + 1654
    
[Google link](https://www.google.com)

TEST | TEST 2
------------ | -------------
afsasf | jkllkjjkl
asddas | abcd

#### ukazka kodu
```vhdl
entity gates is
    port(
        a_i    : in  std_logic;         -- Data input
        b_i    : in  std_logic;         -- Data input
        c_i    : in  std_logic;         -- Data input
        f_o    : out std_logic          -- OR output function
        --fand_o : out std_logic;         -- AND output function
        --fxor_o : out std_logic          -- XOR output function
    );
end entity gates;
```
