INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hany/ECE425/Lab05/alu_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hany/ECE425/Lab05/Lab05sv/Lab05sv.srcs/sim_1/new/alu_decoder_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hany/ECE425/Lab05/Lab05sv/Lab05sv.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
