 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : LA_dig
Version: J-2014.09-SP5
Date   : Mon May  2 15:37:15 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iCOMM/uart/receiver/rx_ff1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCOMM/uart/receiver/rx_ff2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  channel_sample_4   ZeroWireload          tcbn40lpbwptc
  channel_sample_3   ZeroWireload          tcbn40lpbwptc
  channel_sample_2   ZeroWireload          tcbn40lpbwptc
  channel_sample_1   ZeroWireload          tcbn40lpbwptc
  chan_trig_4        ZeroWireload          tcbn40lpbwptc
  chan_trig_3        ZeroWireload          tcbn40lpbwptc
  chan_trig_2        ZeroWireload          tcbn40lpbwptc
  chan_trig_1        ZeroWireload          tcbn40lpbwptc
  pwm8_1             ZeroWireload          tcbn40lpbwptc
  UART_trig_rx       ZeroWireload          tcbn40lpbwptc
  SPI_RX             ZeroWireload          tcbn40lpbwptc
  uart_rx            ZeroWireload          tcbn40lpbwptc
  uart_tx            ZeroWireload          tcbn40lpbwptc
  channel_sample_0   ZeroWireload          tcbn40lpbwptc
  chan_capture       ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  trigger_logic      ZeroWireload          tcbn40lpbwptc
  chan_trig_0        ZeroWireload          tcbn40lpbwptc
  prot_trig          ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  pwm8_0             ZeroWireload          tcbn40lpbwptc
  dig_core_ENTRIES384_LOG29
                     ZeroWireload          tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc
  dual_PWM           ZeroWireload          tcbn40lpbwptc
  clk_rst_smpl       ZeroWireload          tcbn40lpbwptc
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCOMM/uart/receiver/rx_ff1_reg/CP (DFSNQD1BWP)          0.00       0.00 r
  iCOMM/uart/receiver/rx_ff1_reg/Q (DFSNQD1BWP)           0.12       0.12 f
  iCOMM/uart/receiver/rx_ff2_reg/D (DFSNQD1BWP)           0.00       0.12 f
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCOMM/uart/receiver/rx_ff2_reg/CP (DFSNQD1BWP)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: iCLKRST/locked_ff1_reg
              (rising edge-triggered flip-flop clocked by clk400MHz)
  Endpoint: iCLKRST/locked_ff2_reg
            (rising edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  clk_rst_smpl       ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk400MHz (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCLKRST/locked_ff1_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  iCLKRST/locked_ff1_reg/Q (DFCNQD1BWP)                   0.12       0.12 f
  iCLKRST/locked_ff2_reg/D (DFCNQD1BWP)                   0.00       0.12 f
  data arrival time                                                  0.12

  clock clk400MHz (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCLKRST/locked_ff2_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: iDIG/chan_sample1/CH_Hff1_reg
              (falling edge-triggered flip-flop clocked by smpl_clk)
  Endpoint: iDIG/chan_sample1/CH_Hff2_reg
            (falling edge-triggered flip-flop clocked by smpl_clk)
  Path Group: smpl_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  channel_sample_4   ZeroWireload          tcbn40lpbwptc
  channel_sample_3   ZeroWireload          tcbn40lpbwptc
  channel_sample_2   ZeroWireload          tcbn40lpbwptc
  channel_sample_1   ZeroWireload          tcbn40lpbwptc
  channel_sample_0   ZeroWireload          tcbn40lpbwptc
  dig_core_ENTRIES384_LOG29
                     ZeroWireload          tcbn40lpbwptc
  clk_rst_smpl       ZeroWireload          tcbn40lpbwptc
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Hff1_reg/CPN (DFND1BWP)            0.00       0.40 f
  iDIG/chan_sample1/CH_Hff1_reg/Q (DFND1BWP)              0.13       0.53 r
  iDIG/chan_sample1/CH_Hff2_reg/D (DFND1BWP)              0.00       0.53 r
  data arrival time                                                  0.53

  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Hff2_reg/CPN (DFND1BWP)            0.00       0.40 f
  library hold time                                       0.04       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
