Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jan 12 15:45:02 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.807        0.000                      0                  812        0.086        0.000                      0                  769        3.000        0.000                       0                   359


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.061        0.000                      0                  434        0.086        0.000                      0                  429        9.500        0.000                       0                   280
  clk_out2_clk_wiz_0       11.992        0.000                      0                   80        0.122        0.000                      0                   75        7.192        0.000                       0                    75
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       17.883        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.887        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.689        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.850        0.000                      0                  230        0.430        0.000                      0                  230
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       11.807        0.000                      0                   35        0.520        0.000                      0                   35


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.119%)  route 0.806ns (63.881%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
    SLICE_X106Y97        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/Q
                         net (fo=1, routed)           0.806     1.262    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[1]
    SLICE_X106Y97        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y97        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -1.262
  -------------------------------------------------------------------
                         slack                                 14.061

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
    SLICE_X102Y102       FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/Q
                         net (fo=1, routed)           0.520     1.038    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[1]
    SLICE_X102Y102       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDPE (Setup_fdpe_C_D)       -0.030    15.355    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.355
                         arrival time                          -1.038
  -------------------------------------------------------------------
                         slack                                 14.317

Slack (MET) :             14.521ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.646ns  (logic 0.478ns (73.964%)  route 0.168ns (26.036%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
    SLICE_X102Y102       FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/Q
                         net (fo=1, routed)           0.168     0.646    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[0]
    SLICE_X102Y102       FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDPE (Setup_fdpe_C_D)       -0.218    15.167    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167
                         arrival time                          -0.646
  -------------------------------------------------------------------
                         slack                                 14.521

Slack (MET) :             14.531ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.584ns  (logic 0.419ns (71.772%)  route 0.165ns (28.228%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
    SLICE_X106Y97        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, routed)           0.165     0.584    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
    SLICE_X106Y97        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y97        FDPE (Setup_fdpe_C_D)       -0.270    15.115    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115
                         arrival time                          -0.584
  -------------------------------------------------------------------
                         slack                                 14.531

Slack (MET) :             15.324ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.828ns (17.966%)  route 3.781ns (82.034%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X107Y104       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.456    -1.606 r  inst_uart/O_WRITE_ADDR_reg[3]/Q
                         net (fo=47, routed)          2.300     0.695    inst_uart/O_WRITE_ADDR_reg_n_0_[3]
    SLICE_X111Y101       LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  inst_uart/reg_read[1]_i_3/O
                         net (fo=2, routed)           0.652     1.471    inst_uart/reg_read[1]_i_3_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I5_O)        0.124     1.595 r  inst_uart/reg_read[4]_i_2/O
                         net (fo=1, routed)           0.828     2.423    inst_uart/reg_read[4]_i_2_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  inst_uart/reg_read[4]_i_1/O
                         net (fo=1, routed)           0.000     2.547    inst_regfile/D[4]
    SLICE_X109Y101       FDPE                                         r  inst_regfile/reg_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X109Y101       FDPE                                         r  inst_regfile/reg_read_reg[4]/C
                         clock pessimism             -0.355    17.914
                         clock uncertainty           -0.072    17.843
    SLICE_X109Y101       FDPE (Setup_fdpe_C_D)        0.029    17.872    inst_regfile/reg_read_reg[4]
  -------------------------------------------------------------------
                         required time                         17.872
                         arrival time                          -2.547
  -------------------------------------------------------------------
                         slack                                 15.324

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.931ns (22.500%)  route 3.207ns (77.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108       FDCE (Prop_fdce_C_Q)         0.478    -1.663 r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/Q
                         net (fo=9, routed)           1.514    -0.148    inst_uart/inst_uart_rx/rx_byte[6]
    SLICE_X104Y107       LUT6 (Prop_lut6_I1_O)        0.301     0.153 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2/O
                         net (fo=1, routed)           0.859     1.012    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2_n_0
    SLICE_X106Y107       LUT2 (Prop_lut2_I0_O)        0.152     1.164 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_1/O
                         net (fo=6, routed)           0.833     1.997    inst_uart/p_1_in[4]
    SLICE_X108Y103       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/clk_out1
    SLICE_X108Y103       FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X108Y103       FDCE (Setup_fdce_C_D)       -0.239    17.562    inst_uart/O_WRITE_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         17.562
                         arrival time                          -1.997
  -------------------------------------------------------------------
                         slack                                 15.564

Slack (MET) :             15.589ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.890ns (20.444%)  route 3.463ns (79.556%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X108Y106       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.518    -1.544 f  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=41, routed)          1.736     0.193    inst_uart/O_WRITE_ADDR_reg_n_0_[5]
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.124     0.317 r  inst_uart/reg_read[15]_i_5/O
                         net (fo=9, routed)           1.312     1.629    inst_uart/reg_read[15]_i_5_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I3_O)        0.124     1.753 r  inst_uart/reg_read[2]_i_2/O
                         net (fo=1, routed)           0.415     2.168    inst_uart/reg_read[2]_i_2_n_0
    SLICE_X112Y105       LUT6 (Prop_lut6_I0_O)        0.124     2.292 r  inst_uart/reg_read[2]_i_1/O
                         net (fo=1, routed)           0.000     2.292    inst_regfile/D[2]
    SLICE_X112Y105       FDCE                                         r  inst_regfile/reg_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X112Y105       FDCE                                         r  inst_regfile/reg_read_reg[2]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.077    17.881    inst_regfile/reg_read_reg[2]
  -------------------------------------------------------------------
                         required time                         17.881
                         arrival time                          -2.292
  -------------------------------------------------------------------
                         slack                                 15.589

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.086ns (25.005%)  route 3.257ns (74.995%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X108Y106       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_fdce_C_Q)         0.518    -1.544 f  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=41, routed)          1.736     0.193    inst_uart/O_WRITE_ADDR_reg_n_0_[5]
    SLICE_X108Y103       LUT5 (Prop_lut5_I4_O)        0.116     0.309 r  inst_uart/reg_read[15]_i_6/O
                         net (fo=6, routed)           0.713     1.021    inst_uart/reg_read[15]_i_6_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I3_O)        0.328     1.349 r  inst_uart/reg_read[7]_i_2/O
                         net (fo=1, routed)           0.808     2.157    inst_uart/reg_read[7]_i_2_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I0_O)        0.124     2.281 r  inst_uart/reg_read[7]_i_1/O
                         net (fo=1, routed)           0.000     2.281    inst_regfile/D[7]
    SLICE_X109Y101       FDCE                                         r  inst_regfile/reg_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X109Y101       FDCE                                         r  inst_regfile/reg_read_reg[7]/C
                         clock pessimism             -0.355    17.914
                         clock uncertainty           -0.072    17.843
    SLICE_X109Y101       FDCE (Setup_fdce_C_D)        0.031    17.874    inst_regfile/reg_read_reg[7]
  -------------------------------------------------------------------
                         required time                         17.874
                         arrival time                          -2.281
  -------------------------------------------------------------------
                         slack                                 15.592

Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.058ns (24.589%)  route 3.245ns (75.411%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.062ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.058    -2.062    inst_uart/clk_out1
    SLICE_X107Y104       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.456    -1.606 r  inst_uart/O_WRITE_ADDR_reg[2]/Q
                         net (fo=45, routed)          1.855     0.250    inst_uart/O_WRITE_ADDR_reg_n_0_[2]
    SLICE_X107Y101       LUT5 (Prop_lut5_I3_O)        0.152     0.402 r  inst_uart/reg_read[6]_i_4/O
                         net (fo=1, routed)           0.590     0.992    inst_uart/reg_read[6]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I5_O)        0.326     1.318 r  inst_uart/reg_read[6]_i_3/O
                         net (fo=1, routed)           0.800     2.117    inst_uart/reg_read[6]_i_3_n_0
    SLICE_X110Y103       LUT6 (Prop_lut6_I3_O)        0.124     2.241 r  inst_uart/reg_read[6]_i_1/O
                         net (fo=1, routed)           0.000     2.241    inst_regfile/D[6]
    SLICE_X110Y103       FDPE                                         r  inst_regfile/reg_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X110Y103       FDPE                                         r  inst_regfile/reg_read_reg[6]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X110Y103       FDPE (Setup_fdpe_C_D)        0.031    17.835    inst_regfile/reg_read_reg[6]
  -------------------------------------------------------------------
                         required time                         17.835
                         arrival time                          -2.241
  -------------------------------------------------------------------
                         slack                                 15.593

Slack (MET) :             15.608ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.116ns (25.573%)  route 3.248ns (74.427%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y107       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDCE (Prop_fdce_C_Q)         0.518    -1.623 f  inst_uart/inst_uart_rx/O_BYTE_reg[7]/Q
                         net (fo=10, routed)          1.518    -0.105    inst_uart/inst_uart_rx/rx_byte[7]
    SLICE_X104Y106       LUT4 (Prop_lut4_I3_O)        0.146     0.041 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_8/O
                         net (fo=1, routed)           0.843     0.884    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X104Y106       LUT5 (Prop_lut5_I1_O)        0.328     1.212 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5/O
                         net (fo=2, routed)           0.888     2.099    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X106Y106       LUT6 (Prop_lut6_I5_O)        0.124     2.223 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.223    inst_uart/inst_uart_rx_n_3
    SLICE_X106Y106       FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/clk_out1
    SLICE_X106Y106       FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X106Y106       FDCE (Setup_fdce_C_D)        0.031    17.832    inst_uart/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.832
                         arrival time                          -2.223
  -------------------------------------------------------------------
                         slack                                 15.608





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/VldIn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.358%)  route 0.282ns (66.642%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.611    -0.516    inst_vga/inst_olo_base_cc_status/clk_out1
    SLICE_X105Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/VldIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_vga/inst_olo_base_cc_status/VldIn_reg/Q
                         net (fo=13, routed)          0.282    -0.093    inst_vga/inst_olo_base_cc_status/i_scc/In_Valid
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y100       FDRE (Hold_fdre_C_CE)       -0.016    -0.179    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179
                         arrival time                          -0.093
  -------------------------------------------------------------------
                         slack                                  0.086

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/VldIn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.358%)  route 0.282ns (66.642%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.611    -0.516    inst_vga/inst_olo_base_cc_status/clk_out1
    SLICE_X105Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/VldIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_vga/inst_olo_base_cc_status/VldIn_reg/Q
                         net (fo=13, routed)          0.282    -0.093    inst_vga/inst_olo_base_cc_status/i_scc/In_Valid
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y100       FDRE (Hold_fdre_C_CE)       -0.016    -0.179    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179
                         arrival time                          -0.093
  -------------------------------------------------------------------
                         slack                                  0.086

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/VldIn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.358%)  route 0.282ns (66.642%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.611    -0.516    inst_vga/inst_olo_base_cc_status/clk_out1
    SLICE_X105Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/VldIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_vga/inst_olo_base_cc_status/VldIn_reg/Q
                         net (fo=13, routed)          0.282    -0.093    inst_vga/inst_olo_base_cc_status/i_scc/In_Valid
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y100       FDRE (Hold_fdre_C_CE)       -0.016    -0.179    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179
                         arrival time                          -0.093
  -------------------------------------------------------------------
                         slack                                  0.086

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/VldIn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.358%)  route 0.282ns (66.642%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.611    -0.516    inst_vga/inst_olo_base_cc_status/clk_out1
    SLICE_X105Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/VldIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_vga/inst_olo_base_cc_status/VldIn_reg/Q
                         net (fo=13, routed)          0.282    -0.093    inst_vga/inst_olo_base_cc_status/i_scc/In_Valid
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.968    -0.196    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X104Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y100       FDRE (Hold_fdre_C_CE)       -0.016    -0.179    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179
                         arrival time                          -0.093
  -------------------------------------------------------------------
                         slack                                  0.086

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_uart/inst_uart_rx/clk_out1
    SLICE_X113Y106       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDPE (Prop_fdpe_C_Q)         0.141    -0.265 r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.197    inst_uart/inst_uart_rx/p_0_in_1[1]
    SLICE_X112Y106       LUT4 (Prop_lut4_I1_O)        0.045    -0.152 r  inst_uart/inst_uart_rx/i_uart_rx_filtered_i_1/O
                         net (fo=1, routed)           0.000    -0.152    inst_uart/inst_uart_rx/i_uart_rx_filtered_i_1_n_0
    SLICE_X112Y106       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_uart/inst_uart_rx/clk_out1
    SLICE_X112Y106       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
                         clock pessimism             -0.225    -0.393
    SLICE_X112Y106       FDPE (Hold_fdpe_C_D)         0.120    -0.273    inst_uart/inst_uart_rx/i_uart_rx_filtered_reg
  -------------------------------------------------------------------
                         required time                          0.273
                         arrival time                          -0.152
  -------------------------------------------------------------------
                         slack                                  0.121

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.294 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.238    inst_olo_base_sys_reset_gen/DsSync[0]
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.965    -0.199    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.236    -0.435
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.075    -0.360    inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360
                         arrival time                          -0.238
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X112Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164    -0.242 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.186    inst_olo_intf_sync/Reg0[0]
    SLICE_X112Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X112Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.060    -0.346    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.346
                         arrival time                          -0.186
  -------------------------------------------------------------------
                         slack                                  0.160

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_olo_intf_sync/Clk
    SLICE_X112Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.241 r  inst_olo_intf_sync/Reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.185    inst_olo_intf_sync/Reg0[1]
    SLICE_X112Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_olo_intf_sync/Clk
    SLICE_X112Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/C
                         clock pessimism             -0.238    -0.405
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.060    -0.345    inst_olo_intf_sync/RegN_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.345
                         arrival time                          -0.185
  -------------------------------------------------------------------
                         slack                                  0.160

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X112Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_fdre_C_Q)         0.164    -0.242 r  inst_olo_intf_sync/Reg0_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.186    inst_olo_intf_sync/Reg0[2]
    SLICE_X112Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X112Y104       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.060    -0.346    inst_olo_intf_sync/RegN_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.346
                         arrival time                          -0.186
  -------------------------------------------------------------------
                         slack                                  0.160

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_spi_master/O_RX_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_rx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.721    -0.405    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.264 r  inst_spi_master/O_RX_DATA_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.149    inst_regfile/reg_spi_rx_reg[7]_2[6]
    SLICE_X110Y101       FDCE                                         r  inst_regfile/reg_spi_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_regfile/CLK
    SLICE_X110Y101       FDCE                                         r  inst_regfile/reg_spi_rx_reg[6]/C
                         clock pessimism             -0.222    -0.389
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.076    -0.313    inst_regfile/reg_spi_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.313
                         arrival time                          -0.149
  -------------------------------------------------------------------
                         slack                                  0.164





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X112Y103  inst_olo_intf_sync/Reg0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X112Y101  inst_olo_intf_sync/Reg0_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y108  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y108  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.251ns (37.991%)  route 2.042ns (62.009%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.788    -2.332    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDCE (Prop_fdce_C_Q)         0.478    -1.854 r  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           0.732    -1.122    inst_vga/vertical_count_reg[1]
    SLICE_X103Y96        LUT6 (Prop_lut6_I3_O)        0.295    -0.827 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.598    -0.229    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X104Y96        LUT5 (Prop_lut5_I0_O)        0.150    -0.079 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.712     0.633    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X105Y95        LUT6 (Prop_lut6_I5_O)        0.328     0.961 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.414    12.991
                         clock uncertainty           -0.069    12.922
    SLICE_X105Y95        FDCE (Setup_fdce_C_D)        0.031    12.953    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.953
                         arrival time                          -0.961
  -------------------------------------------------------------------
                         slack                                 11.992

Slack (MET) :             11.998ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.251ns (38.048%)  route 2.037ns (61.952%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.788    -2.332    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDCE (Prop_fdce_C_Q)         0.478    -1.854 r  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           0.732    -1.122    inst_vga/vertical_count_reg[1]
    SLICE_X103Y96        LUT6 (Prop_lut6_I3_O)        0.295    -0.827 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.598    -0.229    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X104Y96        LUT5 (Prop_lut5_I0_O)        0.150    -0.079 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.707     0.628    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X105Y95        LUT6 (Prop_lut6_I5_O)        0.328     0.956 r  inst_vga/inst_olo_base_cc_status/O_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     0.956    inst_vga/inst_olo_base_cc_status_n_8
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.414    12.991
                         clock uncertainty           -0.069    12.922
    SLICE_X105Y95        FDCE (Setup_fdce_C_D)        0.032    12.954    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.954
                         arrival time                          -0.956
  -------------------------------------------------------------------
                         slack                                 11.998

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[2]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X103Y96        FDCE (Setup_fdce_C_CE)      -0.205    12.754    inst_vga/vertical_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.754
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.011

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[3]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X103Y96        FDCE (Setup_fdce_C_CE)      -0.205    12.754    inst_vga/vertical_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.754
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.011

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[4]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X103Y96        FDCE (Setup_fdce_C_CE)      -0.205    12.754    inst_vga/vertical_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.754
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.011

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[0]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X102Y96        FDCE (Setup_fdce_C_CE)      -0.169    12.790    inst_vga/vertical_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.790
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.047

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[1]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X102Y96        FDCE (Setup_fdce_C_CE)      -0.169    12.790    inst_vga/vertical_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.790
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.047

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[5]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X102Y96        FDCE (Setup_fdce_C_CE)      -0.169    12.790    inst_vga/vertical_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.790
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.047

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 inst_vga/horizontal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.923%)  route 2.307ns (75.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.518    -1.813 r  inst_vga/horizontal_count_reg[2]/Q
                         net (fo=5, routed)           0.840    -0.972    inst_vga/horizontal_count_reg[2]
    SLICE_X102Y97        LUT6 (Prop_lut6_I4_O)        0.124    -0.848 f  inst_vga/horizontal_count[10]_i_2/O
                         net (fo=6, routed)           0.613    -0.235    inst_vga/horizontal_count[10]_i_2_n_0
    SLICE_X104Y97        LUT6 (Prop_lut6_I3_O)        0.124    -0.111 r  inst_vga/horizontal_count[5]_i_2/O
                         net (fo=16, routed)          0.854     0.743    inst_vga/sel
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[6]/C
                         clock pessimism             -0.377    13.028
                         clock uncertainty           -0.069    12.959
    SLICE_X102Y96        FDCE (Setup_fdce_C_CE)      -0.169    12.790    inst_vga/vertical_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.790
                         arrival time                          -0.743
  -------------------------------------------------------------------
                         slack                                 12.047

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 1.251ns (38.696%)  route 1.982ns (61.304%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.788    -2.332    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDCE (Prop_fdce_C_Q)         0.478    -1.854 r  inst_vga/vertical_count_reg[1]/Q
                         net (fo=9, routed)           0.732    -1.122    inst_vga/vertical_count_reg[1]
    SLICE_X103Y96        LUT6 (Prop_lut6_I3_O)        0.295    -0.827 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.598    -0.229    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X104Y96        LUT5 (Prop_lut5_I0_O)        0.150    -0.079 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.652     0.573    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X104Y97        LUT6 (Prop_lut6_I5_O)        0.328     0.901 r  inst_vga/inst_olo_base_cc_status/O_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     0.901    inst_vga/inst_olo_base_cc_status_n_4
    SLICE_X104Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X104Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.414    12.992
                         clock uncertainty           -0.069    12.923
    SLICE_X104Y97        FDCE (Setup_fdce_C_D)        0.079    13.002    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.002
                         arrival time                          -0.901
  -------------------------------------------------------------------
                         slack                                 12.101





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.237    inst_olo_base_vga_reset_gen/DsSync[0]
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.236    -0.434
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.075    -0.359    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359
                         arrival time                          -0.237
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.638    -0.489    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X106Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/Q
                         net (fo=1, routed)           0.087    -0.261    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstAckB2A
    SLICE_X107Y99        LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_i_1/O
                         net (fo=1, routed)           0.000    -0.216    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_i_1_n_0
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/A_Clk
    SLICE_X107Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                         clock pessimism             -0.220    -0.476
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.092    -0.384    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg
  -------------------------------------------------------------------
                         required time                          0.384
                         arrival time                          -0.216
  -------------------------------------------------------------------
                         slack                                  0.168

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X102Y104       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0
    SLICE_X102Y104       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X102Y104       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.434
    SLICE_X102Y104       FDRE (Hold_fdre_C_D)         0.022    -0.412    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.412
                         arrival time                          -0.227
  -------------------------------------------------------------------
                         slack                                  0.185

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  inst_vga/horizontal_count_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.237    inst_vga/horizontal_count_reg[0]
    SLICE_X102Y97        LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  inst_vga/horizontal_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    inst_vga/p_0_in[4]
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[4]/C
                         clock pessimism             -0.220    -0.503
    SLICE_X102Y97        FDCE (Hold_fdce_C_D)         0.121    -0.382    inst_vga/horizontal_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382
                         arrival time                          -0.192
  -------------------------------------------------------------------
                         slack                                  0.190

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.638    -0.489    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X106Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.299    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0
    SLICE_X106Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Out_Clk
    SLICE_X106Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]/C
                         clock pessimism             -0.233    -0.489
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)        -0.008    -0.497    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.497
                         arrival time                          -0.299
  -------------------------------------------------------------------
                         slack                                  0.198

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.623%)  route 0.148ns (44.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDCE (Prop_fdce_C_Q)         0.141    -0.375 f  inst_vga/horizontal_count_reg[9]/Q
                         net (fo=19, routed)          0.148    -0.226    inst_vga/horizontal_count_reg[9]
    SLICE_X103Y97        LUT6 (Prop_lut6_I1_O)        0.045    -0.181 r  inst_vga/horizontal_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    inst_vga/p_0_in[7]
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism             -0.217    -0.500
    SLICE_X103Y97        FDCE (Hold_fdce_C_D)         0.092    -0.408    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408
                         arrival time                          -0.181
  -------------------------------------------------------------------
                         slack                                  0.226

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.187    inst_olo_base_vga_reset_gen/DsSync[1]
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                         clock pessimism             -0.236    -0.434
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.017    -0.417    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417
                         arrival time                          -0.187
  -------------------------------------------------------------------
                         slack                                  0.230

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_vga/vertical_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.447%)  route 0.139ns (39.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.610    -0.517    inst_vga/CLK
    SLICE_X102Y96        FDCE                                         r  inst_vga/vertical_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDCE (Prop_fdce_C_Q)         0.164    -0.353 r  inst_vga/vertical_count_reg[0]/Q
                         net (fo=9, routed)           0.139    -0.214    inst_vga/vertical_count_reg[0]
    SLICE_X103Y96        LUT5 (Prop_lut5_I1_O)        0.048    -0.166 r  inst_vga/vertical_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    inst_vga/p_0_in__0[3]
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.880    -0.284    inst_vga/CLK
    SLICE_X103Y96        FDCE                                         r  inst_vga/vertical_count_reg[3]/C
                         clock pessimism             -0.220    -0.504
    SLICE_X103Y96        FDCE (Hold_fdce_C_D)         0.107    -0.397    inst_vga/vertical_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397
                         arrival time                          -0.166
  -------------------------------------------------------------------
                         slack                                  0.231

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.167%)  route 0.157ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  inst_vga/horizontal_count_reg[7]/Q
                         net (fo=7, routed)           0.157    -0.217    inst_vga/horizontal_count_reg[7]
    SLICE_X103Y98        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  inst_vga/horizontal_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    inst_vga/p_0_in[9]
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism             -0.217    -0.500
    SLICE_X103Y98        FDCE (Hold_fdce_C_D)         0.092    -0.408    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408
                         arrival time                          -0.172
  -------------------------------------------------------------------
                         slack                                  0.235

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDCE (Prop_fdce_C_Q)         0.164    -0.352 r  inst_vga/horizontal_count_reg[5]/Q
                         net (fo=4, routed)           0.148    -0.203    inst_vga/horizontal_count_reg[5]
    SLICE_X102Y97        LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  inst_vga/horizontal_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    inst_vga/p_0_in[5]
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
                         clock pessimism             -0.233    -0.516
    SLICE_X102Y97        FDCE (Hold_fdce_C_D)         0.121    -0.395    inst_vga/horizontal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                          -0.158
  -------------------------------------------------------------------
                         slack                                  0.236





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1   inst_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X104Y95   inst_vga/O_BLUE_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X104Y97   inst_vga/O_BLUE_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X104Y106  inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y106  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.883ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.883ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.061ns  (logic 0.972ns (47.157%)  route 1.089ns (52.843%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.061    inst_olo_intf_sync/DataAsync[0]
    SLICE_X112Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)       -0.056    19.944    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.944
                         arrival time                          -2.061
  -------------------------------------------------------------------
                         slack                                 17.883

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_2
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.948ns  (logic 0.941ns (48.312%)  route 1.007ns (51.688%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PAD_I_SWITCH_2 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  PAD_I_SWITCH_2_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.948    inst_olo_intf_sync/DataAsync[2]
    SLICE_X112Y104       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)       -0.047    19.953    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.953
                         arrival time                          -1.948
  -------------------------------------------------------------------
                         slack                                 18.005

Slack (MET) :             18.134ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_1
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.819ns  (logic 0.954ns (52.468%)  route 0.865ns (47.532%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  PAD_I_SWITCH_1 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  PAD_I_SWITCH_1_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.819    inst_olo_intf_sync/DataAsync[1]
    SLICE_X112Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)       -0.047    19.953    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953
                         arrival time                          -1.819
  -------------------------------------------------------------------
                         slack                                 18.134





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.887ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.095%)  route 0.681ns (59.905%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.681     1.137    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDPE (Recov_fdpe_C_PRE)     -0.361    15.024    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024
                         arrival time                          -1.137
  -------------------------------------------------------------------
                         slack                                 13.887

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.095%)  route 0.681ns (59.905%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.681     1.137    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.137
  -------------------------------------------------------------------
                         slack                                 13.929

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.095%)  route 0.681ns (59.905%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.681     1.137    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X102Y102       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X102Y102       FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.137
  -------------------------------------------------------------------
                         slack                                 13.929

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.862%)  route 0.517ns (53.138%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.517     0.973    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.973
  -------------------------------------------------------------------
                         slack                                 14.053

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.862%)  route 0.517ns (53.138%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.517     0.973    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.973
  -------------------------------------------------------------------
                         slack                                 14.053

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.862%)  route 0.517ns (53.138%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.517     0.973    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y97        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -0.973
  -------------------------------------------------------------------
                         slack                                 14.053

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.523     0.942    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn
    SLICE_X107Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y98        FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.942
  -------------------------------------------------------------------
                         slack                                 14.221

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.523     0.942    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn
    SLICE_X101Y102       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y102       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.942
  -------------------------------------------------------------------
                         slack                                 14.221

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.907%)  route 0.333ns (41.093%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.333     0.811    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn
    SLICE_X108Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)       -0.187    15.198    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.198
                         arrival time                          -0.811
  -------------------------------------------------------------------
                         slack                                 14.387





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.689ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.893%)  route 1.179ns (72.107%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]/Q
                         net (fo=1, routed)           1.179     1.635    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[3]
    SLICE_X105Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)       -0.061    15.324    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.324
                         arrival time                          -1.635
  -------------------------------------------------------------------
                         slack                                 13.689

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.355ns  (logic 0.419ns (30.914%)  route 0.936ns (69.086%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/Q
                         net (fo=1, routed)           0.936     1.355    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[7]
    SLICE_X104Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)       -0.202    15.183    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.183
                         arrival time                          -1.355
  -------------------------------------------------------------------
                         slack                                 13.828

Slack (MET) :             13.913ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.391ns  (logic 0.456ns (32.793%)  route 0.935ns (67.207%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/Q
                         net (fo=1, routed)           0.935     1.391    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[11]
    SLICE_X105Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)       -0.081    15.304    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]
  -------------------------------------------------------------------
                         required time                         15.304
                         arrival time                          -1.391
  -------------------------------------------------------------------
                         slack                                 13.913

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.617%)  route 0.640ns (58.383%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.640     1.096    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y97        FDPE (Recov_fdpe_C_PRE)     -0.361    15.024    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024
                         arrival time                          -1.096
  -------------------------------------------------------------------
                         slack                                 13.928

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.387ns  (logic 0.518ns (37.336%)  route 0.869ns (62.664%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/Q
                         net (fo=1, routed)           0.869     1.387    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[0]
    SLICE_X104Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)       -0.047    15.338    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.338
                         arrival time                          -1.387
  -------------------------------------------------------------------
                         slack                                 13.951

Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.411ns  (logic 0.518ns (36.706%)  route 0.893ns (63.294%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/Q
                         net (fo=1, routed)           0.893     1.411    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[6]
    SLICE_X104Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)       -0.016    15.369    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]
  -------------------------------------------------------------------
                         required time                         15.369
                         arrival time                          -1.411
  -------------------------------------------------------------------
                         slack                                 13.958

Slack (MET) :             13.970ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.617%)  route 0.640ns (58.383%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.640     1.096    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y97        FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.096
  -------------------------------------------------------------------
                         slack                                 13.970

Slack (MET) :             13.970ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.617%)  route 0.640ns (58.383%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.640     1.096    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X108Y97        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X108Y97        FDPE (Recov_fdpe_C_PRE)     -0.319    15.066    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066
                         arrival time                          -1.096
  -------------------------------------------------------------------
                         slack                                 13.970

Slack (MET) :             13.996ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.295%)  route 0.512ns (49.705%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X102Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.512     1.030    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X101Y100       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y100       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.030
  -------------------------------------------------------------------
                         slack                                 13.996

Slack (MET) :             13.996ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.295%)  route 0.512ns (49.705%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X102Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.512     1.030    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X101Y100       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X101Y100       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.030
  -------------------------------------------------------------------
                         slack                                 13.996





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.850ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.419ns (11.921%)  route 3.096ns (88.079%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.096     1.374    inst_regfile/AR[0]
    SLICE_X109Y101       FDCE                                         f  inst_regfile/reg_read_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X109Y101       FDCE                                         r  inst_regfile/reg_read_reg[7]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X109Y101       FDCE (Recov_fdce_C_CLR)     -0.577    17.225    inst_regfile/reg_read_reg[7]
  -------------------------------------------------------------------
                         required time                         17.225
                         arrival time                          -1.374
  -------------------------------------------------------------------
                         slack                                 15.850

Slack (MET) :             15.852ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.780%)  route 3.138ns (88.220%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.416    inst_regfile/AR[0]
    SLICE_X108Y102       FDPE                                         f  inst_regfile/reg_read_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X108Y102       FDPE                                         r  inst_regfile/reg_read_reg[10]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X108Y102       FDPE (Recov_fdpe_C_PRE)     -0.533    17.269    inst_regfile/reg_read_reg[10]
  -------------------------------------------------------------------
                         required time                         17.269
                         arrival time                          -1.416
  -------------------------------------------------------------------
                         slack                                 15.852

Slack (MET) :             15.852ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.780%)  route 3.138ns (88.220%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.416    inst_regfile/AR[0]
    SLICE_X108Y102       FDPE                                         f  inst_regfile/reg_read_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X108Y102       FDPE                                         r  inst_regfile/reg_read_reg[15]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X108Y102       FDPE (Recov_fdpe_C_PRE)     -0.533    17.269    inst_regfile/reg_read_reg[15]
  -------------------------------------------------------------------
                         required time                         17.269
                         arrival time                          -1.416
  -------------------------------------------------------------------
                         slack                                 15.852

Slack (MET) :             15.854ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.419ns (11.780%)  route 3.138ns (88.220%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.138     1.416    inst_regfile/AR[0]
    SLICE_X109Y102       FDPE                                         f  inst_regfile/reg_read_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X109Y102       FDPE                                         r  inst_regfile/reg_read_reg[8]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X109Y102       FDPE (Recov_fdpe_C_PRE)     -0.531    17.271    inst_regfile/reg_read_reg[8]
  -------------------------------------------------------------------
                         required time                         17.271
                         arrival time                          -1.416
  -------------------------------------------------------------------
                         slack                                 15.854

Slack (MET) :             15.896ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.419ns (11.921%)  route 3.096ns (88.079%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.096     1.374    inst_regfile/AR[0]
    SLICE_X109Y101       FDPE                                         f  inst_regfile/reg_read_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X109Y101       FDPE                                         r  inst_regfile/reg_read_reg[4]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X109Y101       FDPE (Recov_fdpe_C_PRE)     -0.531    17.271    inst_regfile/reg_read_reg[4]
  -------------------------------------------------------------------
                         required time                         17.271
                         arrival time                          -1.374
  -------------------------------------------------------------------
                         slack                                 15.896

Slack (MET) :             15.936ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_tx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.419ns (11.921%)  route 3.096ns (88.079%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.096     1.374    inst_regfile/AR[0]
    SLICE_X108Y101       FDCE                                         f  inst_regfile/reg_spi_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[0]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X108Y101       FDCE (Recov_fdce_C_CLR)     -0.491    17.311    inst_regfile/reg_spi_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         17.311
                         arrival time                          -1.374
  -------------------------------------------------------------------
                         slack                                 15.936

Slack (MET) :             15.936ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_tx_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.419ns (11.921%)  route 3.096ns (88.079%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 18.269 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.096     1.374    inst_regfile/AR[0]
    SLICE_X108Y101       FDCE                                         f  inst_regfile/reg_spi_tx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.861    18.269    inst_regfile/CLK
    SLICE_X108Y101       FDCE                                         r  inst_regfile/reg_spi_tx_reg[7]/C
                         clock pessimism             -0.396    17.873
                         clock uncertainty           -0.072    17.802
    SLICE_X108Y101       FDCE (Recov_fdce_C_CLR)     -0.491    17.311    inst_regfile/reg_spi_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         17.311
                         arrival time                          -1.374
  -------------------------------------------------------------------
                         slack                                 15.936

Slack (MET) :             15.981ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/half_period_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.419ns (13.556%)  route 2.672ns (86.444%))
  Logic Levels:           0
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.672     0.950    inst_spi_master/AR[0]
    SLICE_X109Y96        FDCE                                         f  inst_spi_master/half_period_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.686    18.094    inst_spi_master/CLK
    SLICE_X109Y96        FDCE                                         r  inst_spi_master/half_period_tick_reg/C
                         clock pessimism             -0.514    17.580
                         clock uncertainty           -0.072    17.508
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.577    16.931    inst_spi_master/half_period_tick_reg
  -------------------------------------------------------------------
                         required time                         16.931
                         arrival time                          -0.950
  -------------------------------------------------------------------
                         slack                                 15.981

Slack (MET) :             15.981ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.419ns (13.556%)  route 2.672ns (86.444%))
  Logic Levels:           0
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.672     0.950    inst_spi_master/AR[0]
    SLICE_X109Y96        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.686    18.094    inst_spi_master/CLK
    SLICE_X109Y96        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[0]/C
                         clock pessimism             -0.514    17.580
                         clock uncertainty           -0.072    17.508
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.577    16.931    inst_spi_master/spi_half_period_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.931
                         arrival time                          -0.950
  -------------------------------------------------------------------
                         slack                                 15.981

Slack (MET) :             15.981ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.419ns (13.556%)  route 2.672ns (86.444%))
  Logic Levels:           0
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 18.094 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.419    -1.722 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         2.672     0.950    inst_spi_master/AR[0]
    SLICE_X109Y96        FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.686    18.094    inst_spi_master/CLK
    SLICE_X109Y96        FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[1]/C
                         clock pessimism             -0.514    17.580
                         clock uncertainty           -0.072    17.508
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.577    16.931    inst_spi_master/spi_half_period_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.931
                         arrival time                          -0.950
  -------------------------------------------------------------------
                         slack                                 15.981





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.788%)  route 0.194ns (60.212%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.194    -0.113    inst_uart/inst_uart_rx/RstOut
    SLICE_X105Y109       FDCE                                         f  inst_uart/inst_uart_rx/bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y109       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[0]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X105Y109       FDCE (Remov_fdce_C_CLR)     -0.145    -0.543    inst_uart/inst_uart_rx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                          -0.113
  -------------------------------------------------------------------
                         slack                                  0.430

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.788%)  route 0.194ns (60.212%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.194    -0.113    inst_uart/inst_uart_rx/RstOut
    SLICE_X105Y109       FDCE                                         f  inst_uart/inst_uart_rx/bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y109       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[1]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X105Y109       FDCE (Remov_fdce_C_CLR)     -0.145    -0.543    inst_uart/inst_uart_rx/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                          -0.113
  -------------------------------------------------------------------
                         slack                                  0.430

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.788%)  route 0.194ns (60.212%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.194    -0.113    inst_uart/inst_uart_rx/RstOut
    SLICE_X105Y109       FDCE                                         f  inst_uart/inst_uart_rx/bit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y109       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[2]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X105Y109       FDCE (Remov_fdce_C_CLR)     -0.145    -0.543    inst_uart/inst_uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                          -0.113
  -------------------------------------------------------------------
                         slack                                  0.430

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y108       FDCE                                         f  inst_uart/inst_uart_rx/O_BYTE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[0]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y108       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/O_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.606

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y108       FDCE                                         f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y108       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/O_BYTE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.606

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y108       FDCE                                         f  inst_uart/inst_uart_rx/O_BYTE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[2]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y108       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/O_BYTE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.606

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y108       FDCE                                         f  inst_uart/inst_uart_rx/O_BYTE_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y108       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/O_BYTE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.606

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X104Y108       FDCE                                         f  inst_uart/inst_uart_rx/O_BYTE_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X104Y108       FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X104Y108       FDCE (Remov_fdce_C_CLR)     -0.120    -0.518    inst_uart/inst_uart_rx/O_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.606

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/next_o_byte_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X105Y108       FDCE                                         f  inst_uart/inst_uart_rx/next_o_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y108       FDCE                                         r  inst_uart/inst_uart_rx/next_o_byte_reg[0]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X105Y108       FDCE (Remov_fdce_C_CLR)     -0.145    -0.543    inst_uart/inst_uart_rx/next_o_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.631

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/next_o_byte_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.489%)  route 0.395ns (75.511%))
  Logic Levels:           0
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.691    -0.435    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y108       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.128    -0.307 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.395     0.088    inst_uart/inst_uart_rx/RstOut
    SLICE_X105Y108       FDCE                                         f  inst_uart/inst_uart_rx/next_o_byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.966    -0.198    inst_uart/inst_uart_rx/clk_out1
    SLICE_X105Y108       FDCE                                         r  inst_uart/inst_uart_rx/next_o_byte_reg[1]/C
                         clock pessimism             -0.200    -0.398
    SLICE_X105Y108       FDCE (Remov_fdce_C_CLR)     -0.145    -0.543    inst_uart/inst_uart_rx/next_o_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543
                         arrival time                           0.088
  -------------------------------------------------------------------
                         slack                                  0.631





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          2.160     0.439    inst_vga/AR[0]
    SLICE_X105Y97        FDCE                                         f  inst_vga/O_GREEN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X105Y97        FDCE                                         r  inst_vga/O_GREEN_reg[0]/C
                         clock pessimism             -0.514    12.892
                         clock uncertainty           -0.069    12.823
    SLICE_X105Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.246    inst_vga/O_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         12.246
                         arrival time                          -0.439
  -------------------------------------------------------------------
                         slack                                 11.807

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          2.160     0.439    inst_vga/AR[0]
    SLICE_X105Y97        FDCE                                         f  inst_vga/O_GREEN_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X105Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.514    12.892
                         clock uncertainty           -0.069    12.823
    SLICE_X105Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.246    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.246
                         arrival time                          -0.439
  -------------------------------------------------------------------
                         slack                                 11.807

Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          2.160     0.439    inst_vga/AR[0]
    SLICE_X104Y97        FDCE                                         f  inst_vga/O_BLUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X104Y97        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.514    12.892
                         clock uncertainty           -0.069    12.823
    SLICE_X104Y97        FDCE (Recov_fdce_C_CLR)     -0.491    12.332    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.332
                         arrival time                          -0.439
  -------------------------------------------------------------------
                         slack                                 11.893

Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          2.160     0.439    inst_vga/AR[0]
    SLICE_X104Y97        FDCE                                         f  inst_vga/O_GREEN_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X104Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.514    12.892
                         clock uncertainty           -0.069    12.823
    SLICE_X104Y97        FDCE (Recov_fdce_C_CLR)     -0.491    12.332    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         12.332
                         arrival time                          -0.439
  -------------------------------------------------------------------
                         slack                                 11.893

Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.419ns (16.248%)  route 2.160ns (83.752%))
  Logic Levels:           0
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 13.406 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          2.160     0.439    inst_vga/AR[0]
    SLICE_X104Y97        FDCE                                         f  inst_vga/O_HSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.613    13.406    inst_vga/CLK
    SLICE_X104Y97        FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism             -0.514    12.892
                         clock uncertainty           -0.069    12.823
    SLICE_X104Y97        FDCE (Recov_fdce_C_CLR)     -0.491    12.332    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         12.332
                         arrival time                          -0.439
  -------------------------------------------------------------------
                         slack                                 11.893

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.419ns (18.202%)  route 1.883ns (81.798%))
  Logic Levels:           0
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.883     0.162    inst_vga/AR[0]
    SLICE_X105Y95        FDCE                                         f  inst_vga/O_BLUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_BLUE_reg[3]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X105Y95        FDCE (Recov_fdce_C_CLR)     -0.577    12.245    inst_vga/O_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.245
                         arrival time                          -0.162
  -------------------------------------------------------------------
                         slack                                 12.082

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.419ns (18.202%)  route 1.883ns (81.798%))
  Logic Levels:           0
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.883     0.162    inst_vga/AR[0]
    SLICE_X105Y95        FDCE                                         f  inst_vga/O_RED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X105Y95        FDCE (Recov_fdce_C_CLR)     -0.577    12.245    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         12.245
                         arrival time                          -0.162
  -------------------------------------------------------------------
                         slack                                 12.082

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.419ns (18.202%)  route 1.883ns (81.798%))
  Logic Levels:           0
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.883     0.162    inst_vga/AR[0]
    SLICE_X105Y95        FDCE                                         f  inst_vga/O_RED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X105Y95        FDCE (Recov_fdce_C_CLR)     -0.577    12.245    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.245
                         arrival time                          -0.162
  -------------------------------------------------------------------
                         slack                                 12.082

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.419ns (18.202%)  route 1.883ns (81.798%))
  Logic Levels:           0
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.883     0.162    inst_vga/AR[0]
    SLICE_X105Y95        FDCE                                         f  inst_vga/O_RED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X105Y95        FDCE                                         r  inst_vga/O_RED_reg[3]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X105Y95        FDCE (Recov_fdce_C_CLR)     -0.577    12.245    inst_vga/O_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         12.245
                         arrival time                          -0.162
  -------------------------------------------------------------------
                         slack                                 12.082

Slack (MET) :             12.168ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.419ns (18.202%)  route 1.883ns (81.798%))
  Logic Levels:           0
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 13.405 - 15.385 )
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.980    -2.140    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.721 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.883     0.162    inst_vga/AR[0]
    SLICE_X104Y95        FDCE                                         f  inst_vga/O_BLUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.612    13.405    inst_vga/CLK
    SLICE_X104Y95        FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.514    12.891
                         clock uncertainty           -0.069    12.822
    SLICE_X104Y95        FDCE (Recov_fdce_C_CLR)     -0.491    12.331    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.331
                         arrival time                          -0.162
  -------------------------------------------------------------------
                         slack                                 12.168





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.906%)  route 0.431ns (77.095%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.431     0.125    inst_vga/AR[0]
    SLICE_X103Y98        FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y98        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.125
  -------------------------------------------------------------------
                         slack                                  0.520

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.906%)  route 0.431ns (77.095%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.431     0.125    inst_vga/AR[0]
    SLICE_X103Y98        FDCE                                         f  inst_vga/horizontal_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y98        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.125
  -------------------------------------------------------------------
                         slack                                  0.520

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.906%)  route 0.431ns (77.095%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.431     0.125    inst_vga/AR[0]
    SLICE_X103Y98        FDCE                                         f  inst_vga/horizontal_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y98        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.125
  -------------------------------------------------------------------
                         slack                                  0.520

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.906%)  route 0.431ns (77.095%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.431     0.125    inst_vga/AR[0]
    SLICE_X103Y98        FDCE                                         f  inst_vga/horizontal_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y98        FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y98        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.125
  -------------------------------------------------------------------
                         slack                                  0.520

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X102Y97        FDCE                                         f  inst_vga/horizontal_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
                         clock pessimism              0.033    -0.250
    SLICE_X102Y97        FDCE (Remov_fdce_C_CLR)     -0.120    -0.370    inst_vga/horizontal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.566

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X102Y97        FDCE                                         f  inst_vga/horizontal_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
                         clock pessimism              0.033    -0.250
    SLICE_X102Y97        FDCE (Remov_fdce_C_CLR)     -0.120    -0.370    inst_vga/horizontal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.566

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X102Y97        FDCE                                         f  inst_vga/horizontal_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[4]/C
                         clock pessimism              0.033    -0.250
    SLICE_X102Y97        FDCE (Remov_fdce_C_CLR)     -0.120    -0.370    inst_vga/horizontal_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.566

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X102Y97        FDCE                                         f  inst_vga/horizontal_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X102Y97        FDCE                                         r  inst_vga/horizontal_count_reg[5]/C
                         clock pessimism              0.033    -0.250
    SLICE_X102Y97        FDCE (Remov_fdce_C_CLR)     -0.120    -0.370    inst_vga/horizontal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.566

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X103Y97        FDCE                                         f  inst_vga/horizontal_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[0]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y97        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.591

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.316%)  route 0.502ns (79.684%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.692    -0.434    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y106       FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.128    -0.306 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.502     0.196    inst_vga/AR[0]
    SLICE_X103Y97        FDCE                                         f  inst_vga/horizontal_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_vga/CLK
    SLICE_X103Y97        FDCE                                         r  inst_vga/horizontal_count_reg[1]/C
                         clock pessimism              0.033    -0.250
    SLICE_X103Y97        FDCE (Remov_fdce_C_CLR)     -0.145    -0.395    inst_vga/horizontal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395
                         arrival time                           0.196
  -------------------------------------------------------------------
                         slack                                  0.591





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     9.281 (r) | SLOW    |    -3.062 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.865 (r) | SLOW    |    -1.887 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDRE    | -     |     2.117 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDRE    | -     |     1.866 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDRE    | -     |     1.995 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     9.643 (r) | SLOW    |    -3.371 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.724 (r) | SLOW    |    -1.832 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS_N         | FDPE   | -     |      9.001 (r) | SLOW    |      3.711 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0        | FDPE   | -     |      5.285 (r) | SLOW    |      1.777 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI         | FDCE   | -     |      8.850 (r) | SLOW    |      3.780 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK         | FDCE   | -     |      9.059 (r) | SLOW    |      3.882 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX      | FDPE   | -     |      8.210 (r) | SLOW    |      3.221 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[0]  | FDCE   | -     |      5.663 (r) | SLOW    |      1.949 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[1]  | FDCE   | -     |      5.923 (r) | SLOW    |      2.118 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[2]  | FDCE   | -     |      5.955 (r) | SLOW    |      2.174 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[3]  | FDCE   | -     |      5.498 (r) | SLOW    |      1.911 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[0] | FDCE   | -     |      5.368 (r) | SLOW    |      1.873 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[1] | FDCE   | -     |      5.697 (r) | SLOW    |      2.048 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[2] | FDCE   | -     |      6.156 (r) | SLOW    |      2.258 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[3] | FDCE   | -     |      6.104 (r) | SLOW    |      2.222 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_HSYNC    | FDCE   | -     |      6.124 (r) | SLOW    |      2.217 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[0]   | FDCE   | -     |      5.670 (r) | SLOW    |      2.057 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[1]   | FDCE   | -     |      5.668 (r) | SLOW    |      2.019 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[2]   | FDCE   | -     |      5.819 (r) | SLOW    |      2.077 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[3]   | FDCE   | -     |      5.820 (r) | SLOW    |      2.098 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_VSYNC    | FDCE   | -     |      6.171 (r) | SLOW    |      2.254 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.676 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.457 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_BLUE[0]  |   5.663 (r) | SLOW    |   1.949 (r) | FAST    |    0.165 |
PAD_O_VGA_BLUE[1]  |   5.923 (r) | SLOW    |   2.118 (r) | FAST    |    0.425 |
PAD_O_VGA_BLUE[2]  |   5.955 (r) | SLOW    |   2.174 (r) | FAST    |    0.457 |
PAD_O_VGA_BLUE[3]  |   5.498 (r) | SLOW    |   1.911 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.955 (r) | SLOW    |   1.911 (r) | FAST    |    0.457 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.788 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_GREEN[0] |   5.368 (r) | SLOW    |   1.873 (r) | FAST    |    0.000 |
PAD_O_VGA_GREEN[1] |   5.697 (r) | SLOW    |   2.048 (r) | FAST    |    0.329 |
PAD_O_VGA_GREEN[2] |   6.156 (r) | SLOW    |   2.258 (r) | FAST    |    0.788 |
PAD_O_VGA_GREEN[3] |   6.104 (r) | SLOW    |   2.222 (r) | FAST    |    0.736 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.156 (r) | SLOW    |   1.873 (r) | FAST    |    0.788 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.152 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_RED[0]   |   5.670 (r) | SLOW    |   2.057 (r) | FAST    |    0.038 |
PAD_O_VGA_RED[1]   |   5.668 (r) | SLOW    |   2.019 (r) | FAST    |    0.000 |
PAD_O_VGA_RED[2]   |   5.819 (r) | SLOW    |   2.077 (r) | FAST    |    0.151 |
PAD_O_VGA_RED[3]   |   5.820 (r) | SLOW    |   2.098 (r) | FAST    |    0.152 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.820 (r) | SLOW    |   2.019 (r) | FAST    |    0.152 |
-------------------+-------------+---------+-------------+---------+----------+
