
---------- Begin Simulation Statistics ----------
final_tick                               883643430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    98221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10403.07                       # Real time elapsed on the host
host_tick_rate                               84940695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512641                       # Number of instructions simulated
sim_ops                                    1021794244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.883644                       # Number of seconds simulated
sim_ticks                                883643430000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.206753                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118698353                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           136111424                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11688243                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185443554                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15462440                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15539875                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           77435                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235298296                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663664                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819877                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7298932                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014584                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29867255                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53807498                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892403530                       # Number of instructions committed
system.cpu0.commit.committedOps             893225616                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1586925001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.353296                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1153140797     72.67%     72.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    268576454     16.93%     89.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     56067187      3.54%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57000786      3.60%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13854873      0.88%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5284564      0.34%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1199517      0.08%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1933568      0.13%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29867255      1.89%    100.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1586925001                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341037                       # Number of function calls committed.
system.cpu0.commit.int_insts                863513516                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280411991                       # Number of loads committed
system.cpu0.commit.membars                    1641836                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641842      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117101     54.99%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.19%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.01%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.01%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.01%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.01%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231860     31.49%     87.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761038     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.01%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893225616                       # Class of committed instruction
system.cpu0.commit.refs                     390992922                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892403530                       # Number of Instructions Simulated
system.cpu0.committedOps                    893225616                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.950363                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.950363                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193920261                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4599776                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117558882                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964755880                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               711480031                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                683418750                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7308551                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6096928                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2987324                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235298296                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175334165                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    883276719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3816356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     984944826                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23395732                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135190                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         704140044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134160793                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.565895                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1599114917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               890419703     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               530863203     33.20%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108009607      6.76%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56073516      3.51%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5011222      0.32%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4708267      0.30%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  717468      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643831      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668100      0.11%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1599114917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       49                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      141395234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7340249                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226619438                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531731                       # Inst execution rate
system.cpu0.iew.exec_refs                   409125357                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112374026                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158788109                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            303094370                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1886670                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2961020                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116425137                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          947024888                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            296751331                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6101795                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            925481946                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                799323                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3291446                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7308551                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4862199                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16643764                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14391                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10251                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3380967                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22682379                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5844206                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10251                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       692778                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6647471                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                373796420                       # num instructions consuming a value
system.cpu0.iew.wb_count                    917852178                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.890872                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333004570                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527347                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     917902220                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1128239526                       # number of integer regfile reads
system.cpu0.int_regfile_writes              586503738                       # number of integer regfile writes
system.cpu0.ipc                              0.512726                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512726                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643336      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506635909     54.39%     54.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839016      0.85%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.01%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.01%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.01%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.01%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.01%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300868188     32.30%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          112958081     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.01%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931583742                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1031591                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001108                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 175713     17.04%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                765658     74.23%     91.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                90218      8.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.01%    100.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             930971939                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3463374491                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    917852128                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1000833212                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 941375874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931583742                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5649014                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53799268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60614                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3182851                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30786011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1599114917                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          914485284     57.19%     57.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          483812455     30.26%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167188033     10.46%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26042727      1.63%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4860680      0.31%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             814893      0.06%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1706752      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             123401      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80692      0.01%    100.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1599114917                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535237                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15008940                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2607836                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           303094370                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116425137                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1740510151                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26777447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168733692                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159296                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4134919                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               721155569                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8438232                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6322                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166709164                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956952326                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614252135                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                675831082                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12789742                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7308551                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25949919                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45092831                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               49                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166709115                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136104                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4629                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10718781                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4620                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2504071659                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1906261100                       # The number of ROB writes
system.cpu0.timesIdled                       25883654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.333809                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8815155                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9246620                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1947095                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13735803                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            225129                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         333634                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          108505                       # Number of indirect misses.
system.cpu1.branchPred.lookups               15945277                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23758                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1594529                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301019                       # Number of branches committed
system.cpu1.commit.bw_lim_events               680429                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13966800                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848544                       # Number of instructions committed
system.cpu1.commit.committedOps              42668382                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233392349                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182819                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.775915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213799617     91.61%     91.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9583751      4.11%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4157082      1.79%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3115380      1.34%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1119057      0.48%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       202323      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       649918      0.28%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        84792      0.04%     99.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       680429      0.30%    100.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233392349                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317292                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182911                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553308                       # Number of loads committed
system.cpu1.commit.membars                    1639368                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639368      3.85%      3.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990186     58.57%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.01%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.01%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372954     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665733      8.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.01%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668382                       # Class of committed instruction
system.cpu1.commit.refs                      16038699                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848544                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668382                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.647880                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.647880                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            190525210                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               356175                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8241630                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              62911330                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11202192                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30849431                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1595512                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               465752                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1877798                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   15945277                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8627243                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224163284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               231696                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      67188341                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3896156                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067464                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9938768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9040284                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284269                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236050143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.739885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193396281     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                26105496     11.06%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10700525      4.54%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3572974      1.52%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1433374      0.61%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  546779      0.24%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262983      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3659      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28072      0.02%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236050143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         305388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1633395                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11802535                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209641                       # Inst execution rate
system.cpu1.iew.exec_refs                    18197128                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5265440                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167976775                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15036793                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1043485                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1472375                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6303186                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           56611784                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12931688                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1517659                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49549766                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                600417                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               677805                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1595512                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2171101                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          211976                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12230                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2112                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2108                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3483485                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1817795                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2112                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       709801                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        923594                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24342735                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48655640                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800936                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19496959                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205858                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48682219                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63228421                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30984309                       # number of integer regfile writes
system.cpu1.ipc                              0.177058                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177058                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639566      3.22%      3.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30716630     60.15%     63.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.01%     63.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.01%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14107480     27.63%     90.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4603598      9.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.01%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51067425                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     919123                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017999                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145038     15.79%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677066     73.67%     89.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97017     10.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.01%    100.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50346968                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339164646                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48655628                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         70556225                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  53494706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51067425                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3117078                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13943401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60556                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        657467                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8602070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236050143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650018                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203835355     86.36%     86.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20245220      8.58%     94.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7771225      3.30%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2429782      1.03%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1235533      0.53%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             264548      0.12%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             178065      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66173      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24242      0.02%    100.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236050143                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216062                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7941469                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1406718                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15036793                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6303186                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       236355531                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1530924280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174555082                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216896                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4489019                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12950891                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                717888                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10129                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             77688397                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              60570059                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38511728                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30434303                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11097154                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1595512                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16490893                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11294832                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        77688385                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23462                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9800084                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           817                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289346114                       # The number of ROB reads
system.cpu1.rob.rob_writes                  115932460                       # The number of ROB writes
system.cpu1.timesIdled                          15583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.800451                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9611878                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10824132                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2008291                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14459507                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            241286                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         313448                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           72162                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16803177                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24274                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819656                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1582332                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232521                       # Number of branches committed
system.cpu2.commit.bw_lim_events               605268                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459644                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17905207                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41660292                       # Number of instructions committed
system.cpu2.commit.committedOps              42480151                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231690965                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183349                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.774995                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212210042     91.60%     91.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9490366      4.10%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4144974      1.79%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3101781      1.34%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074441      0.47%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       207004      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780057      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77032      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       605268      0.27%    100.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231690965                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318231                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40002369                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491192                       # Number of loads committed
system.cpu2.commit.membars                    1639383                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639383      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24877011     58.57%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.01%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.01%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310848     28.99%     91.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652768      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.01%    100.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42480151                       # Class of committed instruction
system.cpu2.commit.refs                      15963628                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41660292                       # Number of Instructions Simulated
system.cpu2.committedOps                     42480151                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.643727                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.643727                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187572588                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               429982                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8850414                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66969929                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12271812                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31099396                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1583324                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               624006                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2288901                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16803177                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9998361                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221500687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               313545                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73072854                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4018566                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071467                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11306034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9853164                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.310791                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234816021                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.318578                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.783343                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               189180133     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27429110     11.69%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11544210      4.92%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3981728      1.70%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1471349      0.63%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  856783      0.37%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  321412      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3684      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27612      0.02%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234816021                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         303289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1621272                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12176272                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214069                       # Inst execution rate
system.cpu2.iew.exec_refs                    18158102                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5240059                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162727802                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16174219                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268516                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1336021                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6753884                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60377304                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12918043                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1531037                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50331648                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                803131                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               706589                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1583324                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2414073                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          205813                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12540                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2116                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1852                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4683027                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2281448                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2116                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       528283                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1092989                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24613900                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49414759                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.787416                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19381373                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210169                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49440885                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64285595                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31396536                       # number of integer regfile writes
system.cpu2.ipc                              0.177188                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177188                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639585      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31553265     60.85%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.01%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.01%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14090260     27.17%     91.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4579429      8.83%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.01%    100.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51862685                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915304                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017649                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 139103     15.20%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677136     73.98%     89.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99063     10.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.01%    100.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51138390                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339517295                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49414747                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78275460                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56573290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51862685                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804014                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17897152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            60626                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344370                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11613960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234816021                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220866                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651915                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201670449     85.89%     85.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21354000      9.10%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7498026      3.20%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2554548      1.09%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1226879      0.53%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             249541      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             171036      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64784      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26758      0.02%    100.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234816021                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.220581                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9005051                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1625954                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16174219                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6753884                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       235119310                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1532161254                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170874273                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27110693                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5356622                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14198298                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                593075                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7340                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82132225                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64266279                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           41023341                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30733515                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11014193                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1583324                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17404068                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13912648                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        82132213                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22543                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10964908                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291470080                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123900891                       # The number of ROB writes
system.cpu2.timesIdled                          16589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.274298                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9093711                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9445627                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1621212                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13129311                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            223564                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         269267                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           45703                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15325728                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22140                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819642                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1438237                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573021                       # Number of branches committed
system.cpu3.commit.bw_lim_events               585100                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10944709                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600275                       # Number of instructions committed
system.cpu3.commit.committedOps              43420095                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234988485                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184776                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.773023                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214941773     91.47%     91.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9777606      4.17%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4304368      1.84%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3188307      1.36%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1109268      0.48%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       221622      0.10%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       780237      0.34%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        80204      0.04%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       585100      0.25%    100.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234988485                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292112                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40883328                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836016                       # Number of loads committed
system.cpu3.commit.membars                    1639329                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639329      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25386847     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.01%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.01%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655658     29.15%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3738120      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.01%    100.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.01% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.01% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420095                       # Class of committed instruction
system.cpu3.commit.refs                      16393790                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600275                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420095                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.572474                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.572474                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            195313796                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               185977                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8602789                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              59746133                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9973397                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28236048                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1439217                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               345689                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2162333                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15325728                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  7812218                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    226758458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               241681                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      61729852                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3244384                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064560                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8744140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9317275                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.260037                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         237124791                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.263789                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.690748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               197152477     83.15%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                24987464     10.54%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9840847      4.16%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3386493      1.43%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1213320      0.52%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  452373      0.20%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62086      0.03%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3298      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26433      0.02%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           237124791                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         264119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1481125                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11855051                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.212390                       # Inst execution rate
system.cpu3.iew.exec_refs                    18820515                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5375297                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              169636642                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             14273996                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            820612                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1300978                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6009396                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           54355611                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13445218                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1593506                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             50418949                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                630074                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               811112                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1439217                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2449023                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          223367                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15405                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1996                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1682                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2437980                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1451622                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1996                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       562782                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        918343                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24502237                       # num instructions consuming a value
system.cpu3.iew.wb_count                     49397239                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.797659                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19544429                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.208086                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      49427367                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                64116402                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31549823                       # number of integer regfile writes
system.cpu3.ipc                              0.179454                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179454                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639559      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30994275     59.60%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.01%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.01%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     62.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14656708     28.18%     90.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4721770      9.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.01%    100.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.01% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.01% # Type of FU issued
system.cpu3.iq.FU_type_0::total              52012455                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     922032                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017728                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137196     14.88%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686641     74.48%     89.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98193     10.65%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.01%    100.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.01% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              51294914                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         342136494                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     49397227                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         65292095                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  51895333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 52012455                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2460278                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10935515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64787                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           657                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5738292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    237124791                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.219347                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652953                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204275667     86.15%     86.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20672428      8.72%     94.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7857607      3.32%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2549480      1.08%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1255634      0.53%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             250140      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             170996      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65551      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27288      0.02%    100.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      237124791                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.219103                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6683079                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1256732                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            14273996                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6009396                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    230                       # number of misc regfile reads
system.cpu3.numCycles                       237388910                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1529892141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              177761440                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27612341                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5589013                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11610425                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                786203                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7763                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             74650844                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              57852180                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36563694                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28225556                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11458661                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1439217                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             18060881                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8951353                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        74650832                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27272                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11260411                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   288766771                       # The number of ROB reads
system.cpu3.rob.rob_writes                  110870222                       # The number of ROB writes
system.cpu3.timesIdled                          13421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4178498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8332766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       346161                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25466                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55698079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4236691                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111661124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4262157                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1275876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3013728                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1140413                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1108                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            626                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2900896                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2900855                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1275876                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12509497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12509497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    460189376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               460189376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4178625                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4178625    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4178625                       # Request fanout histogram
system.membus.respLayer1.occupancy        22516276250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21851874502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6029347515.748032                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   34057029135.085526                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5.00001e+10          123     96.86%     96.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5.00001e+10-1.00001e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.00001e+11-1.50001e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.00001e+11-2.50001e+11            1      0.79%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.50001e+11-3.00001e+11            1      0.79%    100.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 271803148500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117916295500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 765727134500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9967061                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9967061                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9967061                       # number of overall hits
system.cpu2.icache.overall_hits::total        9967061                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31300                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31300                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31300                       # number of overall misses
system.cpu2.icache.overall_misses::total        31300                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    535779999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    535779999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    535779999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    535779999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9998361                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9998361                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9998361                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9998361                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003131                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003131                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003131                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003131                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17117.571854                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17117.571854                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17117.571854                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17117.571854                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25374                       # number of writebacks
system.cpu2.icache.writebacks::total            25374                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5894                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5894                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5894                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5894                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25406                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25406                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25406                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25406                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    454703499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    454703499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    454703499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    454703499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002542                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002542                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17897.484807                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17897.484807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17897.484807                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17897.484807                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25374                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9967061                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9967061                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31300                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31300                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    535779999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    535779999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9998361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9998361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17117.571854                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17117.571854                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5894                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5894                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25406                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25406                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    454703499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    454703499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17897.484807                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17897.484807                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987011                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9964323                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25374                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.698156                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        356719000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987011                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999595                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999595                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20022128                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20022128                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13634861                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13634861                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13634861                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13634861                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2540353                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2540353                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2540353                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2540353                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 341914174131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 341914174131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 341914174131                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 341914174131                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16175214                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16175214                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16175214                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16175214                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.157053                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.157053                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.157053                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157053                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134593.174308                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134593.174308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134593.174308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134593.174308                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2383242                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       400967                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37086                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4865                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.262579                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.418706                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986693                       # number of writebacks
system.cpu2.dcache.writebacks::total           986693                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1961214                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1961214                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1961214                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1961214                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579139                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579139                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579139                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579139                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69767706530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69767706530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69767706530                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69767706530                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035805                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035805                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035805                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035805                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120467.981832                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120467.981832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120467.981832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120467.981832                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986693                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11035436                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11035436                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1487401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1487401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 158880090000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 158880090000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12522837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12522837                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.118776                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118776                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106817.253720                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106817.253720                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1207275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1207275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280126                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280126                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30568001500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30568001500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022370                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022370                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109122.328881                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109122.328881                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2599425                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2599425                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1052952                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1052952                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 183034084131                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 183034084131                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.288293                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288293                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173829.466235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173829.466235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       753939                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       753939                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299013                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39199705030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39199705030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081869                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081869                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131096.992539                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131096.992539                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4896500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4896500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362782                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362782                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25370.466322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25370.466322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          115                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.146617                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.146617                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9826.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9826.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          153                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1074500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1074500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.434660                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.434660                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7022.875817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7022.875817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       944500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       944500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.428978                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.428978                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6254.966888                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6254.966888                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       513000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       513000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       492000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       492000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419422                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419422                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44418099500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44418099500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819656                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819656                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511705                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511705                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105903.122631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105903.122631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419422                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419422                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43998677500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43998677500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511705                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511705                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104903.122631                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104903.122631                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.322846                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15033299                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998349                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.058161                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        356730500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.322846                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.916339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34989886                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34989886                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6318894194.214877                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34877590323.883576                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5.00001e+10          117     96.70%     96.70% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5.00001e+10-1.00001e+11            1      0.83%     97.53% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.00001e+11-1.50001e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.00001e+11-2.50001e+11            1      0.83%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.50001e+11-3.00001e+11            1      0.83%    100.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 271803215000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119057232500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 764586197500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      7786348                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7786348                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      7786348                       # number of overall hits
system.cpu3.icache.overall_hits::total        7786348                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25870                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25870                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25870                       # number of overall misses
system.cpu3.icache.overall_misses::total        25870                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    455850500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    455850500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    455850500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    455850500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      7812218                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7812218                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      7812218                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7812218                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003312                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003312                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003312                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003312                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17620.815617                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17620.815617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17620.815617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17620.815617                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    14.333334                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21022                       # number of writebacks
system.cpu3.icache.writebacks::total            21022                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4816                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4816                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4816                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4816                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        21054                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        21054                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        21054                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        21054                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    387660500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    387660500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    387660500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    387660500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002696                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002696                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002696                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002696                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 18412.676926                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18412.676926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 18412.676926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18412.676926                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21022                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      7786348                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7786348                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25870                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25870                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    455850500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    455850500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      7812218                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7812218                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003312                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003312                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17620.815617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17620.815617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4816                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4816                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        21054                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        21054                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    387660500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    387660500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002696                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002696                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 18412.676926                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18412.676926                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986813                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7770872                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            21022                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           369.654267                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        362853000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986813                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15645490                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15645490                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14129092                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14129092                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14129092                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14129092                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2599239                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2599239                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2599239                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2599239                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 349725070423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 349725070423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 349725070423                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 349725070423                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16728331                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16728331                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16728331                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16728331                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155380                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155380                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155380                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155380                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 134549.023935                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134549.023935                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 134549.023935                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134549.023935                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2539566                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       595726                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40428                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6822                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.817009                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    87.324246                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998018                       # number of writebacks
system.cpu3.dcache.writebacks::total           998018                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2012104                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2012104                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2012104                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2012104                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587135                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587135                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70674315637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70674315637                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70674315637                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70674315637                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035099                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035099                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035099                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035099                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120371.491458                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120371.491458                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120371.491458                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120371.491458                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998018                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11455236                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11455236                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1535383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1535383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 162173577000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 162173577000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12990619                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12990619                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118192                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118192                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105624.184325                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105624.184325                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1251674                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1251674                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283709                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283709                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30852594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30852594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021840                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021840                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108747.322081                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108747.322081                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2673856                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2673856                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1063856                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1063856                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 187551493423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 187551493423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284628                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284628                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 176294.059932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 176294.059932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       760430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       760430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39821721637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39821721637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131240.307809                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131240.307809                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          375                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          375                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          170                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4656500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4656500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.311927                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.311927                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27391.176471                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27391.176471                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111927                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111927                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8442.622951                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8442.622951                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1204000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1204000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.427084                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.427084                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7341.463415                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7341.463415                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1064000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1064000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         6650                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         6650                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       430000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       430000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       410000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       410000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396771                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396771                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44394381500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44394381500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819642                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819642                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515922                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515922                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 104983.272677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 104983.272677                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  43971510500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  43971510500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515922                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515922                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 103983.272677                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 103983.272677                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.352692                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15535857                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009769                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.385556                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        362864500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.352692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.886022                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.886022                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36107602                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36107602                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1217157181.818182                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3358784259.964671                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5.00001e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        72000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11300960000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   870254701000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13388729000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146587451                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146587451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146587451                       # number of overall hits
system.cpu0.icache.overall_hits::total      146587451                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28746713                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28746713                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28746713                       # number of overall misses
system.cpu0.icache.overall_misses::total     28746713                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 375331618495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 375331618495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 375331618495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 375331618495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175334164                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175334164                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175334164                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175334164                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.163954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.163954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.163954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.163954                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13056.505574                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13056.505574                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13056.505574                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13056.505574                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2764                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.196079                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27154920                       # number of writebacks
system.cpu0.icache.writebacks::total         27154920                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1591752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1591752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1591752                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1591752                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27154961                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27154961                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27154961                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27154961                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 333634176997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 333634176997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 333634176997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 333634176997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154876                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12286.306617                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12286.306617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12286.306617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12286.306617                       # average overall mshr miss latency
system.cpu0.icache.replacements              27154920                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146587451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146587451                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28746713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28746713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 375331618495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 375331618495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175334164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175334164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.163954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.163954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13056.505574                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13056.505574                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1591752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1591752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27154961                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27154961                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 333634176997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 333634176997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12286.306617                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12286.306617                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992475                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173742095                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27154928                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.398180                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992475                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999765                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        377823288                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       377823288                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343294820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343294820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343294820                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343294820                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42893404                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42893404                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42893404                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42893404                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 984253901904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 984253901904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 984253901904                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 984253901904                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386188224                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386188224                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386188224                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386188224                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.111069                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.111069                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.111069                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.111069                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22946.509490                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22946.509490                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22946.509490                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22946.509490                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4036939                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       230405                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            72516                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2666                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.669632                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.423481                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25609063                       # number of writebacks
system.cpu0.dcache.writebacks::total         25609063                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17692626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17692626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17692626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17692626                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25200778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25200778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25200778                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25200778                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 428003620432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 428003620432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 428003620432                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 428003620432                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065256                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065256                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065256                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065256                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16983.746313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16983.746313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16983.746313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16983.746313                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25609063                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247977379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247977379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28452748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28452748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 579295755000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 579295755000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    276430127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    276430127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20359.922880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20359.922880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7574883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7574883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20877865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20877865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 327273222000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 327273222000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15675.607731                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15675.607731                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95317441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95317441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14440656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14440656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 404958146904                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 404958146904                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758097                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758097                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.131569                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.131569                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28042.919027                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28042.919027                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10117743                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10117743                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4322913                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4322913                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100730398432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100730398432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23301.509522                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23301.509522                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1328                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1328                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11211500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11211500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8442.394579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8442.394579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1298                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1298                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009798                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009798                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50650                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50650                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2667000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2667000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2956                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2956                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.093032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.093032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9698.181819                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9698.181819                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2396000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2396000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091678                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091678                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8841.328414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8841.328414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401902                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401902                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417975                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44881290500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44881290500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107377.930499                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107377.930499                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417974                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417974                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44463312000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44463312000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509801                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509801                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106378.176633                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106378.176633                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951842                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369319564                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25618435                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.416165                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998496                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998496                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        799646705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       799646705                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27094663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24249648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               73686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               23820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               72630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               19565                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               74854                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51629800                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27094663                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24249648                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20934                       # number of overall hits
system.l2.overall_hits::.cpu1.data              73686                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              23820                       # number of overall hits
system.l2.overall_hits::.cpu2.data              72630                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              19565                       # number of overall hits
system.l2.overall_hits::.cpu3.data              74854                       # number of overall hits
system.l2.overall_hits::total                51629800                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1359107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            916467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1586                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            914076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            923174                       # number of demand (read+write) misses
system.l2.demand_misses::total                4177872                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60292                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1359107                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1681                       # number of overall misses
system.l2.overall_misses::.cpu1.data           916467                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1586                       # number of overall misses
system.l2.overall_misses::.cpu2.data           914076                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1489                       # number of overall misses
system.l2.overall_misses::.cpu3.data           923174                       # number of overall misses
system.l2.overall_misses::total               4177872                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5119881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 146944094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    155931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111575469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    144757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111035548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    135180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 111902886500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     487013749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5119881500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 146944094000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    155931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111575469500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    144757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111035548500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    135180500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 111902886500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    487013749000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27154955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25608755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           21054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55807672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27154955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25608755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          21054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55807672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.074332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.925582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.062427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.926392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.070723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.924999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.074332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.925582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.062427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.926392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.070723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.924999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84918.090294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108118.120207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92761.154075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121745.212321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91271.752838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121472.994040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90786.098053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121215.379225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116569.810899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84918.090294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108118.120207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92761.154075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121745.212321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91271.752838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121472.994040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90786.098053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121215.379225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116569.810899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3013728                       # number of writebacks
system.l2.writebacks::total                   3013728                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1138                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1138                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1359083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       916385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       913993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       923108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4176734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1359083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       916385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       913993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       923108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4176734                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4516655003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133351723502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    121211001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102406231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    110781001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101890221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    105238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102666699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 445168760007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4516655003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133351723502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    121211001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102406231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    110781001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101890221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    105238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102666699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 445168760007                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.925499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.050815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.058042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.924932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.925499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.050815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.058042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.924932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74925.433845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98118.895978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88475.183212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111750.226161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85810.225407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111478.120183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86119.476269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111218.512894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106582.980867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74925.433845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98118.895978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88475.183212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111750.226161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85810.225407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111478.120183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86119.476269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111218.512894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106582.980867                       # average overall mshr miss latency
system.l2.replacements                        8414890                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7204761                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7204761                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7204761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7204761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48413439                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48413439                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48413439                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48413439                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                131                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        67500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       700500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.800001                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.473685                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.575758                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.564103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.655001                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8791.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3552.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5347.328245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1442000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       366999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       446999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2617498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.800001                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.473685                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.564103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.650001                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20027.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.833334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20318.136364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20134.600001                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.681160                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.640001                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800001                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.659864                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       950498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       283000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       320500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       408500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1962498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.681160                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.640001                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.800001                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.659864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20223.361703                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285715                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20031.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20425                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20231.938145                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3872660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            31798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3961118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         858866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         678648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         683263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2900856                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95707079500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81853731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81539073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82104504000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341204388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4731526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       715061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6861974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.181520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.959595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.955532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111434.239451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120359.150923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120149.287260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120165.300917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117621.966758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       858866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       678648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       683263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2900856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87118419001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75052941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74752593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75271874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312195827501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.960343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.959595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.955532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.422744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101434.238870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110359.150923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110149.287260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110165.300917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107621.966586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27094663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         23820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         19565                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27158982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60292                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1489                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5119881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    155931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    144757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    135180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5555750500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27154955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        21054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27224030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.074332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.062427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.070723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84918.090294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92761.154075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91271.752838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90786.098053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85410.012607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           883                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4516655003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    121211001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    110781001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    105238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4853885005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.050815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.058042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74925.433845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88475.183212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85810.225407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86119.476269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75646.925973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20376988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        45602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        43056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20509700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       500241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239911                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1211968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51237014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29721738500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29496475000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29798382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 140253610500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20877229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21721668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.838286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.842373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.847841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102424.660314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125732.856575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125288.729463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124205.986804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115723.856158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           82                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           83                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       500217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       239845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1211713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46233304501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27353290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27137628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27394825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128119047501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.837995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.847608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92426.495903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115753.683783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115309.983217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114218.870521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105733.822697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             119                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.983472                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       581500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       678000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       307500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       768500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2335500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.983472                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19383.333334                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19941.176471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19218.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19705.128206                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19626.050421                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999899                       # Cycle average of tags in use
system.l2.tags.total_refs                   111412836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8414892                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.239961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.670510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.686037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.030200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.064753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.092196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.053942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.153822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.221355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.651102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.250472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.019084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 899825676                       # Number of tag accesses
system.l2.tags.data_accesses                899825676                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3857984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86981184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         87680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58648640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58495552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         78208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59078912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          267310784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3857984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        78208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4106496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    192878592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       192878592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1359081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         916385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         913993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         923108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4176731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3013728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3013728                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4365997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98434710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            99226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66371387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            93504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66198141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            88507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66858317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302509785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4365997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        99226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        93504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        88507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4647232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218276497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218276497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218276497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4365997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98434710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           99226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66371387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           93504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66198141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           88507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66858317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520786282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2968852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1306355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    908815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    916460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003470157251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9163014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2794306                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4176731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3013728                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4176731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3013728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  69355                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            379871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            285609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            265418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            274032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            279850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            256337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           241530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           257197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           234916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            164937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            187069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           208549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           191314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167641                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194998209500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20536880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            272011509500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47475.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66225.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1410614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1580193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4176731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3013728                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1249265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1091445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  831079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  445220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   68394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 205099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 202844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 182817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4085384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.852135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.973087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.234916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3090299     75.65%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       727354     17.81%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102552      2.52%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42700      1.05%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21894      0.54%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14099      0.35%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11032      0.28%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9741      0.24%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65713      1.61%    100.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4085384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.339625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.626851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183858    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.01%    100.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183859                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.574024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171511     93.29%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              681      0.38%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9346      5.09%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1725      0.94%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              469      0.26%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183859                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262872064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4438720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190005120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               267310784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            192878592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       297.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  883643321000                       # Total gap between requests
system.mem_ctrls.avgGap                     122891.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3857920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83606720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        87680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58341312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58164160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        78208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58653440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190005120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4365923.933820229024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94615901.801023975015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 99225.543950459746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66023590.533570766449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 93503.779007331047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 65823111.478348232806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 88506.288107636371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66376818.984553538263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215024650.836820006371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1359081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       916385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       913993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       923108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3013728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2021207250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77442760250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63660000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64259873000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     56475000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63843024000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     53895500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64270614500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21287822132750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33529.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56981.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46467.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70123.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43745.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69850.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44104.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69624.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7063617.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14352235380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7628363655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13775409060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7618120200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69753649680.038315                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     180680978040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187166674560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       480975430575.203797                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.309407                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 484512228750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29506620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 369624581250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14817513480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7875668625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15551255580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7879172400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69753649680.038315                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313374981900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75424355520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       504676597185.203797                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.131500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 192804486500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29506620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 661332323500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6271441143.442624                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34731399149.532654                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5.00001e+10          118     96.73%     96.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.00001e+10-1.00001e+11            1      0.82%     97.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.00001e+11-1.50001e+11            1      0.82%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.00001e+11-2.50001e+11            1      0.82%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.50001e+11-3.00001e+11            1      0.82%    100.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 271803258000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118527610500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 765115819500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8600486                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8600486                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8600486                       # number of overall hits
system.cpu1.icache.overall_hits::total        8600486                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26757                       # number of overall misses
system.cpu1.icache.overall_misses::total        26757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    497161999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    497161999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    497161999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    497161999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8627243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8627243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8627243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8627243                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003102                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003102                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003102                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003102                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18580.633068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18580.633068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18580.633068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18580.633068                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.600001                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22583                       # number of writebacks
system.cpu1.icache.writebacks::total            22583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4142                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4142                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22615                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    428851999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    428851999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    428851999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    428851999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002622                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002622                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18963.165997                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18963.165997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18963.165997                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18963.165997                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8600486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8600486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    497161999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    497161999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8627243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8627243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003102                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18580.633068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18580.633068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    428851999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    428851999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18963.165997                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18963.165997                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987225                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8563938                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           379.220565                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349920000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987225                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999601                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17277101                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17277101                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13665303                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13665303                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13665303                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13665303                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2531547                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2531547                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2531547                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2531547                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 342810808017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 342810808017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 342810808017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 342810808017                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16196850                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16196850                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16196850                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16196850                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156299                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156299                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 135415.541571                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135415.541571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 135415.541571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135415.541571                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2475795                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       281138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40394                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3342                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.291158                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.122682                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990157                       # number of writebacks
system.cpu1.dcache.writebacks::total           990157                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1948714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1948714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1948714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1948714                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582833                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582833                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70118405421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70118405421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70118405421                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70118405421                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035985                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035985                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035985                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035985                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120306.169042                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120306.169042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120306.169042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120306.169042                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990157                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11056426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11056426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1475078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1475078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 159175497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 159175497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12531504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12531504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107909.885105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107909.885105                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1192454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1192454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30821028500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30821028500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109053.118278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109053.118278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2608877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2608877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1056469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1056469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 183635310517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 183635310517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 173819.875943                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 173819.875943                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       756260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       756260                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300209                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300209                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39297376921                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39297376921                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130900.062693                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130900.062693                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4971000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4971000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27770.949721                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27770.949721                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       777000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       777000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126680                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11772.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11772.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1101000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1101000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434783                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434783                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6881.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6881.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       966000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       966000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423914                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423914                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6192.307693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6192.307693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       467500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       467500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401529                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401529                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418117                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418117                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44624579500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44624579500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510120                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510120                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106727.493740                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106727.493740                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418117                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418117                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44206462500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44206462500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510120                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510120                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105727.493740                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105727.493740                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.589419                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15067691                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000751                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.056384                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349931500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.589419                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924670                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924670                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35035549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35035549                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 883643430000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48948587                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10218489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48603050                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5401162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1176                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1852                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6902686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6902686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27224036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21724553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81464835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76837054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        63130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3006384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             167469260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3475831936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3277939840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2892672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126739392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3249920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126297344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2692864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127746880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7143390848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8460060                       # Total snoops (count)
system.tol2bus.snoopTraffic                 195673152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64268202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.295088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59769764     93.01%     93.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4319555      6.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46055      0.08%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  96722      0.16%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  35005      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1101      0.01%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.01% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64268202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111638385475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498341325                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38261634                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1515426377                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          31718152                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38428950515                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40762182393                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501950752                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34086587                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1406367438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   131898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11431.03                       # Real time elapsed on the host
host_tick_rate                               45728496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504442621                       # Number of instructions simulated
sim_ops                                    1507728738                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.522724                       # Number of seconds simulated
sim_ticks                                522724008000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.870633                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72539832                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72633796                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3495290                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        106735275                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7860                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12789                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4929                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107406778                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1977                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1049                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3492585                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46228374                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8018977                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158389141                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191905119                       # Number of instructions committed
system.cpu0.commit.committedOps             191905885                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1014029836                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.189251                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.039129                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    964181358     95.08%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13412831      1.32%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13624725      1.34%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2305159      0.23%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1663704      0.16%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       777070      0.08%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       685939      0.07%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9360073      0.92%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8018977      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1014029836                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14066                       # Number of function calls committed.
system.cpu0.commit.int_insts                191295468                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180083                       # Number of loads committed
system.cpu0.commit.membars                       1204                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1255      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133984919     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181076     29.80%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        736897      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191905885                       # Class of committed instruction
system.cpu0.commit.refs                      57918067                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191905119                       # Number of Instructions Simulated
system.cpu0.committedOps                    191905885                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.410307                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.410307                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            856163284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2803                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62694464                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369808150                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                39326457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                119537485                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3493533                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8403                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17822640                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107406778                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70259795                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    960555947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               695785                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     430467638                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6992476                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103448                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72291125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72547692                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.414603                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1036343399                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.415374                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.796801                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               751391683     72.50%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177238485     17.10%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86651743      8.36%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6366677      0.61%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13671940      1.32%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4267      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1014746      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     596      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1036343399                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1922160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3581459                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59636277                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.406463                       # Inst execution rate
system.cpu0.iew.exec_refs                   234675277                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    753440                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              238268437                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99995216                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3423                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1356587                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1148496                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          349110465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            233921837                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2406104                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            422016465                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2278264                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            414525354                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3493533                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            418776552                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16492894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          103458                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          763                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42815133                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       410512                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           248                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1620920                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1960539                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238993545                       # num instructions consuming a value
system.cpu0.iew.wb_count                    260488966                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.705812                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168684468                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250889                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     261419530                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               514045441                       # number of integer regfile reads
system.cpu0.int_regfile_writes              201039455                       # number of integer regfile writes
system.cpu0.ipc                              0.184832                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.184832                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1980      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188479305     44.41%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1426      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  319      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           235108832     55.39%     99.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             830387      0.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             424422568                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   29819775                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.070260                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1176934      3.95%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28640865     96.05%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1976      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             454240044                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1919732802                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    260488649                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        506314956                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 349105739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                424422568                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4726                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      157204583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4725129                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           351                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    126863306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1036343399                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.409539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.112767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          856453762     82.64%     82.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           80694962      7.79%     90.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34490282      3.33%     93.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15606664      1.51%     95.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27535485      2.66%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15079938      1.46%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3807457      0.37%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1858114      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             816735      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1036343399                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.408780                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2095020                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          429246                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99995216                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1148496                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1048                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1038265559                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7182457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              692027353                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144948033                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25567942                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47452880                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             151438661                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               920509                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            495276132                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359434308                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          269207988                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                125552078                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                847932                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3493533                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            167692882                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124259963                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       495275820                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124673                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2404                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                104544231                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2388                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1356296785                       # The number of ROB reads
system.cpu0.rob.rob_writes                  722924645                       # The number of ROB writes
system.cpu0.timesIdled                          19853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  725                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.944943                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56346847                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56377887                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2884675                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         80645767                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4399                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7437                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3038                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81383875                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          386                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           863                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2883438                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34038206                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6345518                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120663497                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141408103                       # Number of instructions committed
system.cpu1.commit.committedOps             141409375                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    774087409                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182679                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.024042                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    737522943     95.28%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9768649      1.26%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10011189      1.29%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1634312      0.21%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1386916      0.18%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       533399      0.07%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       454772      0.06%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6429711      0.83%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6345518      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    774087409                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5940                       # Number of function calls committed.
system.cpu1.commit.int_insts                140799681                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905762                       # Number of loads committed
system.cpu1.commit.membars                       1822                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1822      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98870068     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41906625     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630524      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141409375                       # Class of committed instruction
system.cpu1.commit.refs                      42537149                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141408103                       # Number of Instructions Simulated
system.cpu1.committedOps                    141409375                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.599107                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.599107                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            652398015                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1275                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48053401                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278472327                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30373851                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92787318                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2884121                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3151                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12952459                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81383875                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53680100                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    733523255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               635671                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     326853339                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5770716                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.102789                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54987151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56351246                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.412819                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         791395764                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.413014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.792976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               574469108     72.59%     72.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135070731     17.07%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65526860      8.28%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6674706      0.84%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8607150      1.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4370      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1042148      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      74      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     617      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           791395764                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         363288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2961614                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44667741                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.390928                       # Inst execution rate
system.cpu1.iew.exec_refs                   169036395                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    651854                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              180623853                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74821005                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2841                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1308241                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1024810                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          260947885                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            168384541                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2082084                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            309520636                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1672714                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            317907088                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2884121                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            320938214                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11848266                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           61915                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32915243                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       393423                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1220084                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1741530                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179563682                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194732138                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.703189                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126267172                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     195513066                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               378545086                       # number of integer regfile reads
system.cpu1.int_regfile_writes              150197837                       # number of integer regfile writes
system.cpu1.ipc                              0.178600                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178600                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2312      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141404024     45.38%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 376      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           169492842     54.39%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             702942      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             311602720                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21107594                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.067739                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 930644      4.41%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20176929     95.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             332708002                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1439450069                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194732138                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380486580                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 260943118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                311602720                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4767                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119538510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3741271                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           625                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     94584703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    791395764                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.393738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.094929                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          659077853     83.28%     83.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59569662      7.53%     90.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25422311      3.21%     94.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11672532      1.47%     95.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           19984660      2.53%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10551726      1.33%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3030482      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1401626      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             684912      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      791395764                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.393558                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1919944                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          438117                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74821005                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1024810                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    490                       # number of misc regfile reads
system.cpu1.numCycles                       791759052                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   253570631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              526910069                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106742809                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              18993765                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36634051                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             116382290                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               718335                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371603033                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269611227                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          201942978                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 96671137                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                790053                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2884121                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            128232770                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95200169                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371603033                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         63616                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2145                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 75090791                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2101                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1029812462                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541471270                       # The number of ROB writes
system.cpu1.timesIdled                           4385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.961337                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39164588                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39179736                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2344361                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56183415                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3883                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7689                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3806                       # Number of indirect misses.
system.cpu2.branchPred.lookups               56948201                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          506                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           796                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2343314                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22655252                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4619019                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86413462                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94513686                       # Number of instructions committed
system.cpu2.commit.committedOps              94514931                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    527600843                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.179141                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.015162                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    502874716     95.31%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6990283      1.32%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6564129      1.24%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1166040      0.22%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       918935      0.17%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       360353      0.07%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       282963      0.05%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3824405      0.72%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4619019      0.88%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    527600843                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5817                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93905306                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491945                       # Number of loads committed
system.cpu2.commit.membars                       1793                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1793      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66417789     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492741     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602272      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94514931                       # Class of committed instruction
system.cpu2.commit.refs                      28095013                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94513686                       # Number of Instructions Simulated
system.cpu2.committedOps                     94514931                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.721182                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.721182                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            438779234                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1072                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32668870                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194231681                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22518777                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 68334875                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2344060                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2729                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8385795                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   56948201                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 37868145                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    499126477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               583091                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     231584362                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4690214                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.105317                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          38891157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39168471                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.428281                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         540362741                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.428578                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.812389                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               387522412     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95121527     17.60%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                45756412      8.47%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5099071      0.94%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5759463      1.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    5905      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1097372      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     543      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           540362741                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         367243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2416404                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30173408                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.372285                       # Inst execution rate
system.cpu2.iew.exec_refs                   105594618                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    627598                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              130385159                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51260125                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2561                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1240596                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              974266                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180011581                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            104967020                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1797091                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            201305599                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1174774                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            205885205                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2344060                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            207947790                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7384845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           44161                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          562                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23768180                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       371198                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           290                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       955240                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1461164                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121950314                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131789916                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.695979                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84874876                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243726                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     132381026                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               247775558                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101584243                       # number of integer regfile writes
system.cpu2.ipc                              0.174789                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174789                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2250      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96437771     47.48%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 497      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           105989551     52.19%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             672397      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             203102690                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12550422                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.061793                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 607574      4.84%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              11942814     95.16%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   34      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             215650862                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         961778040                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131789916                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        265508508                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180007070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                203102690                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4511                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85496650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2659497                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           506                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     68319787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    540362741                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.375864                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.064070                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          452305951     83.70%     83.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40718573      7.54%     91.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16971078      3.14%     94.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7950952      1.47%     95.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12705057      2.35%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6328312      1.17%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2019969      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             895289      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             467560      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      540362741                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.375608                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1455797                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          432281                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51260125                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             974266                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    457                       # number of misc regfile reads
system.cpu2.numCycles                       540729984                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   504600285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              357557358                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71259505                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12526490                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26956394                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              74890478                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               590113                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257422033                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187141877                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140531867                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 70226556                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                778617                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2344060                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             83224982                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69272362                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257422033                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         53391                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1965                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 47312829                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1922                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   703907825                       # The number of ROB reads
system.cpu2.rob.rob_writes                  374634922                       # The number of ROB writes
system.cpu2.timesIdled                           4145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.904633                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               24975416                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            24999257                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1855033                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         35746192                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4189                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           9974                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5785                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36521006                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          466                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           800                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853543                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13912219                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3078377                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4030                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57787823                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58103072                       # Number of instructions committed
system.cpu3.commit.committedOps              58104303                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    316347513                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183672                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.023424                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    300654765     95.04%     95.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4850587      1.53%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4007759      1.27%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       826060      0.26%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       594183      0.19%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       222788      0.07%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       148628      0.05%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1964366      0.62%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3078377      0.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    316347513                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5910                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57494890                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279283                       # Number of loads committed
system.cpu3.commit.membars                       1759                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1759      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41242541     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280083     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        579584      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58104303                       # Class of committed instruction
system.cpu3.commit.refs                      16859667                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58103072                       # Number of Instructions Simulated
system.cpu3.committedOps                     58104303                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.603826                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.603826                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            254779120                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1527                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20549259                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             125814605                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16120853                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47607674                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1854335                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3943                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4878572                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36521006                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24652343                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    297962301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               523334                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     150875654                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3711650                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112165                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25422401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          24979605                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.463378                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         325240554                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.463902                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.852191                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               227288562     69.88%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60212929     18.51%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                28965369      8.91%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4444022      1.37%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3282742      1.01%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9959      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1036268      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      92      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     611      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           325240554                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         358947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1965875                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19083330                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.368317                       # Inst execution rate
system.cpu3.iew.exec_refs                    58675128                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    606240                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82324460                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32221819                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2724                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1242269                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              944653                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115292465                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58068888                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1588025                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            119923815                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                689138                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            111601766                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1854335                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            112788798                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3842801                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           30639                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          437                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15942536                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       364269                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           319                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       820164                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1145711                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74706392                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83150155                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.705609                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52713495                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.255376                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83619881                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               148833635                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63934744                       # number of integer regfile writes
system.cpu3.ipc                              0.178450                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178450                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2239      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61869855     50.92%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 657      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            58991205     48.55%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             647660      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             121511840                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6511176                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.053585                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345581      5.31%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6165573     94.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   22      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128020777                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         576361675                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83150155                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172480933                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115287932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                121511840                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4533                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57188162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1586265                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           503                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     44960134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    325240554                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.373606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.040807                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          270223385     83.08%     83.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26551441      8.16%     91.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11234659      3.45%     94.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4794616      1.47%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7118313      2.19%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3359628      1.03%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1168925      0.36%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             494405      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             295182      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      325240554                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.373194                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1534505                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          426770                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32221819                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             944653                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu3.numCycles                       325599501                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   719729398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              208994213                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43614727                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7084204                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18997312                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41518529                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               521842                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165616718                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             120929134                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           90993763                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 48283984                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                822026                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1854335                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47034736                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47379036                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165616718                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         75974                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2154                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26042545                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2113                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   429158701                       # The number of ROB reads
system.cpu3.rob.rob_writes                  240694595                       # The number of ROB writes
system.cpu3.timesIdled                           4008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     44038244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      86486624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3978522                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1517342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47987441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41430753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97473520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       42948095                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           43947326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       799664                       # Transaction distribution
system.membus.trans_dist::WritebackClean          178                       # Transaction distribution
system.membus.trans_dist::CleanEvict         41656740                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22971                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1722                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58023                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57865                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      43947326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    130491815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              130491815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2867522112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2867522112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8138                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          44030042                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                44030042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            44030042                       # Request fanout histogram
system.membus.respLayer1.occupancy       230279226230                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105199449054                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    864243703.767123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1969340767.878799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6579512000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   270364846500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 252359161500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     37863623                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        37863623                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     37863623                       # number of overall hits
system.cpu2.icache.overall_hits::total       37863623                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4522                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4522                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4522                       # number of overall misses
system.cpu2.icache.overall_misses::total         4522                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    320988500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    320988500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    320988500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    320988500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     37868145                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     37868145                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     37868145                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     37868145                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000119                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000119                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000119                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000119                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70983.746130                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70983.746130                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70983.746130                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70983.746130                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    82.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3945                       # number of writebacks
system.cpu2.icache.writebacks::total             3945                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          577                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          577                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          577                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          577                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3945                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3945                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3945                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3945                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    288169500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    288169500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    288169500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    288169500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73046.768061                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73046.768061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73046.768061                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73046.768061                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3945                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     37863623                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       37863623                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4522                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4522                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    320988500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    320988500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     37868145                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     37868145                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000119                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000119                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70983.746130                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70983.746130                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          577                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3945                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3945                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    288169500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    288169500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73046.768061                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73046.768061                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           37895712                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3977                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9528.718129                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         75740235                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        75740235                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26280341                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26280341                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26280341                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26280341                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13627451                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13627451                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13627451                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13627451                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1199028659625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1199028659625                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1199028659625                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1199028659625                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39907792                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39907792                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39907792                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39907792                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341473                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341473                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341473                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341473                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 87986.275616                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87986.275616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 87986.275616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87986.275616                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    394405726                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4102                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7526789                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             91                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.400263                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    45.076923                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9224326                       # number of writebacks
system.cpu2.dcache.writebacks::total          9224326                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4390325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4390325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4390325                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4390325                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9237126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9237126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9237126                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9237126                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 935375673640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 935375673640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 935375673640                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 935375673640                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.231462                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.231462                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.231462                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.231462                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101262.630134                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101262.630134                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101262.630134                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101262.630134                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9224296                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25882229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25882229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13424250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13424250                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1179993825500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1179993825500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39306479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39306479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87900.167644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87900.167644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4207156                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4207156                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9217094                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9217094                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 933510044500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 933510044500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.234493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101280.299897                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101280.299897                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       203201                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       203201                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19034834125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19034834125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.337929                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.337929                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93674.903790                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93674.903790                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1865629140                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1865629140                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033314                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033314                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 93132.445088                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93132.445088                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          887                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          887                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          382                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     15320000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     15320000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.301024                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.301024                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 40104.712042                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 40104.712042                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          190                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          190                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          192                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          192                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.151300                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.151300                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12458.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12458.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      3739500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3739500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.471983                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471983                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8537.671233                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8537.671233                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          434                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          434                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3352500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3352500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.467672                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.467672                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7724.654378                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7724.654378                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1578500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1578500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1531500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1531500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            259                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          537                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          537                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      3161500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      3161500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          796                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          796                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.674623                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.674623                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5887.337058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5887.337058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          537                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          537                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2624500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2624500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.674623                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.674623                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4887.337058                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4887.337058                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.404727                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35524295                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9231930                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.847981                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.404727                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918898                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918898                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89053471                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89053471                       # Number of data accesses
system.cpu3.numPwrStateTransitions                594                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          298                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1207800020.134228                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2805714782.327929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9450104000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            298                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   162799602000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 359924406000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24647705                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24647705                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24647705                       # number of overall hits
system.cpu3.icache.overall_hits::total       24647705                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4638                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4638                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4638                       # number of overall misses
system.cpu3.icache.overall_misses::total         4638                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    329925499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    329925499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    329925499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    329925499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24652343                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24652343                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24652343                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24652343                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000188                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000188                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71135.295170                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71135.295170                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71135.295170                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71135.295170                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4021                       # number of writebacks
system.cpu3.icache.writebacks::total             4021                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          617                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          617                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4021                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4021                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    294420000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    294420000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    294420000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    294420000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73220.591893                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73220.591893                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73220.591893                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73220.591893                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4021                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24647705                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24647705                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    329925499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    329925499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24652343                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24652343                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000188                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000188                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71135.295170                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71135.295170                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          617                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          617                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4021                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4021                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    294420000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    294420000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73220.591893                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73220.591893                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24688256                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4053                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6091.353565                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49308707                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49308707                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16552125                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16552125                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16552125                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16552125                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      8011076                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8011076                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      8011076                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8011076                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 721232298218                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 721232298218                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 721232298218                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 721232298218                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24563201                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24563201                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24563201                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24563201                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.326141                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.326141                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.326141                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.326141                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90029.391585                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90029.391585                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90029.391585                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90029.391585                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    217414001                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        32234                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3926967                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            475                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.364357                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    67.861053                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5104336                       # number of writebacks
system.cpu3.dcache.writebacks::total          5104336                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2895322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2895322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2895322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2895322                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5115754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5115754                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5115754                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5115754                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 535171478226                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 535171478226                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 535171478226                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 535171478226                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.208269                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.208269                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.208269                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.208269                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104612.434106                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104612.434106                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104612.434106                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104612.434106                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5104304                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16176013                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16176013                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7808595                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7808595                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 701460998000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 701460998000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23984608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23984608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325567                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325567                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 89831.909326                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 89831.909326                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2712219                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2712219                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5096376                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5096376                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 533245574000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 533245574000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.212485                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.212485                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104632.306172                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104632.306172                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       376112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        376112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       202481                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       202481                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19771300218                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19771300218                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       578593                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       578593                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.349954                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.349954                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97645.212232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97645.212232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       183103                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       183103                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19378                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19378                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1925904226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1925904226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 99386.119620                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 99386.119620                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          945                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          945                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          372                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          372                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20024500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20024500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.282460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.282460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 53829.301075                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 53829.301075                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          202                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          202                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20314.705882                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20314.705882                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          389                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          389                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3190000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3190000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          973                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          973                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.399794                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.399794                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8200.514139                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8200.514139                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          387                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          387                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2854000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2854000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.397739                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.397739                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7374.677003                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7374.677003                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1747500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1747500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1696500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1696500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          319                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            319                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          481                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          481                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2974500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2974500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          800                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          800                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.601250                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.601250                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6183.991684                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6183.991684                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          481                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          481                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      2493500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      2493500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.601250                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.601250                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5183.991684                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5183.991684                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.108080                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21673717                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5111170                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.240461                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.108080                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.878378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.878378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54243723                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54243723                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 52                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    138124673.076923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   111261983.868430                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    234564500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   519132766500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3591241500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70239917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70239917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70239917                       # number of overall hits
system.cpu0.icache.overall_hits::total       70239917                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        19878                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19878                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        19878                       # number of overall misses
system.cpu0.icache.overall_misses::total        19878                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1505925999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1505925999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1505925999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1505925999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70259795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70259795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70259795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70259795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000283                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000283                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75758.426351                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75758.426351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75758.426351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75758.426351                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1896                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18159                       # number of writebacks
system.cpu0.icache.writebacks::total            18159                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1719                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1719                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1719                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1719                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18159                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18159                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18159                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18159                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1385626999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1385626999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1385626999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1385626999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76305.248031                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76305.248031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76305.248031                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76305.248031                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18159                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70239917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70239917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        19878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1505925999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1505925999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70259795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70259795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75758.426351                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75758.426351                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1719                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1719                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18159                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18159                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1385626999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1385626999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76305.248031                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76305.248031                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70258392                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3862.261118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140537749                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140537749                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51782231                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51782231                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51782231                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51782231                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28333377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28333377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28333377                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28333377                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2298077363736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2298077363736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2298077363736                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2298077363736                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     80115608                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     80115608                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     80115608                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     80115608                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353656                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81108.487835                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81108.487835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81108.487835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81108.487835                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    786754865                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5647                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16790333                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.857609                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.298077                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19944304                       # number of writebacks
system.cpu0.dcache.writebacks::total         19944304                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8375755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8375755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8375755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8375755                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19957622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19957622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19957622                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19957622                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1842638585653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1842638585653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1842638585653                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1842638585653                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.249110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.249110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.249110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.249110                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92327.562154                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92327.562154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92327.562154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92327.562154                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19944254                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51270006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51270006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28110013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28110013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2277323481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2277323481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79380019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79380019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81014.671925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81014.671925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8181487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8181487                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19928526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19928526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1840199145000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1840199145000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.251052                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.251052                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92339.952538                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92339.952538                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       512225                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        512225                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       223364                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       223364                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20753882736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20753882736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       735589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       735589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.303653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.303653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92915.074658                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92915.074658                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       194268                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       194268                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2439440653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2439440653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83841.100254                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83841.100254                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1027                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1027                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          576                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          576                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     15002500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     15002500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.359326                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.359326                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26046.006944                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26046.006944                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          556                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012477                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012477                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        13375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8241500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8241500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1338                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1338                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12319.133034                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12319.133034                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          664                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          664                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7578500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.496263                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.496263                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11413.403614                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11413.403614                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          200                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          200                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       890000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       890000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1049                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1049                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.190658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.190658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         4450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         4450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       690000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       690000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.190658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.190658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3450                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3450                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981766                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71747856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19949286                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.596512                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981766                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999430                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        180188450                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       180188450                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1774542                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1301318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              908334                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              528030                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4517284                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2022                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1774542                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1237                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1301318                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                864                       # number of overall hits
system.l2.overall_hits::.cpu2.data             908334                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                937                       # number of overall hits
system.l2.overall_hits::.cpu3.data             528030                       # number of overall hits
system.l2.overall_hits::total                 4517284                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             16137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18156435                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13090051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8300613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4562714                       # number of demand (read+write) misses
system.l2.demand_misses::total               44135220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            16137                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18156435                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3105                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13090051                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3081                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8300613                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3084                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4562714                       # number of overall misses
system.l2.overall_misses::total              44135220                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1333846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1782164352492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    267565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1354948073483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    271044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 906175138486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    276363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 518723413486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4564159796947                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1333846500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1782164352492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    267565000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1354948073483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    271044500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 906175138486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    276363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 518723413486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4564159796947                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19930977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14391369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9208947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5090744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48652504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19930977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14391369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9208947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5090744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48652504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.888650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.910966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.715108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.780989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.766973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896276                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.888650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.910966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.715108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.780989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.766973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896276                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82657.650121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98156.072626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86172.302738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103509.762757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87972.898410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109169.664757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89611.867704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113687.470546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103413.097226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82657.650121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98156.072626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86172.302738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103509.762757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87972.898410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109169.664757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89611.867704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113687.470546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103413.097226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              799634                       # number of writebacks
system.l2.writebacks::total                    799634                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          38725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          33767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            397                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          20997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              129962                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         38725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         33767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           397                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         20997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             129962                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        16102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18121625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13051326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8266846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4541717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44005258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        16102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18121625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13051326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8266846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4541717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         44005258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1170832501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1598918893649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206467501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1222164192164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    201259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 821459119688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    223066001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 471992148134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4116335978638                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1170832501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1598918893649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206467501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1222164192164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    201259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 821459119688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    223066001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 471992148134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4116335978638                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.886723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.909219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.587517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.609379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.897697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.668242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.892152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.904481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.886723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.909219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.587517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.609379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.897697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.668242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.892152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.904481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72713.482859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88232.644349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80935.907879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93642.913537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83718.386023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99367.899159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83016.747674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103923.724912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93541.912165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72713.482859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88232.644349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80935.907879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93642.913537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83718.386023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99367.899159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83016.747674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103923.724912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93541.912165                       # average overall mshr miss latency
system.l2.replacements                       85377177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       977894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           977894                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           30                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             30                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       977924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       977924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000031                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000031                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000031                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000031                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     44585707                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44585707                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          178                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            178                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     44585885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44585885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          178                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          178                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data            1569                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             653                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             522                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3184                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5344                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3963                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3755                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16401                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     46986500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     28597500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     26690000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     22181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    124455500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         6913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.773036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.858536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.877952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.883567                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.837427                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8792.383982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7216.124148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7107.856192                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6643.156634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7588.287300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          139                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          132                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          118                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           91                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             480                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5205                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3831                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         15921                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    110844000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     82474498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     78235000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     69248500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    340801998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.752929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.829939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.850362                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.859487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.812918                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21295.677233                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21528.190551                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21510.860599                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21320.350985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21405.816092                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          188                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              365                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        66000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       130000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.930693                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.940000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.924051                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   942.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1066.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   356.164384                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          363                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3801500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       949500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1406500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1195000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7352500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.930693                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.940000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.896104                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.893939                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.918987                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20220.744681                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20202.127660                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20384.057971                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20254.237288                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20254.820937                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5836                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2153322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1713149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1683947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1762042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7312460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.881618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.927901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119284.400620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129099.434815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127243.992746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132924.109837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126486.897184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        18048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1972802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1580344501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1551607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1629482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6734235501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.881422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.912147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.922868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.927761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109308.621454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119100.497475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117252.852717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122942.658820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116501.202356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        16137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            25407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1333846500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    267565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    271044500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    276363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2148819000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.888650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.715108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.780989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.766973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82657.650121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86172.302738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87972.898410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89611.867704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84575.864919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          554                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          677                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          397                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1663                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        16102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1170832501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206467501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    201259000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    223066001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1801625003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.886723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.587517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.609379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.668242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72713.482859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80935.907879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83718.386023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83016.747674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75877.063806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1772118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1300041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       907229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       527000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4506388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18138383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13076781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8287379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4549458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        44052001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1780011030492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1353234923983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 904491191486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 516961371486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4554698517447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19910501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14376822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9194608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5076458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48558389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.910996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.909574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.901330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.896187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98135.044921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103483.794979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109140.802114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113631.419718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103393.680515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34806                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38724                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        33766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        20995                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18103577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13038057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8253613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4528463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     43923710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1596946091649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1220583847663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 819907512688                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 470362666134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4107800118134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.909248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.906880                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.897658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.892052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88211.633074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93617.005023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99339.224251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103868.059899                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93521.246683                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    94104184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  85377241                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.102216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.231271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.018889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.445374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.019165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.638124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.020750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.604262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.534864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.072471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 839267849                       # Number of tag accesses
system.l2.tags.data_accesses                839267849                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1030528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1159782976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        163264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     835283840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     529076992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        171968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     290668800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2816332224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1030528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       163264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       153856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       171968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1519616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51178496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51178496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          16102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18121609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13051310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8266828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4541700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            44005191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       799664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             799664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1971457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2218729116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           312333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1597944283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           294335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1012153611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           328984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        556065525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5387799644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1971457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       312333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       294335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       328984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2907110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97907299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97907299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97907299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1971457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2218729116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          312333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1597944283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          294335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1012153611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          328984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       556065525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5485706943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    793794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     16102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18057594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13012001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8241636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4524786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018549861500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            68178175                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             748330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    44005191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     799842                       # Number of write requests accepted
system.mem_ctrls.readBursts                  44005191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   799842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145430                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6048                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2066957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2177561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2519595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2734381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3164583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3162755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4650899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4657939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2239974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2470356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2140287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3211608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2418474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1902763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2010364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2331265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             44147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1468588946034                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               219298805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2290959464784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33483.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52233.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 30911894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              44005191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               799842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2866549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4179372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5099354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5573330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4539416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4990187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5212188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4037693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2901605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1945912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1242157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 760014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 310439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 141831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  44209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  52196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  54011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  54413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13054498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.915116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.618500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.529400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5954849     45.62%     45.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3579809     27.42%     73.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1304674      9.99%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       627567      4.81%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       364769      2.79%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       237391      1.82%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171243      1.31%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129213      0.99%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684983      5.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13054498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     885.035515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    126.874719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15518.370164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49291     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          247      0.50%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.201224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49099     99.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              168      0.34%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192      0.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2807024704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9307520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50802304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2816332224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51189888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5369.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5387.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  522724018500                       # Total gap between requests
system.mem_ctrls.avgGap                      11666.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1030528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1155686016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       163264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    832768064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       153856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    527464704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       171968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    289586304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50802304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1971457.182429623790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2210891404.092539787292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 312333.081131410378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1593131463.745587348938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 294335.055680090387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1009069214.207586288452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 328984.315562563599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 553994650.270587921143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97187623.339465990663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        16102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18121609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13051310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8266828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4541700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       799842                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    504038500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 847732876757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99045250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 680686149760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    100052500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 478298006008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    110272500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 283429023509                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12863660007000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31302.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46780.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38826.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52154.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41619.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57857.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41039.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62405.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16082751.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          40953562020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          21767342025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        133697149740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1947467160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41263241760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     236553607530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1522981440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       477705351675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        913.876815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2058704750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17454840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 503210463250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          52255546560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          27774477885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        179461543800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2196095760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41263241760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     236755950120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1352587680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       541059443565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1035.076705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1632069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17454840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 503637099000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                646                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    391495813.271605                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   936907311.839690                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3356788500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   395879364500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 126844643500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53675190                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53675190                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53675190                       # number of overall hits
system.cpu1.icache.overall_hits::total       53675190                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4910                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4910                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4910                       # number of overall misses
system.cpu1.icache.overall_misses::total         4910                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    323101500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    323101500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    323101500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    323101500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53680100                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53680100                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53680100                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53680100                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000091                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000091                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65804.786151                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65804.786151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65804.786151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65804.786151                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4342                       # number of writebacks
system.cpu1.icache.writebacks::total             4342                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          568                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          568                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          568                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          568                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4342                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4342                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    289522500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    289522500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    289522500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    289522500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66679.525564                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66679.525564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66679.525564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66679.525564                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4342                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53675190                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53675190                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    323101500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    323101500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53680100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53680100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65804.786151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65804.786151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          568                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          568                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    289522500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    289522500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66679.525564                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66679.525564                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53738695                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4374                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12285.938500                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107364542                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107364542                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38863566                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38863566                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38863566                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38863566                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20765813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20765813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20765813                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20765813                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1763734777510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1763734777510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1763734777510                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1763734777510                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59629379                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59629379                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59629379                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59629379                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.348248                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.348248                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.348248                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.348248                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84934.540127                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84934.540127                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84934.540127                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84934.540127                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    597382071                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12057312                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            105                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.545211                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    43.923810                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14405922                       # number of writebacks
system.cpu1.dcache.writebacks::total         14405922                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6347186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6347186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6347186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6347186                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14418627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14418627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14418627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14418627                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1399018819020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1399018819020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1399018819020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1399018819020                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.241804                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.241804                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.241804                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.241804                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97028.574151                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97028.574151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97028.574151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97028.574151                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14405896                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38439829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38439829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20559993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20559993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1744369982500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1744369982500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58999822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58999822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.348476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.348476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84842.926868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84842.926868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6161855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6161855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14398138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14398138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1397110645000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1397110645000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97034.119620                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97034.119620                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       205820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       205820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19364795010                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19364795010                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.326928                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.326928                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94086.070401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94086.070401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185331                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1908174020                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1908174020                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.032545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93131.632583                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93131.632583                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          312                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          312                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10501500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10501500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33658.653846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33658.653846                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.124711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.124711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9987.654321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9987.654321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          434                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          434                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2889500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2889500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6657.834101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6657.834101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          432                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          432                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2521500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2521500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.452830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.452830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5836.805556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5836.805556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2221500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2221500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2157500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2157500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          236                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            236                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          863                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          863                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.726535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.726535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5294.258373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5294.258373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2692500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2692500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.726535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.726535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4294.258373                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4294.258373                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.948381                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53288874                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14413268                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.697210                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.948381                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998387                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998387                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133678230                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133678230                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 522724008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48671127                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1777558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47731407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        84577591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26206                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          27960                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          163                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30467                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48640662                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59840929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43221857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27675969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15315760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146145916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2324352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2552017600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       555776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1843026304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       504960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179729088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       514688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652484672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6231157440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        85468842                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56529344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        134141393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.524183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87952596     65.57%     65.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43919035     32.74%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1970673      1.47%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 285366      0.21%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13659      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     64      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          134141393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97446217247                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13880804724                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6258236                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7687944498                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6235503                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29961834145                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27269427                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21658904232                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6792804                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
