library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DisplaySelector is

	port
	(
		piSec	 : in	std_logic;
		piM1	 : in	std_logic;
		piM2	 : in	std_logic;
		
	);

end entity;
	
architecture A_DisplaySelector of DisplaySelector is

	-- Build an enumerated type for the state machine
	type state_type is (s0, s1, s2, s3);

	-- Register to hold the current state
	signal state : state_type;

begin

	process (clk, reset)
	begin

		if reset = '1' then
			state <= s0;

		elsif (rising_edge(clk)) then
			case state is
				when s0=>
					if input = '1' then
						state <= s1;
					else
						state <= s0;
					end if;
				when s1=>
					if input = '1' then
						state <= s2;
					else
						state <= s1;
					end if;
				when s2=>
					if input = '1' then
						state <= s3;
					else
						state <= s2;
					end if;
				when s3=>
					if input = '1' then
						state <= s3;
					else
						state <= s1;
					end if;
			end case;

		end if;
	end process;

end DisplaySelector;
