$date
	Sun Oct 23 08:16:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#229035
b1 !
1"
#229038
b1 &
b1 %
1$
#229039
0"
#229042
1#
#229046
b0 &
0#
b0 %
0$
#1155030
b1110 &
b1110 %
1$
b1110 !
1"
#1155031
0"
#1155034
b111 &
b111 %
#1155038
b10110 &
b10110 %
#1155042
b1011 &
b1011 %
#1155046
b100010 &
b100010 %
#1155050
b10001 &
b10001 %
#1155054
b110100 &
b110100 %
#1155058
b11010 &
b11010 %
#1155062
b1101 &
b1101 %
#1155066
b101000 &
b101000 %
#1155070
b10100 &
b10100 %
#1155074
b1010 &
b1010 %
#1155078
b101 &
b101 %
#1155082
b10000 &
b10000 %
#1155086
b1000 &
b1000 %
#1155090
b100 &
b100 %
#1155094
b10 &
b10 %
#1155098
b1 &
b1 %
1#
#1155102
b0 &
0#
b0 %
0$
#2223417
b10000 !
1"
#2223418
b10000 &
b10000 %
1$
#2223419
0"
#2223422
b1000 &
b1000 %
#2223426
b100 &
b100 %
#2223430
b10 &
b10 %
#2223434
b1 &
b1 %
1#
#2223438
b0 &
0#
b0 %
0$
#4500012
