
---------- Begin Simulation Statistics ----------
final_tick                               512925025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683068                       # Number of bytes of host memory used
host_op_rate                                   135084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1363.41                       # Real time elapsed on the host
host_tick_rate                              376206778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184174809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.512925                       # Number of seconds simulated
sim_ticks                                512925025500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561000                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565547                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562053                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570253                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2725                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184174809                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.258500                       # CPI: cycles per instruction
system.cpu.discardedOps                          4291                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086313                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169093                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       804645510                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097480                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1025850051                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640484     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336900     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174809                       # Class of committed instruction
system.cpu.tickCycles                       221204541                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5261991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10525935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           43                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5262920                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5262963                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5261529                       # Transaction distribution
system.membus.trans_dist::CleanEvict              448                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263035                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15789893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15789893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673631168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673631168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263958                       # Request fanout histogram
system.membus.respLayer1.occupancy        27744174000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31572650000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10523590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5263516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263053                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15790726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673630144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673685696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10524719                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336737920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15788779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10525756     66.67%     66.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5262980     33.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     43      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15788779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10525612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895118995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            973999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   54                       # number of demand (read+write) hits
system.l2.demand_hits::total                       96                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  54                       # number of overall hits
system.l2.overall_hits::total                      96                       # number of overall hits
system.l2.demand_misses::.cpu.inst                607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263357                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263964                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               607                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263357                       # number of overall misses
system.l2.overall_misses::total               5263964                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423329481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423377321500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47840500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423329481000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423377321500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78814.662273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80429.558740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80429.372522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78814.662273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80429.558740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80429.372522                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5261530                       # number of writebacks
system.l2.writebacks::total                   5261530                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 370695635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370737332500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 370695635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 370737332500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68806.930693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70429.573302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70429.386500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68806.930693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70429.573302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70429.386500                       # average overall mshr miss latency
system.l2.replacements                       10524719                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262060                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262060                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263035                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 423302247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423302247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80429.305049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80429.305049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 370671897500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 370671897500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70429.305049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70429.305049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78814.662273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78814.662273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68806.930693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68806.930693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.899441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84576.086957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84576.086957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74883.280757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74883.280757                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.864684                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10525743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     510.878465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.191767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       512.794452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999868                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94738591                       # Number of tag accesses
system.l2.tags.data_accesses                 94738591                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336854528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336893312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336737856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336737856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5261529                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5261529                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             75613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         656732488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             656808101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        75613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            75613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      656505024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            656505024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      656505024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            75613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        656732488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1313313125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5261529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001079402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15570040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4951795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5261529                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5261529                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            329055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            329018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57421894250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156121106750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10908.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29658.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4886516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4885139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5261529                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       753802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    893.641227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.203917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.327456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23377      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23351      3.10%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20489      2.72%      8.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26581      3.53%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20905      2.77%     15.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20828      2.76%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19009      2.52%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27933      3.71%     24.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       571329     75.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       753802                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.068601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.061196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.085237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         327591    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           317590     96.95%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9976      3.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336893312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336736000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336893312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336737856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       656.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       656.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    656.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  512924940000                       # Total gap between requests
system.mem_ctrls.avgGap                      48731.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336854528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336736000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 75613.390011909258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 656732487.699608325958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 656501405.194159388542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5261529                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 156104274250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12736693809500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27776.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29658.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420721.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2693522160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1431640980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789359820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13728923640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40489410000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153737756910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      67499835840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       298370449350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.703825                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 172445504000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17127500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 323352021500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2688631260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1429037610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795300300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13736106360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40489410000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     156278554140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65360217120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       298777256790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.496938                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166905522500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17127500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 328892003000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869712                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869712                       # number of overall hits
system.cpu.icache.overall_hits::total        31869712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49929000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49929000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49929000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49929000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870361                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76932.203390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76932.203390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76932.203390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76932.203390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49280000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49280000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75932.203390                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75932.203390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75932.203390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75932.203390                       # average overall mshr miss latency
system.cpu.icache.replacements                    219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869712                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49929000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49929000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76932.203390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76932.203390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75932.203390                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75932.203390                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           384.646316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870361                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49106.873652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.646316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63741371                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63741371                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856825                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523873                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523873                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 875345458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 875345458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 875345458500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 875345458500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83177.437204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83177.437204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83177.121056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83177.121056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          338                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262060                       # number of writebacks
system.cpu.dcache.writebacks::total           5262060                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431222445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431222445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431225189500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431225189500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81928.838286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81928.838286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81928.846047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81928.846047                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27287500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27287500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79324.127907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79324.127907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78233.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78233.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 875318171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 875318171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83177.563164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83177.563164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431197019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431197019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81929.066456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81929.066456                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2744500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2744500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.582731                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412117                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.582731                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178024943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178024943                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 512925025500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
