/*
 * Copyright (c) 2015, Technische Universit√§t Kaiserslautern
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER
 * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors:
 *    Lukas Steiner
 *    Derek Christ
 */

#include "MemSpec.h"

using namespace sc_core;
using namespace tlm;

MemSpec::MemSpec(const DRAMSysConfiguration::MemSpec &memSpec,
                 MemoryType memoryType,
                 unsigned numberOfChannels, unsigned pseudoChannelsPerChannel,
                 unsigned ranksPerChannel, unsigned banksPerRank,
                 unsigned groupsPerRank, unsigned banksPerGroup,
                 unsigned banksPerChannel, unsigned bankGroupsPerChannel,
                 unsigned devicesPerRank)
    : numberOfChannels(numberOfChannels),
      pseudoChannelsPerChannel(pseudoChannelsPerChannel),
      ranksPerChannel(ranksPerChannel),
      banksPerRank(banksPerRank),
      groupsPerRank(groupsPerRank),
      banksPerGroup(banksPerGroup),
      banksPerChannel(banksPerChannel),
      bankGroupsPerChannel(bankGroupsPerChannel),
      devicesPerRank(devicesPerRank),
      rowsPerBank(memSpec.memArchitectureSpec.entries.at("nbrOfRows")),
      columnsPerRow(memSpec.memArchitectureSpec.entries.at("nbrOfColumns")),
      defaultBurstLength(memSpec.memArchitectureSpec.entries.at("burstLength")),
      maxBurstLength(memSpec.memArchitectureSpec.entries.find("maxBurstLength") !=
                             memSpec.memArchitectureSpec.entries.end()
                        ? memSpec.memArchitectureSpec.entries.at("maxBurstLength")
                        : defaultBurstLength),
      dataRate(memSpec.memArchitectureSpec.entries.at("dataRate")),
      bitWidth(memSpec.memArchitectureSpec.entries.at("width")),
      dataBusWidth(bitWidth * devicesPerRank),
      defaultBytesPerBurst((defaultBurstLength * dataBusWidth) / 8),
      maxBytesPerBurst((maxBurstLength * dataBusWidth) / 8),
      fCKMHz(memSpec.memTimingSpec.entries.at("clkMhz")),
      tCK(sc_time(1.0 / fCKMHz, SC_US)),
      memoryId(memSpec.memoryId),
      memoryType(memoryType),
      burstDuration(tCK * (static_cast<double>(defaultBurstLength) / dataRate)),
      memorySizeBytes(0)
{
    commandLengthInCycles = std::vector<unsigned>(Command::numberOfCommands(), 1);
}

sc_time MemSpec::getCommandLength(Command command) const
{
    return tCK * commandLengthInCycles[command];
}

uint64_t MemSpec::getSimMemSizeInBytes() const
{
    return memorySizeBytes;
}

sc_time MemSpec::getRefreshIntervalAB() const
{
    SC_REPORT_FATAL("MemSpec", "All-bank refresh not supported");
    return SC_ZERO_TIME;
}

sc_time MemSpec::getRefreshIntervalPB() const
{
    SC_REPORT_FATAL("MemSpec", "Per-bank refresh not supported");
    return SC_ZERO_TIME;
}

sc_time MemSpec::getRefreshIntervalP2B() const
{
    SC_REPORT_FATAL("MemSpec", "Per-2-bank refresh not supported");
    return SC_ZERO_TIME;
}

sc_time MemSpec::getRefreshIntervalSB() const
{
    SC_REPORT_FATAL("MemSpec", "Same-bank refresh not supported");
    return SC_ZERO_TIME;
}

unsigned MemSpec::getPer2BankOffset() const
{
    return 0;
}

unsigned MemSpec::getRAACDR() const
{
    SC_REPORT_FATAL("MemSpec", "Refresh Management not supported");
    return 0;
}

unsigned MemSpec::getRAAIMT() const
{
    SC_REPORT_FATAL("MemSpec", "Refresh Management not supported");
    return 0;
}

unsigned MemSpec::getRAAMMT() const
{
    SC_REPORT_FATAL("MemSpec", "Refresh Management not supported");
    return 0;
}

bool MemSpec::hasRasAndCasBus() const
{
    return false;
}
