<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_BIST_PK_TXContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z000274.htm">U_FPGA_TOP_SIM</a>/<a href="z001133.htm">U_BIST_PK_TX</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg1134"/><hr/><table>
  <tr l="315" lnk="__HDL_srcfile_14.htm#315" z="        if (USER_RST) begin" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="315" lnk="__HDL_srcfile_14.htm#315" z="        if (USER_RST) begin" k="1134_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="326" lnk="__HDL_srcfile_14.htm#326" z="            if (REG_BIST_START) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="315" lnk="__HDL_srcfile_14.htm#315" z="        if (USER_RST) begin" k="1134_2$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1135"/><hr/><table>
  <tr l="341" lnk="__HDL_srcfile_14.htm#341" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="341" lnk="__HDL_srcfile_14.htm#341" z="        if (USER_RST) begin" k="1135_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="343" lnk="__HDL_srcfile_14.htm#343" z="        end else begin" k="1135_1$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1136"/><hr/><table>
  <tr l="355" lnk="__HDL_srcfile_14.htm#355" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="355" lnk="__HDL_srcfile_14.htm#355" z="        if (USER_RST) begin" k="1136_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="357" lnk="__HDL_srcfile_14.htm#357" z="        end else begin" k="1136_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1137"/><hr/><table>
  <tr l="358" lnk="__HDL_srcfile_14.htm#358" z="            case (r_FSM)" c="R" p="8.33"/><tr/>
  <tr cr="c" t="T" l="359" lnk="__HDL_srcfile_14.htm#359" z="                p_IDLE :" k="1137_0$001133" h="19394" c="g"/>
  <tr cr="m" t="T" l="374" lnk="__HDL_srcfile_14.htm#374" z="                p_INI_WR :" h="0" c="r"/>
  <tr cr="m" t="T" l="383" lnk="__HDL_srcfile_14.htm#383" z="                p_REG_WR :" h="0" c="r"/>
  <tr cr="m" t="T" l="392" lnk="__HDL_srcfile_14.htm#392" z="                p_REG_RD :" h="0" c="r"/>
  <tr cr="m" t="T" l="401" lnk="__HDL_srcfile_14.htm#401" z="                p_REG_CHK :" h="0" c="r"/>
  <tr cr="m" t="T" l="410" lnk="__HDL_srcfile_14.htm#410" z="                p_RAM_WR :" h="0" c="r"/>
  <tr cr="m" t="T" l="419" lnk="__HDL_srcfile_14.htm#419" z="                p_RAM_RD :" h="0" c="r"/>
  <tr cr="m" t="T" l="428" lnk="__HDL_srcfile_14.htm#428" z="                p_RAM_CHK :" h="0" c="r"/>
  <tr cr="m" t="T" l="437" lnk="__HDL_srcfile_14.htm#437" z="                p_DDR_WR :" h="0" c="r"/>
  <tr cr="m" t="T" l="446" lnk="__HDL_srcfile_14.htm#446" z="                p_DDR_RD :" h="0" c="r"/>
  <tr cr="m" t="T" l="455" lnk="__HDL_srcfile_14.htm#455" z="                p_DDR_CHK :" h="0" c="r"/>
  <tr cr="m" t="T" l="464" lnk="__HDL_srcfile_14.htm#464" z="                default :" h="0" c="r"/>
  </table>
  </div><div><a name="cvg1138"/><hr/><table>
  <tr l="361" lnk="__HDL_srcfile_14.htm#361" z="                        if (r_START) begin" c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="361" lnk="__HDL_srcfile_14.htm#361" z="                        if (r_START) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="369" lnk="__HDL_srcfile_14.htm#369" z="                        end else begin" k="1138_1$001133" h="19394" c="g"/>
  </table>
  </div><div class="missing"><a name="cvg1139"/><hr/><table>
  <tr l="362" lnk="__HDL_srcfile_14.htm#362" z="                            case (r_TYPE[1:0])" c="R" p="0.00"/><tr/>
  <tr cr="m" t="T" l="363" lnk="__HDL_srcfile_14.htm#363" z="                                2'b00   : r_FSM    &lt;= p_INI_WR ..." h="0" c="r"/>
  <tr cr="m" t="T" l="364" lnk="__HDL_srcfile_14.htm#364" z="                                2'b01   : r_FSM    &lt;= p_REG_WR ..." h="0" c="r"/>
  <tr cr="m" t="T" l="365" lnk="__HDL_srcfile_14.htm#365" z="                                2'b10   : r_FSM    &lt;= p_RAM_WR ..." h="0" c="r"/>
  <tr cr="m" t="T" l="366" lnk="__HDL_srcfile_14.htm#366" z="                                2'b11   : r_FSM    &lt;= p_DDR_WR ..." h="0" c="r"/>
  <tr cr="m" t="T" l="367" lnk="__HDL_srcfile_14.htm#367" z="                                default : r_FSM    &lt;= p_INI_WR ..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1140"/><hr/><table>
  <tr l="376" lnk="__HDL_srcfile_14.htm#376" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="376" lnk="__HDL_srcfile_14.htm#376" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="378" lnk="__HDL_srcfile_14.htm#378" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1141"/><hr/><table>
  <tr l="385" lnk="__HDL_srcfile_14.htm#385" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="385" lnk="__HDL_srcfile_14.htm#385" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="387" lnk="__HDL_srcfile_14.htm#387" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1142"/><hr/><table>
  <tr l="394" lnk="__HDL_srcfile_14.htm#394" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="394" lnk="__HDL_srcfile_14.htm#394" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="396" lnk="__HDL_srcfile_14.htm#396" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1143"/><hr/><table>
  <tr l="403" lnk="__HDL_srcfile_14.htm#403" z="                        if (r_REG_CHK_END) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="403" lnk="__HDL_srcfile_14.htm#403" z="                        if (r_REG_CHK_END) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="405" lnk="__HDL_srcfile_14.htm#405" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1144"/><hr/><table>
  <tr l="412" lnk="__HDL_srcfile_14.htm#412" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="412" lnk="__HDL_srcfile_14.htm#412" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="414" lnk="__HDL_srcfile_14.htm#414" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1145"/><hr/><table>
  <tr l="421" lnk="__HDL_srcfile_14.htm#421" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="421" lnk="__HDL_srcfile_14.htm#421" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="423" lnk="__HDL_srcfile_14.htm#423" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1146"/><hr/><table>
  <tr l="430" lnk="__HDL_srcfile_14.htm#430" z="                        if (r_RAM_CHK_END) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="430" lnk="__HDL_srcfile_14.htm#430" z="                        if (r_RAM_CHK_END) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="432" lnk="__HDL_srcfile_14.htm#432" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1147"/><hr/><table>
  <tr l="439" lnk="__HDL_srcfile_14.htm#439" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="439" lnk="__HDL_srcfile_14.htm#439" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="441" lnk="__HDL_srcfile_14.htm#441" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1148"/><hr/><table>
  <tr l="448" lnk="__HDL_srcfile_14.htm#448" z="                        if (r_PK_TX_EOP) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="448" lnk="__HDL_srcfile_14.htm#448" z="                        if (r_PK_TX_EOP) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="450" lnk="__HDL_srcfile_14.htm#450" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg1149"/><hr/><table>
  <tr l="457" lnk="__HDL_srcfile_14.htm#457" z="                        if (r_DDR_CHK_END) begin" c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="457" lnk="__HDL_srcfile_14.htm#457" z="                        if (r_DDR_CHK_END) begin" h="0" c="r"/>
  <tr cr="m" t="E" l="459" lnk="__HDL_srcfile_14.htm#459" z="                        end else begin" h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg1150"/><hr/><table>
  <tr l="485" lnk="__HDL_srcfile_14.htm#485" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="485" lnk="__HDL_srcfile_14.htm#485" z="        if (USER_RST) begin" k="1150_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="496" lnk="__HDL_srcfile_14.htm#496" z="        end else begin" k="1150_1$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1151"/><hr/><table>
  <tr l="511" lnk="__HDL_srcfile_14.htm#511" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="511" lnk="__HDL_srcfile_14.htm#511" z="        if (USER_RST) begin" k="1151_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="513" lnk="__HDL_srcfile_14.htm#513" z="        end else begin" k="1151_1$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1152"/><hr/><table>
  <tr l="519" lnk="__HDL_srcfile_14.htm#519" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="519" lnk="__HDL_srcfile_14.htm#519" z="        if (USER_RST) begin" k="1152_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="527" lnk="__HDL_srcfile_14.htm#527" z="        end else begin" k="1152_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1153"/><hr/><table>
  <tr l="547" lnk="__HDL_srcfile_14.htm#547" z="        if (USER_RST) begin" c="R" p="22.22"/><tr/>
  <tr cr="c" t="I" l="547" lnk="__HDL_srcfile_14.htm#547" z="        if (USER_RST) begin" k="1153_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="553" lnk="__HDL_srcfile_14.htm#553" z="            if (r_ST_INI_WR) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="558" lnk="__HDL_srcfile_14.htm#558" z="            end else if (r_ST_REG_WR) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="563" lnk="__HDL_srcfile_14.htm#563" z="            end else if (r_ST_REG_RD) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="568" lnk="__HDL_srcfile_14.htm#568" z="            end else if (r_ST_RAM_WR) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="573" lnk="__HDL_srcfile_14.htm#573" z="            end else if (r_ST_RAM_RD) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="578" lnk="__HDL_srcfile_14.htm#578" z="            end else if (r_ST_DDR_WR) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="583" lnk="__HDL_srcfile_14.htm#583" z="            end else if (r_ST_DDR_RD) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="588" lnk="__HDL_srcfile_14.htm#588" z="            end else begin" k="1153_8$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1154"/><hr/><table>
  <tr l="604" lnk="__HDL_srcfile_14.htm#604" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="604" lnk="__HDL_srcfile_14.htm#604" z="        if (USER_RST) begin" k="1154_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="613" lnk="__HDL_srcfile_14.htm#613" z="        end else begin" k="1154_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1155"/><hr/><table>
  <tr l="626" lnk="__HDL_srcfile_14.htm#626" z="        if (USER_RST) begin" c="R" p="20.00"/><tr/>
  <tr cr="c" t="I" l="626" lnk="__HDL_srcfile_14.htm#626" z="        if (USER_RST) begin" k="1155_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="632" lnk="__HDL_srcfile_14.htm#632" z="            if (r_INI_WR_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="637" lnk="__HDL_srcfile_14.htm#637" z="            end else if (r_INI_WR_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="643" lnk="__HDL_srcfile_14.htm#643" z="            end else if (r_INI_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="649" lnk="__HDL_srcfile_14.htm#649" z="            end else if (r_INI_WR_START_DFF4) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="655" lnk="__HDL_srcfile_14.htm#655" z="            end else if (r_INI_WR_START_DFF5) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="661" lnk="__HDL_srcfile_14.htm#661" z="            end else if (r_INI_WR_START_DFF6) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="667" lnk="__HDL_srcfile_14.htm#667" z="            end else if (r_INI_WR_START_DFF7) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="673" lnk="__HDL_srcfile_14.htm#673" z="            end else if (r_INI_WR_START_DFF8) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="678" lnk="__HDL_srcfile_14.htm#678" z="            end else begin" k="1155_9$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1156"/><hr/><table>
  <tr l="689" lnk="__HDL_srcfile_14.htm#689" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="689" lnk="__HDL_srcfile_14.htm#689" z="        if (USER_RST) begin" k="1156_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="692" lnk="__HDL_srcfile_14.htm#692" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="694" lnk="__HDL_srcfile_14.htm#694" z="            end else if (r_INI_WR_TX_EOP) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="689" lnk="__HDL_srcfile_14.htm#689" z="        if (USER_RST) begin" k="1156_3$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1157"/><hr/><table>
  <tr l="707" lnk="__HDL_srcfile_14.htm#707" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="707" lnk="__HDL_srcfile_14.htm#707" z="        if (USER_RST) begin" k="1157_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="712" lnk="__HDL_srcfile_14.htm#712" z="        end else begin" k="1157_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1158"/><hr/><table>
  <tr l="721" lnk="__HDL_srcfile_14.htm#721" z="        if (USER_RST) begin" c="R" p="33.33"/><tr/>
  <tr cr="c" t="I" l="721" lnk="__HDL_srcfile_14.htm#721" z="        if (USER_RST) begin" k="1158_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="727" lnk="__HDL_srcfile_14.htm#727" z="            if (r_REG_WR_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="732" lnk="__HDL_srcfile_14.htm#732" z="            end else if (r_REG_WR_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="738" lnk="__HDL_srcfile_14.htm#738" z="            end else if (r_REG_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="744" lnk="__HDL_srcfile_14.htm#744" z="            end else if (r_REG_WR_START_DFF4) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="749" lnk="__HDL_srcfile_14.htm#749" z="            end else begin" k="1158_5$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1159"/><hr/><table>
  <tr l="765" lnk="__HDL_srcfile_14.htm#765" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="765" lnk="__HDL_srcfile_14.htm#765" z="        if (USER_RST) begin" k="1159_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="770" lnk="__HDL_srcfile_14.htm#770" z="        end else begin" k="1159_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1160"/><hr/><table>
  <tr l="779" lnk="__HDL_srcfile_14.htm#779" z="        if (USER_RST) begin" c="R" p="33.33"/><tr/>
  <tr cr="c" t="I" l="779" lnk="__HDL_srcfile_14.htm#779" z="        if (USER_RST) begin" k="1160_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="785" lnk="__HDL_srcfile_14.htm#785" z="            if (r_REG_RD_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="790" lnk="__HDL_srcfile_14.htm#790" z="            end else if (r_REG_RD_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="796" lnk="__HDL_srcfile_14.htm#796" z="            end else if (r_REG_RD_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="802" lnk="__HDL_srcfile_14.htm#802" z="            end else if (r_REG_RD_START_DFF4) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="807" lnk="__HDL_srcfile_14.htm#807" z="            end else begin" k="1160_5$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1161"/><hr/><table>
  <tr l="823" lnk="__HDL_srcfile_14.htm#823" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="823" lnk="__HDL_srcfile_14.htm#823" z="        if (USER_RST) begin" k="1161_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="835" lnk="__HDL_srcfile_14.htm#835" z="        end else begin" k="1161_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1162"/><hr/><table>
  <tr l="851" lnk="__HDL_srcfile_14.htm#851" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="851" lnk="__HDL_srcfile_14.htm#851" z="        if (USER_RST) begin" k="1162_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="854" lnk="__HDL_srcfile_14.htm#854" z="            if (r_RAM_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="856" lnk="__HDL_srcfile_14.htm#856" z="            end else if (r_RAM_WR_START_DFFA) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="851" lnk="__HDL_srcfile_14.htm#851" z="        if (USER_RST) begin" k="1162_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1163"/><hr/><table>
  <tr l="863" lnk="__HDL_srcfile_14.htm#863" z="        if (USER_RST) begin" c="R" p="28.57"/><tr/>
  <tr cr="c" t="I" l="863" lnk="__HDL_srcfile_14.htm#863" z="        if (USER_RST) begin" k="1163_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="869" lnk="__HDL_srcfile_14.htm#869" z="            if (r_RAM_WR_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="874" lnk="__HDL_srcfile_14.htm#874" z="            end else if (r_RAM_WR_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="881" lnk="__HDL_srcfile_14.htm#881" z="            end else if (r_RAM_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="887" lnk="__HDL_srcfile_14.htm#887" z="            end else if (r_RAM_WR_DATA_FLAG) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="900" lnk="__HDL_srcfile_14.htm#900" z="            end else if (r_RAM_WR_START_DFFB) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="905" lnk="__HDL_srcfile_14.htm#905" z="            end else begin" k="1163_6$001133" h="19394" c="g"/>
  </table>
  </div><div class="missing"><a name="cvg1164"/><hr/><table>
  <tr l="892" lnk="__HDL_srcfile_14.htm#892" z="                case (r_MODE[1:0])" c="R" p="0.00"/><tr/>
  <tr cr="m" t="T" l="893" lnk="__HDL_srcfile_14.htm#893" z="                    2'b00   :               r_RAM_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="894" lnk="__HDL_srcfile_14.htm#894" z="                    2'b01   :               r_RAM_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="895" lnk="__HDL_srcfile_14.htm#895" z="                    2'b10   :               r_RAM_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="896" lnk="__HDL_srcfile_14.htm#896" z="                    2'b11   :               r_RAM_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="897" lnk="__HDL_srcfile_14.htm#897" z="                    default :               r_RAM_WR_TX_DATA   ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg1165"/><hr/><table>
  <tr l="971" lnk="__HDL_srcfile_14.htm#971" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="971" lnk="__HDL_srcfile_14.htm#971" z="        if (USER_RST) begin" k="1165_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="976" lnk="__HDL_srcfile_14.htm#976" z="        end else begin" k="1165_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1166"/><hr/><table>
  <tr l="985" lnk="__HDL_srcfile_14.htm#985" z="        if (USER_RST) begin" c="R" p="33.33"/><tr/>
  <tr cr="c" t="I" l="985" lnk="__HDL_srcfile_14.htm#985" z="        if (USER_RST) begin" k="1166_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="991" lnk="__HDL_srcfile_14.htm#991" z="            if (r_RAM_RD_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="996" lnk="__HDL_srcfile_14.htm#996" z="            end else if (r_RAM_RD_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1003" lnk="__HDL_srcfile_14.htm#1003" z="            end else if (r_RAM_RD_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1009" lnk="__HDL_srcfile_14.htm#1009" z="            end else if (r_RAM_RD_START_DFF4) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="1014" lnk="__HDL_srcfile_14.htm#1014" z="            end else begin" k="1166_5$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1167"/><hr/><table>
  <tr l="1030" lnk="__HDL_srcfile_14.htm#1030" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1030" lnk="__HDL_srcfile_14.htm#1030" z="        if (USER_RST) begin" k="1167_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="1042" lnk="__HDL_srcfile_14.htm#1042" z="        end else begin" k="1167_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1168"/><hr/><table>
  <tr l="1058" lnk="__HDL_srcfile_14.htm#1058" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1058" lnk="__HDL_srcfile_14.htm#1058" z="        if (USER_RST) begin" k="1168_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1061" lnk="__HDL_srcfile_14.htm#1061" z="            if (r_DDR_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1063" lnk="__HDL_srcfile_14.htm#1063" z="            end else if (r_DDR_WR_START_DFFA) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1058" lnk="__HDL_srcfile_14.htm#1058" z="        if (USER_RST) begin" k="1168_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1169"/><hr/><table>
  <tr l="1070" lnk="__HDL_srcfile_14.htm#1070" z="        if (USER_RST) begin" c="R" p="28.57"/><tr/>
  <tr cr="c" t="I" l="1070" lnk="__HDL_srcfile_14.htm#1070" z="        if (USER_RST) begin" k="1169_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1076" lnk="__HDL_srcfile_14.htm#1076" z="            if (r_DDR_WR_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1081" lnk="__HDL_srcfile_14.htm#1081" z="            end else if (r_DDR_WR_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1088" lnk="__HDL_srcfile_14.htm#1088" z="            end else if (r_DDR_WR_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1094" lnk="__HDL_srcfile_14.htm#1094" z="            end else if (r_DDR_WR_DATA_FLAG) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1107" lnk="__HDL_srcfile_14.htm#1107" z="            end else if (r_DDR_WR_START_DFFB) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="1112" lnk="__HDL_srcfile_14.htm#1112" z="            end else begin" k="1169_6$001133" h="19394" c="g"/>
  </table>
  </div><div class="missing"><a name="cvg1170"/><hr/><table>
  <tr l="1099" lnk="__HDL_srcfile_14.htm#1099" z="                case (r_MODE[1:0])" c="R" p="0.00"/><tr/>
  <tr cr="m" t="T" l="1100" lnk="__HDL_srcfile_14.htm#1100" z="                    2'b00   :               r_DDR_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="1101" lnk="__HDL_srcfile_14.htm#1101" z="                    2'b01   :               r_DDR_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="1102" lnk="__HDL_srcfile_14.htm#1102" z="                    2'b10   :               r_DDR_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="1103" lnk="__HDL_srcfile_14.htm#1103" z="                    2'b11   :               r_DDR_WR_TX_DATA   ..." h="0" c="r"/>
  <tr cr="m" t="T" l="1104" lnk="__HDL_srcfile_14.htm#1104" z="                    default :               r_DDR_WR_TX_DATA   ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg1171"/><hr/><table>
  <tr l="1178" lnk="__HDL_srcfile_14.htm#1178" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1178" lnk="__HDL_srcfile_14.htm#1178" z="        if (USER_RST) begin" k="1171_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="1183" lnk="__HDL_srcfile_14.htm#1183" z="        end else begin" k="1171_1$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1172"/><hr/><table>
  <tr l="1192" lnk="__HDL_srcfile_14.htm#1192" z="        if (USER_RST) begin" c="R" p="33.33"/><tr/>
  <tr cr="c" t="I" l="1192" lnk="__HDL_srcfile_14.htm#1192" z="        if (USER_RST) begin" k="1172_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1198" lnk="__HDL_srcfile_14.htm#1198" z="            if (r_DDR_RD_START_DFF1) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1203" lnk="__HDL_srcfile_14.htm#1203" z="            end else if (r_DDR_RD_START_DFF2) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1210" lnk="__HDL_srcfile_14.htm#1210" z="            end else if (r_DDR_RD_START_DFF3) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1216" lnk="__HDL_srcfile_14.htm#1216" z="            end else if (r_DDR_RD_START_DFF4) begin" h="0" c="r"/>
  <tr cr="c" t="E" l="1221" lnk="__HDL_srcfile_14.htm#1221" z="            end else begin" k="1172_5$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1173"/><hr/><table>
  <tr l="1237" lnk="__HDL_srcfile_14.htm#1237" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1237" lnk="__HDL_srcfile_14.htm#1237" z="        if (USER_RST) begin" k="1173_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1240" lnk="__HDL_srcfile_14.htm#1240" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1242" lnk="__HDL_srcfile_14.htm#1242" z="            end else if (r_ST_REG_CHK == 1'b1 &amp;&amp; REG_RC_ACK == ..." h="0" c="r"/>
  <tr cr="c" t="A" l="1237" lnk="__HDL_srcfile_14.htm#1237" z="        if (USER_RST) begin" k="1173_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1174"/><hr/><table>
  <tr l="1249" lnk="__HDL_srcfile_14.htm#1249" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1249" lnk="__HDL_srcfile_14.htm#1249" z="        if (USER_RST) begin" k="1174_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1252" lnk="__HDL_srcfile_14.htm#1252" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1254" lnk="__HDL_srcfile_14.htm#1254" z="            end else if (REG_RC_ACK) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1249" lnk="__HDL_srcfile_14.htm#1249" z="        if (USER_RST) begin" k="1174_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1175"/><hr/><table>
  <tr l="1267" lnk="__HDL_srcfile_14.htm#1267" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1267" lnk="__HDL_srcfile_14.htm#1267" z="        if (USER_RST) begin" k="1175_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1270" lnk="__HDL_srcfile_14.htm#1270" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1272" lnk="__HDL_srcfile_14.htm#1272" z="            end else if (RAM_RC_DVLD) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1267" lnk="__HDL_srcfile_14.htm#1267" z="        if (USER_RST) begin" k="1175_3$001133" h="19394" c="g"/>
  </table>
  </div><div class="missing"><a name="cvg1176"/><hr/><table>
  <tr l="1273" lnk="__HDL_srcfile_14.htm#1273" z="                case (r_MODE[1:0])" c="R" p="0.00"/><tr/>
  <tr cr="m" t="T" l="1274" lnk="__HDL_srcfile_14.htm#1274" z="                    2'b00   :           r_RAM_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1275" lnk="__HDL_srcfile_14.htm#1275" z="                    2'b01   :           r_RAM_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1276" lnk="__HDL_srcfile_14.htm#1276" z="                    2'b10   :           r_RAM_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1277" lnk="__HDL_srcfile_14.htm#1277" z="                    2'b11   :           r_RAM_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1278" lnk="__HDL_srcfile_14.htm#1278" z="                    default :           r_RAM_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  </table>
  </div><div><a name="cvg1177"/><hr/><table>
  <tr l="1335" lnk="__HDL_srcfile_14.htm#1335" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1335" lnk="__HDL_srcfile_14.htm#1335" z="        if (USER_RST) begin" k="1177_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1338" lnk="__HDL_srcfile_14.htm#1338" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1340" lnk="__HDL_srcfile_14.htm#1340" z="            end else if (r_ST_RAM_CHK == 1'b1 &amp;&amp; RAM_RC_DVLD ==..." h="0" c="r"/>
  <tr cr="c" t="A" l="1335" lnk="__HDL_srcfile_14.htm#1335" z="        if (USER_RST) begin" k="1177_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1178"/><hr/><table>
  <tr l="1347" lnk="__HDL_srcfile_14.htm#1347" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1347" lnk="__HDL_srcfile_14.htm#1347" z="        if (USER_RST) begin" k="1178_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1350" lnk="__HDL_srcfile_14.htm#1350" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1352" lnk="__HDL_srcfile_14.htm#1352" z="            end else if (RAM_RC_EOP) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1347" lnk="__HDL_srcfile_14.htm#1347" z="        if (USER_RST) begin" k="1178_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1179"/><hr/><table>
  <tr l="1365" lnk="__HDL_srcfile_14.htm#1365" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1365" lnk="__HDL_srcfile_14.htm#1365" z="        if (USER_RST) begin" k="1179_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1368" lnk="__HDL_srcfile_14.htm#1368" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1370" lnk="__HDL_srcfile_14.htm#1370" z="            end else if (DDR_RC_DVLD) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1365" lnk="__HDL_srcfile_14.htm#1365" z="        if (USER_RST) begin" k="1179_3$001133" h="19394" c="g"/>
  </table>
  </div><div class="missing"><a name="cvg1180"/><hr/><table>
  <tr l="1371" lnk="__HDL_srcfile_14.htm#1371" z="                case (r_MODE[1:0])" c="R" p="0.00"/><tr/>
  <tr cr="m" t="T" l="1372" lnk="__HDL_srcfile_14.htm#1372" z="                    2'b00   :           r_DDR_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1373" lnk="__HDL_srcfile_14.htm#1373" z="                    2'b01   :           r_DDR_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1374" lnk="__HDL_srcfile_14.htm#1374" z="                    2'b10   :           r_DDR_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1375" lnk="__HDL_srcfile_14.htm#1375" z="                    2'b11   :           r_DDR_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  <tr cr="m" t="T" l="1376" lnk="__HDL_srcfile_14.htm#1376" z="                    default :           r_DDR_EXP_DATA    &lt;= s_..." h="0" c="r"/>
  </table>
  </div><div><a name="cvg1181"/><hr/><table>
  <tr l="1433" lnk="__HDL_srcfile_14.htm#1433" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1433" lnk="__HDL_srcfile_14.htm#1433" z="        if (USER_RST) begin" k="1181_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1436" lnk="__HDL_srcfile_14.htm#1436" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1438" lnk="__HDL_srcfile_14.htm#1438" z="            end else if (r_ST_DDR_CHK == 1'b1 &amp;&amp; DDR_RC_DVLD ==..." h="0" c="r"/>
  <tr cr="c" t="A" l="1433" lnk="__HDL_srcfile_14.htm#1433" z="        if (USER_RST) begin" k="1181_3$001133" h="19394" c="g"/>
  </table>
  </div><div><a name="cvg1182"/><hr/><table>
  <tr l="1445" lnk="__HDL_srcfile_14.htm#1445" z="        if (USER_RST) begin" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="1445" lnk="__HDL_srcfile_14.htm#1445" z="        if (USER_RST) begin" k="1182_0$001133" h="138" c="g"/>
  <tr cr="m" t="T" l="1448" lnk="__HDL_srcfile_14.htm#1448" z="            if (r_START) begin" h="0" c="r"/>
  <tr cr="m" t="T" l="1450" lnk="__HDL_srcfile_14.htm#1450" z="            end else if (DDR_RC_EOP) begin" h="0" c="r"/>
  <tr cr="c" t="A" l="1445" lnk="__HDL_srcfile_14.htm#1445" z="        if (USER_RST) begin" k="1182_3$001133" h="19394" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg1183"/><hr/><table>
  <tr l="1463" lnk="__HDL_srcfile_14.htm#1463" z="        if (USER_RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="1463" lnk="__HDL_srcfile_14.htm#1463" z="        if (USER_RST) begin" k="1183_0$001133" h="138" c="g"/>
  <tr cr="c" t="E" l="1466" lnk="__HDL_srcfile_14.htm#1466" z="        end else begin" k="1183_1$001133" h="19394" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
