/* ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename    : PORTB_GPIO_LDD.c
**     Project     : ProcessorExpert
**     Processor   : MK60DN512VMC10
**     Component   : GPIO_LDD
**     Version     : Component 01.126, Driver 01.06, CPU db: 3.00.000
**     Compiler    : CodeWarrior ARM C Compiler
**     Date/Time   : 2013-04-19, 18:31, # CodeGen: 94
**     Abstract    :
**         The HAL GPIO component will provide a low level API for unified
**         access to general purpose digital input/output pins across
**         various device designs.
**
**         RTOS drivers using HAL GPIO API will be simpler and more
**         portable to various microprocessors.
**     Settings    :
**          Component name                                 : PORTB_GPIO_LDD
**          Port                                           : PTB
**          Port width                                     : 32 bits
**          Mask of allocated pins                         : C000F
**          Interrupt service/event                        : Disabled
**          Bit fields                                     : 5
**            Bit field                                    : 
**              Field name                                 : BT_PWDN_B
**              Pins                                       : 1
**                Pin                                      : 
**                  Pin                                    : ADC0_SE8/ADC1_SE8/TSI0_CH0/PTB0/LLWU_P5/I2C0_SCL/FTM1_CH0/RMII0_MDIO/MII0_MDIO/FTM1_QD_PHA
**                  Pin signal                             : BT_PWDN_B
**                  Initial pin direction                  : Output
**                    Initial output state                 : 1
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**            Bit field                                    : 
**              Field name                                 : MFI_RST_B
**              Pins                                       : 1
**                Pin                                      : 
**                  Pin                                    : ADC0_SE9/ADC1_SE9/TSI0_CH6/PTB1/I2C0_SDA/FTM1_CH1/RMII0_MDC/MII0_MDC/FTM1_QD_PHB
**                  Pin signal                             : MFI_RST_B
**                  Initial pin direction                  : Output
**                    Initial output state                 : 1
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**            Bit field                                    : 
**              Field name                                 : RF_SW_VERSION
**              Pins                                       : 2
**                Pin                                      : 
**                  Pin                                    : ADC0_SE12/TSI0_CH7/PTB2/I2C0_SCL/UART0_RTS_b/ENET0_1588_TMR0/FTM0_FLT3
**                  Pin signal                             : RF_SW_V1
**                  Initial pin direction                  : Output
**                    Initial output state                 : 0
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**                Pin                                      : 
**                  Pin                                    : ADC0_SE13/TSI0_CH8/PTB3/I2C0_SDA/UART0_CTS_b/UART0_COL_b/ENET0_1588_TMR1/FTM0_FLT0
**                  Pin signal                             : RF_SW_V2
**                  Initial pin direction                  : Output
**                    Initial output state                 : 1
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**            Bit field                                    : 
**              Field name                                 : DATA_SPI_WP_B
**              Pins                                       : 1
**                Pin                                      : 
**                  Pin                                    : TSI0_CH11/PTB18/CAN0_TX/FTM2_CH0/I2S0_TX_BCLK/FB_AD15/FTM2_QD_PHA
**                  Pin signal                             : DATA_SPI_WP_B
**                  Initial pin direction                  : Output
**                    Initial output state                 : 1
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**            Bit field                                    : 
**              Field name                                 : DATA_SPI_HOLD_B
**              Pins                                       : 1
**                Pin                                      : 
**                  Pin                                    : TSI0_CH12/PTB19/CAN0_RX/FTM2_CH1/I2S0_TX_FS/FB_OE_b/FTM2_QD_PHB
**                  Pin signal                             : DATA_SPI_HOLD_B
**                  Initial pin direction                  : Output
**                    Initial output state                 : 1
**                  Initial pin event                      : Disabled
**                  Lock initialization function           : no
**          Initialization                                 : 
**            Auto initialization                          : yes
**            Event mask                                   : 
**              OnPortEvent                                : Disabled
**     Contents    :
**         Init                    - LDD_TDeviceData* PORTB_GPIO_LDD_Init(LDD_TUserData *UserDataPtr);
**         Deinit                  - void PORTB_GPIO_LDD_Deinit(LDD_TDeviceData *DeviceDataPtr);
**         SetFieldValue           - void PORTB_GPIO_LDD_SetFieldValue(LDD_TDeviceData *DeviceDataPtr,...
**         GetFieldValue           - PORTB_GPIO_LDD_TFieldValue PORTB_GPIO_LDD_GetFieldValue(LDD_TDeviceData...
**         ClearFieldBits          - void PORTB_GPIO_LDD_ClearFieldBits(LDD_TDeviceData *DeviceDataPtr,...
**         SetFieldBits            - void PORTB_GPIO_LDD_SetFieldBits(LDD_TDeviceData *DeviceDataPtr,...
**         ToggleFieldBits         - void PORTB_GPIO_LDD_ToggleFieldBits(LDD_TDeviceData *DeviceDataPtr,...
**         SetFieldInputDirection  - void PORTB_GPIO_LDD_SetFieldInputDirection(LDD_TDeviceData *DeviceDataPtr,...
**         SetFieldOutputDirection - void PORTB_GPIO_LDD_SetFieldOutputDirection(LDD_TDeviceData *DeviceDataPtr,...
**         ConnectPin              - LDD_TError PORTB_GPIO_LDD_ConnectPin(LDD_TDeviceData *DeviceDataPtr,...
**
**     Copyright : 1997 - 2012 Freescale Semiconductor, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/
/*!
** @file PORTB_GPIO_LDD.c
** @version 01.06
** @date 2013-04-19, 18:31, # CodeGen: 94
** @brief
**         The HAL GPIO component will provide a low level API for unified
**         access to general purpose digital input/output pins across
**         various device designs.
**
**         RTOS drivers using HAL GPIO API will be simpler and more
**         portable to various microprocessors.
*/         
/*!
**  @addtogroup PORTB_GPIO_LDD_module PORTB_GPIO_LDD module documentation
**  @{
*/         

/* MODULE PORTB_GPIO_LDD. */

#include "PORTB_GPIO_LDD.h"
/* {Default RTOS Adapter} No RTOS includes */
#include "IO_Map.h"

typedef struct {
  LDD_TUserData *UserData;             /* RTOS device data structure */
} PORTB_GPIO_LDD_TDeviceData, *PORTB_GPIO_LDD_TDeviceDataPtr; /* Device data structure type */
/* {Default RTOS Adapter} Static object used for simulation of dynamic driver memory allocation */
static PORTB_GPIO_LDD_TDeviceData DeviceDataPrv__DEFAULT_RTOS_ALLOC;
/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_Init (component GPIO_LDD)
*/
/*!
**     @brief
**         This method initializes the associated peripheral(s) and the
**         component internal variables. The method is called
**         automatically as a part of the application initialization
**         code.
**     @param
**         UserDataPtr     - Pointer to the RTOS device
**                           structure. This pointer will be passed to
**                           all events as parameter.
**     @return
**                         - Pointer to the dynamically allocated private
**                           structure or NULL if there was an error.
*/
/* ===================================================================*/
LDD_TDeviceData* PORTB_GPIO_LDD_Init(LDD_TUserData *UserDataPtr)
{
  /* Allocate LDD device structure */
  PORTB_GPIO_LDD_TDeviceData *DeviceDataPrv;

  /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
  /* Save RTOS Device structure */
  DeviceDataPrv->UserData = UserDataPtr; /* Store the RTOS device structure */
  /* GPIOB_PDOR: PDO&=~4,PDO|=0x000C000B */
  GPIOB_PDOR = (uint32_t)((GPIOB_PDOR & (uint32_t)~(uint32_t)(
                GPIO_PDOR_PDO(0x04)
               )) | (uint32_t)(
                GPIO_PDOR_PDO(0x000C000B)
               ));                                  
  /* GPIOB_PDDR: PDD|=0x000C000F */
  GPIOB_PDDR |= GPIO_PDDR_PDD(0x000C000F);                                   
  /* Initialization of Port Control registers */
  /* PORTB_PCR0: ISF=0,LK=0,MUX=1 */
  PORTB_PCR0 = (uint32_t)((PORTB_PCR0 & (uint32_t)~(uint32_t)(
                PORT_PCR_ISF_MASK |
                PORT_PCR_LK_MASK |
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));                                  
  /* PORTB_PCR1: ISF=0,LK=0,MUX=1 */
  PORTB_PCR1 = (uint32_t)((PORTB_PCR1 & (uint32_t)~(uint32_t)(
                PORT_PCR_ISF_MASK |
                PORT_PCR_LK_MASK |
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));                                  
  /* PORTB_PCR2: ISF=0,LK=0,MUX=1 */
  PORTB_PCR2 = (uint32_t)((PORTB_PCR2 & (uint32_t)~(uint32_t)(
                PORT_PCR_ISF_MASK |
                PORT_PCR_LK_MASK |
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));                                  
  /* PORTB_PCR3: ISF=0,LK=0,MUX=1 */
  PORTB_PCR3 = (uint32_t)((PORTB_PCR3 & (uint32_t)~(uint32_t)(
                PORT_PCR_ISF_MASK |
                PORT_PCR_LK_MASK |
                PORT_PCR_MUX(0x06)
               )) | (uint32_t)(
                PORT_PCR_MUX(0x01)
               ));                                  
  /* PORTB_PCR18: ISF=0,LK=0,MUX=1 */
  PORTB_PCR18 = (uint32_t)((PORTB_PCR18 & (uint32_t)~(uint32_t)(
                 PORT_PCR_ISF_MASK |
                 PORT_PCR_LK_MASK |
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));                                  
  /* PORTB_PCR19: ISF=0,LK=0,MUX=1 */
  PORTB_PCR19 = (uint32_t)((PORTB_PCR19 & (uint32_t)~(uint32_t)(
                 PORT_PCR_ISF_MASK |
                 PORT_PCR_LK_MASK |
                 PORT_PCR_MUX(0x06)
                )) | (uint32_t)(
                 PORT_PCR_MUX(0x01)
                ));                                  
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_PORTB_GPIO_LDD_ID,DeviceDataPrv);
  return ((LDD_TDeviceData *)DeviceDataPrv);
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_Deinit (component GPIO_LDD)
*/
/*!
**     @brief
**         This method disables the device and frees the device data
**         structure memory.
**     @param
**         DeviceDataPtr   - Pointer to device data
**                           structure pointer.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_Deinit(LDD_TDeviceData *DeviceDataPtr)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* PORTB_PCR0: IRQC=0 */
  PORTB_PCR0 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* PORTB_PCR1: IRQC=0 */
  PORTB_PCR1 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* PORTB_PCR2: IRQC=0 */
  PORTB_PCR2 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* PORTB_PCR3: IRQC=0 */
  PORTB_PCR3 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* PORTB_PCR18: IRQC=0 */
  PORTB_PCR18 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* PORTB_PCR19: IRQC=0 */
  PORTB_PCR19 &= (uint32_t)~(uint32_t)(PORT_PCR_IRQC(0x0F));                                   
  /* GPIOB_PDDR: PDD&=~0x000C000F */
  GPIOB_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x000C000F));                                   
  /* Unregistration of the device structure */
  PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_PORTB_GPIO_LDD_ID);
  /* Deallocation of the device structure */
  /* {Default RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_SetFieldValue (component GPIO_LDD)
*/
/*!
**     @brief
**         This method sets the output data value of the specified bit
**         field.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to write. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
**     @param
**         Value           - Aligned data value to writting to the
**                           specified bit field. The bit 0 corresponds
**                           with the pin which has index 0 within the
**                           given bit field, the bit 1 corresponds with
**                           the pin which has index 1 within the given
**                           bit field, etc.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_SetFieldValue(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, PORTB_GPIO_LDD_TFieldValue Value)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        (
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)))
        )
        | (
          Value
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
        )
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        (
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)))
        )
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_MFI_RST_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
        )
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        (
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)))
        )
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
        )
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        (
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)))
        )
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
        )
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        (
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)))
        )
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
        )
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_GetFieldValue (component GPIO_LDD)
*/
/*!
**     @brief
**         This method returns the current input data of the specified
**         field.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to reading. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
**     @return
**                         - Aligned current port input value masked for
**                           allocated pins of the field. The bit 0
**                           corresponds with the pin which has index 0
**                           within the given bit field, the bit 1
**                           corresponds with the pin which has index 1
**                           within the given bit field, etc.
*/
/* ===================================================================*/
PORTB_GPIO_LDD_TFieldValue PORTB_GPIO_LDD_GetFieldValue(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      return
        (PORTB_GPIO_LDD_TFieldValue)(
          GPIO_PDD_GetPortDataInput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & (PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK
        );
    }
    case MFI_RST_B: {                  /* bit field #1 */
      return
        (PORTB_GPIO_LDD_TFieldValue)(
          (
            GPIO_PDD_GetPortDataInput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
            & (PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK
          )
          >> PORTB_GPIO_LDD_MFI_RST_B_START_BIT
        );
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      return
        (PORTB_GPIO_LDD_TFieldValue)(
          (
            GPIO_PDD_GetPortDataInput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
            & (PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK
          )
          >> PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT
        );
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      return
        (PORTB_GPIO_LDD_TFieldValue)(
          (
            GPIO_PDD_GetPortDataInput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
            & (PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK
          )
          >> PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT
        );
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      return
        (PORTB_GPIO_LDD_TFieldValue)(
          (
            GPIO_PDD_GetPortDataInput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
            & (PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK
          )
          >> PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT
        );
    }
    default:
      break;                           /* Invalid BitField is not treated, result is undefined */
  } /* switch (Field) */
  return (PORTB_GPIO_LDD_TFieldValue)0U;
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_ClearFieldBits (component GPIO_LDD)
*/
/*!
**     @brief
**         This method drives the specified bits of the specified bit
**         field to the inactive level.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to write. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
**     @param
**         Mask            - Aligned mask of bits to setting the
**                           inactive level. Each field pin has
**                           corresponding bit in the mask. Bit value 0
**                           means not selected bit, bit value 1 means
**                           selected bit. The bit 0 corresponds with
**                           the pin which has index 0 within the given
**                           bit field, the bit 1 corresponds with the
**                           pin which has index 1 within the given bit
**                           field, etc.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_ClearFieldBits(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, PORTB_GPIO_LDD_TFieldValue Mask)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_ClearPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
        & Mask
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_ClearPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_MFI_RST_B_START_BIT))
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_ClearPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT))
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_ClearPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT))
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_ClearPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT))
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_SetFieldBits (component GPIO_LDD)
*/
/*!
**     @brief
**         This method drives the specified bits of the specified bit
**         field to the active level.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to write. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
**     @param
**         Mask            - Aligned mask of bits to setting the
**                           active level. Each field pin has
**                           corresponding bit in the mask. Bit value 0
**                           means not selected bit, bit value 1 means
**                           selected bit. The bit 0 corresponds with
**                           the pin which has index 0 within the given
**                           bit field, the bit 1 corresponds with the
**                           pin which has index 1 within the given bit
**                           field, etc.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_SetFieldBits(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, PORTB_GPIO_LDD_TFieldValue Mask)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_SetPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
        & Mask
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_SetPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_MFI_RST_B_START_BIT))
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_SetPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT))
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_SetPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT))
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_SetPortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT))
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_ToggleFieldBits (component GPIO_LDD)
*/
/*!
**     @brief
**         This method inverts the specified bits of the specified bit
**         field to other level.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to write. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
**     @param
**         Mask            - Aligned mask of bits to inverting the
**                           current level. Each field pin has
**                           corresponding bit in the mask. Bit value 0
**                           means not selected bit, bit value 1 means
**                           selected bit. The bit 0 corresponds with
**                           the pin which has index 0 within the given
**                           bit field, the bit 1 corresponds with the
**                           pin which has index 1 within the given bit
**                           field, etc.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_ToggleFieldBits(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, PORTB_GPIO_LDD_TFieldValue Mask)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_TogglePortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
        & Mask
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_TogglePortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_MFI_RST_B_START_BIT))
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_TogglePortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT))
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_TogglePortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT))
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_TogglePortDataOutputMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
        & ((PORTB_GPIO_LDD_TPortValue)(Mask << PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT))
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_SetFieldInputDirection (component GPIO_LDD)
*/
/*!
**     @brief
**         This method sets all pins of the field to the input
**         direction.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to write. Bit fields are
**                           defined during design time and for each bit
**                           field there is a generated constant.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_SetFieldInputDirection(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_SetPortInputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_BT_PWDN_B_MASK
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_SetPortInputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_MFI_RST_B_MASK
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_SetPortInputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_RF_SW_VERSION_MASK
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_SetPortInputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_SetPortInputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_SetFieldOutputDirection (component GPIO_LDD)
*/
/*!
**     @brief
**         This method sets all pins of the field to the output
**         direction.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         Field           - Bit field to set to the output
**                           direction. Bit fields are defined during
**                           design time and for each bit field there is
**                           a generated constant.
**     @param
**         Value           - Aligned data value to appear on the
**                           bit field pins after they have been
**                           switched to the output direction.
*/
/* ===================================================================*/
void PORTB_GPIO_LDD_SetFieldOutputDirection(LDD_TDeviceData *DeviceDataPtr, LDD_GPIO_TBitField Field, PORTB_GPIO_LDD_TFieldValue Value)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  switch (Field) {                     /* no break */
    case BT_PWDN_B: {                  /* bit field #0 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)(
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(
            ~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
          ))
        ))
        | (
          Value
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_BT_PWDN_B_MASK)
        )
      );
      GPIO_PDD_SetPortOutputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_BT_PWDN_B_MASK
      );
      break;
    }
    case MFI_RST_B: {                  /* bit field #1 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)(
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(
            ~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
          ))
        ))
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_MFI_RST_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_MFI_RST_B_MASK)
        )
      );
      GPIO_PDD_SetPortOutputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_MFI_RST_B_MASK
      );
      break;
    }
    case RF_SW_VERSION: {              /* bit field #2 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)(
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(
            ~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
          ))
        ))
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_RF_SW_VERSION_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_RF_SW_VERSION_MASK)
        )
      );
      GPIO_PDD_SetPortOutputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_RF_SW_VERSION_MASK
      );
      break;
    }
    case DATA_SPI_WP_B: {              /* bit field #3 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)(
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(
            ~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
          ))
        ))
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_DATA_SPI_WP_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK)
        )
      );
      GPIO_PDD_SetPortOutputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_DATA_SPI_WP_B_MASK
      );
      break;
    }
    case DATA_SPI_HOLD_B: {            /* bit field #4 */
      GPIO_PDD_SetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        ((PORTB_GPIO_LDD_TPortValue)(
          GPIO_PDD_GetPortDataOutput(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS)
          & ((PORTB_GPIO_LDD_TPortValue)(
            ~((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
          ))
        ))
        | (
          ((PORTB_GPIO_LDD_TPortValue)(Value << PORTB_GPIO_LDD_DATA_SPI_HOLD_B_START_BIT))
          & ((PORTB_GPIO_LDD_TPortValue)PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK)
        )
      );
      GPIO_PDD_SetPortOutputDirectionMask(PORTB_GPIO_LDD_MODULE_BASE_ADDRESS,
        PORTB_GPIO_LDD_DATA_SPI_HOLD_B_MASK
      );
      break;
    }
    default:
      break;                           /* Invalid Field is not treated, result is undefined */
  } /* switch (Field) */
}

/*
** ===================================================================
**     Method      :  PORTB_GPIO_LDD_ConnectPin (component GPIO_LDD)
*/
/*!
**     @brief
**         This method reconnects the requested pin associated with the
**         selected peripheral in this component. This method is only
**         available for CPU derivatives and peripherals that support
**         the runtime pin sharing with other internal on-chip
**         peripherals.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by <Init> method.
**     @param
**         PinMask         - Mask for the requested pins. The
**                           peripheral pins are reconnected according
**                           to this mask.
**     @return
**                         - Error code, possible values:
**                           ERR_OK - OK
**                           ERR_PARAM_MASK - Invalid pin mask
*/
/* ===================================================================*/
LDD_TError PORTB_GPIO_LDD_ConnectPin(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask)
{
  (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning */
  /* Pin mask test - this test can be disabled by setting the "Ignore range checking"
     property to the "yes" value in the "Configuration inspector" */
  if ((PinMask & ((LDD_TPinMask)~((LDD_TPinMask)PORTB_GPIO_LDD_ALLOCATED_PINS_MASK))) != 0U) {
    return ERR_PARAM_MASK;
  }
  if ((PinMask & LDD_GPIO_PIN_0) != 0U) {
      clrSetReg32Bits(PORTB_PCR0, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  if ((PinMask & LDD_GPIO_PIN_1) != 0U) {
      clrSetReg32Bits(PORTB_PCR1, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  if ((PinMask & LDD_GPIO_PIN_2) != 0U) {
      clrSetReg32Bits(PORTB_PCR2, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  if ((PinMask & LDD_GPIO_PIN_3) != 0U) {
      clrSetReg32Bits(PORTB_PCR3, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  if ((PinMask & LDD_GPIO_PIN_18) != 0U) {
      clrSetReg32Bits(PORTB_PCR18, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  if ((PinMask & LDD_GPIO_PIN_19) != 0U) {
      clrSetReg32Bits(PORTB_PCR19, 0x01000600U, 0x0100U); /* MUX=0x01U */
  }
  return ERR_OK;
}

/* END PORTB_GPIO_LDD. */

/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.0.12 [05.05]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
