Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C' [C:/Users/james/Uni_work/Semester_4/ECE 230L/Lab_final/Lab_Final.srcs/sources_1/new/adder_calc.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.clock_div(DIVIDE_BY=1)
Compiling module xil_defaultlib.seven_seg_scanner
Compiling module xil_defaultlib.seven_seg_decoder
Compiling module xil_defaultlib.adder_logic
Compiling module xil_defaultlib.adder_calc
Compiling module xil_defaultlib.math_block
Compiling module xil_defaultlib.top(DIVIDE_BY=1)
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
