{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554860677317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554860677318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 10:44:37 2019 " "Processing started: Wed Apr 10 10:44:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554860677318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554860677318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demux1x8 -c demux1x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off demux1x8 -c demux1x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554860677318 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554860678071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x8-Dataflow_when_else " "Found design unit 1: demux1x8-Dataflow_when_else" {  } { { "demux1x8.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678501 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554860678501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8with.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x8with.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x8with-Dataflow_with_select_when " "Found design unit 1: demux1x8with-Dataflow_with_select_when" {  } { { "demux1x8with.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8with.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678505 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x8with " "Found entity 1: demux1x8with" {  } { { "demux1x8with.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8with.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554860678505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8_pack_proce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x8_pack_proce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x8_pack_proce-Behavioral " "Found design unit 1: demux1x8_pack_proce-Behavioral" {  } { { "demux1x8_pack_proce.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8_pack_proce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678508 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x8_pack_proce " "Found entity 1: demux1x8_pack_proce" {  } { { "demux1x8_pack_proce.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/demux1x8_pack_proce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554860678508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_demux1x8.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_demux1x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_demux1x8 " "Found design unit 1: my_demux1x8" {  } { { "my_demux1x8.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/my_demux1x8.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_demux1x8-body " "Found design unit 2: my_demux1x8-body" {  } { { "my_demux1x8.vhd" "" { Text "D:/VHDL/4_10_ex019_demux1x8/demux1x8_sw/my_demux1x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554860678511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554860678511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demux1x8_pack_proce " "Elaborating entity \"demux1x8_pack_proce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554860678548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554860679039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554860679039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554860679100 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554860679100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554860679100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554860679100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554860679137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 10:44:39 2019 " "Processing ended: Wed Apr 10 10:44:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554860679137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554860679137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554860679137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554860679137 ""}
