// Seed: 1716963281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1'b0] = id_1 ? 1 : "";
  always disable id_4;
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd54
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout uwire id_2;
  input wire _id_1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_4
  );
  assign id_2 = -1;
  wire [-1  ==  1 'b0 : id_1] id_6 = id_1;
  assign id_6 = id_6;
  localparam id_7 = -1;
  wire id_8;
  assign id_2 = id_2;
  always assign id_2 = id_7[-1 : 1'b0];
  assign id_8 = id_4;
endmodule
