<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___configuration__section__for___c_m_s_i_s" xml:lang="en-US">
<title>Configuration_section_for_CMSIS</title>
<indexterm><primary>Configuration_section_for_CMSIS</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</link>   0x0001</para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</link>   1</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba"/><section>
    <title>__CM4_REV</title>
<indexterm><primary>__CM4_REV</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__CM4_REV</secondary></indexterm>
<para><computeroutput>#define __CM4_REV   0x0001</computeroutput></para><para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</para>

<para>Core revision r0p1 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00067">67</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641"/><section>
    <title>__FPU_PRESENT</title>
<indexterm><primary>__FPU_PRESENT</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__FPU_PRESENT</secondary></indexterm>
<para><computeroutput>#define __FPU_PRESENT   1</computeroutput></para>
<para>FPU present 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00071">71</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448"/><section>
    <title>__MPU_PRESENT</title>
<indexterm><primary>__MPU_PRESENT</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__MPU_PRESENT</secondary></indexterm>
<para><computeroutput>#define __MPU_PRESENT   1</computeroutput></para>
<para>STM32F4XX provides an MPU 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00068">68</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460"/><section>
    <title>__NVIC_PRIO_BITS</title>
<indexterm><primary>__NVIC_PRIO_BITS</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__NVIC_PRIO_BITS</secondary></indexterm>
<para><computeroutput>#define __NVIC_PRIO_BITS   4</computeroutput></para>
<para>STM32F4XX uses 4 Bits for the Priority Levels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00069">69</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68"/><section>
    <title>__Vendor_SysTickConfig</title>
<indexterm><primary>__Vendor_SysTickConfig</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__Vendor_SysTickConfig</secondary></indexterm>
<para><computeroutput>#define __Vendor_SysTickConfig   0</computeroutput></para>
<para>Set to 1 if different SysTick Config is used 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00070">70</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
</section>
</section>
