 ==  Bambu executed with: bambu -O2 -fno-ivopts -fpeel-loops -fschedule-insns -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_40 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.20 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.25 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.34 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 39
    Minimum slack: 0.16099999899999251
    Estimated max frequency (MHz): 206.65426736791571
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 37
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function find_min:
    Number of control steps: 39
    Minimum slack: 0.16099999899999251
    Estimated max frequency (MHz): 206.65426736791571
  Time to perform scheduling: 0.20 seconds


  State Transition Graph Information of function find_min:
    Number of states: 37
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 40
    Minimum slack: 0.16099999899999251
    Estimated max frequency (MHz): 206.65426736791571
  Time to perform scheduling: 0.16 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 38
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 58
    Minimum slack: 0.16099999899999251
    Estimated max frequency (MHz): 206.65426736791571
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 56
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:205/259
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:318/398
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:187/302
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:166/225
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 141
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 260
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 120
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 112
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 128 registers(LB:37)
  Time to perform register binding: 0.06 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 137 registers(LB:37)
  Time to perform register binding: 0.06 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 137 registers(LB:37)
  Time to perform register binding: 0.06 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 251
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1037
    Estimated area of MUX21: 199
    Total estimated area: 1236
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.06 seconds
    Clique covering computation completed in 0.12 seconds
  Time to perform module binding: 0.19 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 137 registers(LB:37)
  Time to perform register binding: 0.07 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 34
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 373

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 220 registers(LB:68)
  Time to perform register binding: 0.27 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 247 registers(LB:68)
  Time to perform register binding: 0.27 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 247 registers(LB:68)
  Time to perform register binding: 0.26 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 387
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 2927
    Estimated area of MUX21: 266
    Total estimated area: 3193
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.27 seconds
    Clique covering computation completed in 0.53 seconds
  Time to perform module binding: 0.81 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 247 registers(LB:68)
  Time to perform register binding: 0.27 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 53
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function find_min: 709

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.16 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 77
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 77
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:147/222
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 76
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 118 registers(LB:34)
  Time to perform register binding: 0.04 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 118 registers(LB:34)
  Time to perform register binding: 0.04 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 293
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 915
    Estimated area of MUX21: 200
    Total estimated area: 1115
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.10 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 118 registers(LB:34)
  Time to perform register binding: 0.05 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function is_connected: 326

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 67 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 67 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 189
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9311
    Estimated area of MUX21: 454.66666666666669
    Total estimated area: 9765.6666666666661
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 67 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 39
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 496

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 99 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 91 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 91 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 196
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 869
    Estimated area of MUX21: 492
    Total estimated area: 1361
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.06 seconds
  Time to perform module binding: 0.09 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 91 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 63
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 632

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 10
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 11
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:14/17
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 5
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 16
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7856
    Estimated area of MUX21: 99
    Total estimated area: 7955
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 5 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 3
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 37
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_40/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 9815 cycles
  Number of executions     : 1
  Average execution        : 9815 cycles
