{"sha": "ebe87abf2bdad817320b230638365ebcfd2bda1d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWJlODdhYmYyYmRhZDgxNzMyMGIyMzA2MzgzNjVlYmNmZDJiZGExZA==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-14T08:56:56Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-14T08:56:56Z"}, "message": "AVX-512. 77/n. Use blend for cond-set V32HI and V64QI.\n\ngcc/\n\t* config/i386/i386.c\n\t(ix86_expand_sse_movcc): Handle V64QI and V32HI mode.\n\t(ix86_expand_int_vcond): Ditto.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216193", "tree": {"sha": "45fe589531d9d78f3a5e82896c8098c63c668183", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/45fe589531d9d78f3a5e82896c8098c63c668183"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ebe87abf2bdad817320b230638365ebcfd2bda1d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ebe87abf2bdad817320b230638365ebcfd2bda1d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ebe87abf2bdad817320b230638365ebcfd2bda1d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ebe87abf2bdad817320b230638365ebcfd2bda1d/comments", "author": null, "committer": null, "parents": [{"sha": "0ab03ea08c3886ad009afda41f3cd2df7733cfb1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0ab03ea08c3886ad009afda41f3cd2df7733cfb1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0ab03ea08c3886ad009afda41f3cd2df7733cfb1"}], "stats": {"total": 21, "additions": 21, "deletions": 0}, "files": [{"sha": "59ae412d23bdb8942c387cd401216ceb863c0f25", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ebe87abf2bdad817320b230638365ebcfd2bda1d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ebe87abf2bdad817320b230638365ebcfd2bda1d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ebe87abf2bdad817320b230638365ebcfd2bda1d", "patch": "@@ -1,3 +1,16 @@\n+2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/i386.c\n+\t(ix86_expand_sse_movcc): Handle V64QI and V32HI mode.\n+\t(ix86_expand_int_vcond): Ditto.\n+\n 2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "698066ba838eee9a2d10e52852281a96e5e0d7c0", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ebe87abf2bdad817320b230638365ebcfd2bda1d/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ebe87abf2bdad817320b230638365ebcfd2bda1d/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=ebe87abf2bdad817320b230638365ebcfd2bda1d", "patch": "@@ -21040,6 +21040,12 @@ ix86_expand_sse_movcc (rtx dest, rtx cmp, rtx op_true, rtx op_false)\n \t    }\n \t  break;\n \n+\tcase V64QImode:\n+\t  gen = gen_avx512bw_blendmv64qi;\n+\t  break;\n+\tcase V32HImode:\n+\t  gen = gen_avx512bw_blendmv32hi;\n+\t  break;\n \tcase V16SImode:\n \t  gen = gen_avx512f_blendmv16si;\n \t  break;\n@@ -21356,6 +21362,8 @@ ix86_expand_int_vcond (rtx operands[])\n \t\t}\n \t      break;\n \n+\t    case V64QImode:\n+\t    case V32HImode:\n \t    case V32QImode:\n \t    case V16HImode:\n \t    case V16QImode:"}]}