

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 19 12:13:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab42
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.380 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 0" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 8 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 9 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 3" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 10 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 6" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 11 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 12 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 13 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 14 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i8 %b, i64 0, i64 1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 15 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i8 %b, i64 0, i64 4" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 16 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 17 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 18 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 19 [2/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 19 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 20 [2/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 20 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i8 %b, i64 0, i64 7" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 21 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i8 %b, i64 0, i64 2" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 22 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 23 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 24 [1/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 24 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 25 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 26 [2/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 26 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i8 %b, i64 0, i64 5" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 27 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i8 %b, i64 0, i64 8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 28 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 29 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 30 [1/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 30 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 31 [2/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 31 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 32 [2/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 32 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 33 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 34 [1/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 34 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln16 = call void @matrixmul_Pipeline_Row, i8 %a, i16 %res, i8 %b_load, i8 %b_load_1, i8 %b_load_2, i8 %b_load_3, i8 %b_load_4, i8 %b_load_5, i8 %b_load_6, i8 %b_load_7, i8 %b_load_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 35 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../labs/Lab4/Lab4/matrixmul.cpp:3]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln16 = call void @matrixmul_Pipeline_Row, i8 %a, i16 %res, i8 %b_load, i8 %b_load_1, i8 %b_load_2, i8 %b_load_3, i8 %b_load_4, i8 %b_load_5, i8 %b_load_6, i8 %b_load_7, i8 %b_load_8" [../../../labs/Lab4/Lab4/matrixmul.cpp:16]   --->   Operation 43 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../../../labs/Lab4/Lab4/matrixmul.cpp:20]   --->   Operation 44 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('b_addr', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) [4]  (0.000 ns)
	'load' operation 8 bit ('b_load', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [20]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('b_load', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [20]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('b_load_1', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [21]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('b_load_3', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [23]  (2.322 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('b_load_5', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [25]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('b_load_7', ../../../labs/Lab4/Lab4/matrixmul.cpp:16) on array 'b' [27]  (2.322 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
