set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {decode_seg_test.vo decode_seg_test_v.sdo}}
}
