/*
 * Generated by Bluespec Compiler, version 2024.07-22-g934465e3 (build 934465e3)
 * 
 * On Tue Feb 25 14:42:46 EST 2025
 * 
 */

/* Generation options: */
#ifndef __mk_fifo_example_testbench_h__
#define __mk_fifo_example_testbench_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mk_fifo_example.h"


/* Class declaration for the mk_fifo_example_testbench module */
class MOD_mk_fifo_example_testbench : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mk_fifo_example INST_fifo_inst;
  MOD_Reg<tUInt32> INST_reg_input_1;
  MOD_Reg<tUInt32> INST_reg_input_2;
  MOD_Reg<tUInt32> INST_rg_counter;
 
 /* Constructor */
 public:
  MOD_mk_fifo_example_testbench(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_b__h178;
 
 /* Local definitions */
 private:
  tUInt32 DEF_b__h213;
  tUInt32 DEF_b__h216;
 
 /* Rules */
 public:
  void RL_rl1();
  void RL_rl_2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mk_fifo_example_testbench &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mk_fifo_example_testbench &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mk_fifo_example_testbench &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mk_fifo_example_testbench &backing);
};

#endif /* ifndef __mk_fifo_example_testbench_h__ */
