.include "macros.inc"
.file "vi.c"

# 0x00000000 - 0x00001A80
.text
.balign 4

.fn __VIRetraceHandler, global
/* 00000000 00000040  7C 08 02 A6 */	mflr r0
/* 00000004 00000044  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000008 00000048  90 01 00 04 */	stw r0, 0x4(r1)
/* 0000000C 0000004C  38 A3 20 00 */	addi r5, r3, 0x2000
/* 00000010 00000050  3C 60 00 00 */	lis r3, regs@ha
/* 00000014 00000054  94 21 FD 08 */	stwu r1, -0x2f8(r1)
/* 00000018 00000058  38 E0 00 00 */	li r7, 0x0
/* 0000001C 0000005C  BF 61 02 E4 */	stmw r27, 0x2e4(r1)
/* 00000020 00000060  3B C4 00 00 */	addi r30, r4, 0x0
/* 00000024 00000064  3B E3 00 00 */	addi r31, r3, regs@l
/* 00000028 00000068  A4 C5 00 30 */	lhzu r6, 0x30(r5)
/* 0000002C 0000006C  54 C0 04 21 */	rlwinm. r0, r6, 0, 16, 16
/* 00000030 00000070  41 82 00 10 */	beq .L_00000040
/* 00000034 00000074  54 C0 04 5E */	rlwinm r0, r6, 0, 17, 15
/* 00000038 00000078  B0 05 00 00 */	sth r0, 0x0(r5)
/* 0000003C 0000007C  60 E7 00 01 */	ori r7, r7, 0x1
.L_00000040:
/* 00000040 00000080  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000044 00000084  A4 83 20 34 */	lhzu r4, 0x2034(r3)
/* 00000048 00000088  54 80 04 21 */	rlwinm. r0, r4, 0, 16, 16
/* 0000004C 0000008C  41 82 00 10 */	beq .L_0000005C
/* 00000050 00000090  54 80 04 5E */	rlwinm r0, r4, 0, 17, 15
/* 00000054 00000094  B0 03 00 00 */	sth r0, 0x0(r3)
/* 00000058 00000098  60 E7 00 02 */	ori r7, r7, 0x2
.L_0000005C:
/* 0000005C 0000009C  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000060 000000A0  A4 83 20 38 */	lhzu r4, 0x2038(r3)
/* 00000064 000000A4  54 80 04 21 */	rlwinm. r0, r4, 0, 16, 16
/* 00000068 000000A8  41 82 00 10 */	beq .L_00000078
/* 0000006C 000000AC  54 80 04 5E */	rlwinm r0, r4, 0, 17, 15
/* 00000070 000000B0  B0 03 00 00 */	sth r0, 0x0(r3)
/* 00000074 000000B4  60 E7 00 04 */	ori r7, r7, 0x4
.L_00000078:
/* 00000078 000000B8  3C 60 CC 00 */	lis r3, 0xcc00
/* 0000007C 000000BC  A4 83 20 3C */	lhzu r4, 0x203c(r3)
/* 00000080 000000C0  54 80 04 21 */	rlwinm. r0, r4, 0, 16, 16
/* 00000084 000000C4  41 82 00 10 */	beq .L_00000094
/* 00000088 000000C8  54 80 04 5E */	rlwinm r0, r4, 0, 17, 15
/* 0000008C 000000CC  B0 03 00 00 */	sth r0, 0x0(r3)
/* 00000090 000000D0  60 E7 00 08 */	ori r7, r7, 0x8
.L_00000094:
/* 00000094 000000D4  54 E0 07 7B */	rlwinm. r0, r7, 0, 29, 29
/* 00000098 000000D8  40 82 00 0C */	bne .L_000000A4
/* 0000009C 000000DC  54 E0 07 39 */	rlwinm. r0, r7, 0, 28, 28
/* 000000A0 000000E0  41 82 00 10 */	beq .L_000000B0
.L_000000A4:
/* 000000A4 000000E4  7F C3 F3 78 */	mr r3, r30
/* 000000A8 000000E8  48 00 00 01 */	bl OSSetCurrentContext
/* 000000AC 000000EC  48 00 01 68 */	b .L_00000214
.L_000000B0:
/* 000000B0 000000F0  80 80 00 00 */	lwz r4, retraceCount@sda21(r0)
/* 000000B4 000000F4  38 61 00 18 */	addi r3, r1, 0x18
/* 000000B8 000000F8  38 04 00 01 */	addi r0, r4, 0x1
/* 000000BC 000000FC  90 00 00 00 */	stw r0, retraceCount@sda21(r0)
/* 000000C0 00000100  48 00 00 01 */	bl OSClearContext
/* 000000C4 00000104  38 61 00 18 */	addi r3, r1, 0x18
/* 000000C8 00000108  48 00 00 01 */	bl OSSetCurrentContext
/* 000000CC 0000010C  81 80 00 00 */	lwz r12, PreCB@sda21(r0)
/* 000000D0 00000110  28 0C 00 00 */	cmplwi r12, 0x0
/* 000000D4 00000114  41 82 00 10 */	beq .L_000000E4
/* 000000D8 00000118  80 60 00 00 */	lwz r3, retraceCount@sda21(r0)
/* 000000DC 0000011C  7D 88 03 A6 */	mtlr r12
/* 000000E0 00000120  4E 80 00 21 */	blrl
.L_000000E4:
/* 000000E4 00000124  80 00 00 00 */	lwz r0, flushFlag@sda21(r0)
/* 000000E8 00000128  28 00 00 00 */	cmplwi r0, 0x0
/* 000000EC 0000012C  41 82 00 EC */	beq .L_000001D8
/* 000000F0 00000130  80 00 00 00 */	lwz r0, shdwChangeMode@sda21(r0)
/* 000000F4 00000134  28 00 00 01 */	cmplwi r0, 0x1
/* 000000F8 00000138  40 82 00 10 */	bne .L_00000108
/* 000000FC 0000013C  48 00 00 01 */	bl getCurrentFieldEvenOdd
/* 00000100 00000140  28 03 00 00 */	cmplwi r3, 0x0
/* 00000104 00000144  41 82 00 BC */	beq .L_000001C0
.L_00000108:
/* 00000108 00000148  3C 60 CC 00 */	lis r3, 0xcc00
/* 0000010C 0000014C  3B A3 20 00 */	addi r29, r3, 0x2000
/* 00000110 00000150  48 00 00 78 */	b .L_00000188
.L_00000114:
/* 00000114 00000154  80 60 00 00 */	lwz r3, shdwChanged@sda21(r0)
/* 00000118 00000158  38 A0 00 20 */	li r5, 0x20
/* 0000011C 0000015C  83 60 00 00 */	lwz r27, lbl_804D745C@sda21(r0)
/* 00000120 00000160  38 9B 00 00 */	addi r4, r27, 0x0
/* 00000124 00000164  48 00 00 01 */	bl __shr2u
/* 00000128 00000168  7C 84 00 34 */	cntlzw r4, r4
/* 0000012C 0000016C  2C 04 00 20 */	cmpwi r4, 0x20
/* 00000130 00000170  38 00 FF FF */	li r0, -0x1
/* 00000134 00000174  7F 60 00 38 */	and r0, r27, r0
/* 00000138 00000178  40 80 00 08 */	bge .L_00000140
/* 0000013C 0000017C  48 00 00 0C */	b .L_00000148
.L_00000140:
/* 00000140 00000180  7C 03 00 34 */	cntlzw r3, r0
/* 00000144 00000184  38 83 00 20 */	addi r4, r3, 0x20
.L_00000148:
/* 00000148 00000188  54 86 08 3C */	slwi r6, r4, 1
/* 0000014C 0000018C  7C 7F 32 14 */	add r3, r31, r6
/* 00000150 00000190  A0 03 00 78 */	lhz r0, 0x78(r3)
/* 00000154 00000194  20 A4 00 3F */	subfic r5, r4, 0x3f
/* 00000158 00000198  38 60 00 00 */	li r3, 0x0
/* 0000015C 0000019C  7C 1D 33 2E */	sthx r0, r29, r6
/* 00000160 000001A0  38 80 00 01 */	li r4, 0x1
/* 00000164 000001A4  48 00 00 01 */	bl __shl2i
/* 00000168 000001A8  80 00 00 00 */	lwz r0, shdwChanged@sda21(r0)
/* 0000016C 000001AC  7C 65 18 F8 */	nor r5, r3, r3
/* 00000170 000001B0  7C 84 20 F8 */	nor r4, r4, r4
/* 00000174 000001B4  80 60 00 00 */	lwz r3, lbl_804D745C@sda21(r0)
/* 00000178 000001B8  7C 00 28 38 */	and r0, r0, r5
/* 0000017C 000001BC  7C 63 20 38 */	and r3, r3, r4
/* 00000180 000001C0  90 60 00 00 */	stw r3, lbl_804D745C@sda21(r0)
/* 00000184 000001C4  90 00 00 00 */	stw r0, shdwChanged@sda21(r0)
.L_00000188:
/* 00000188 000001C8  80 00 00 00 */	lwz r0, shdwChanged@sda21(r0)
/* 0000018C 000001CC  38 80 00 00 */	li r4, 0x0
/* 00000190 000001D0  80 60 00 00 */	lwz r3, lbl_804D745C@sda21(r0)
/* 00000194 000001D4  7C 00 22 78 */	xor r0, r0, r4
/* 00000198 000001D8  7C 63 22 78 */	xor r3, r3, r4
/* 0000019C 000001DC  7C 60 03 79 */	or. r0, r3, r0
/* 000001A0 000001E0  40 82 FF 74 */	bne .L_00000114
/* 000001A4 000001E4  90 80 00 00 */	stw r4, shdwChangeMode@sda21(r0)
/* 000001A8 000001E8  38 60 00 01 */	li r3, 0x1
/* 000001AC 000001EC  80 1F 01 44 */	lwz r0, 0x144(r31)
/* 000001B0 000001F0  90 00 00 00 */	stw r0, CurrTiming@sda21(r0)
/* 000001B4 000001F4  80 1F 01 18 */	lwz r0, 0x118(r31)
/* 000001B8 000001F8  90 00 00 00 */	stw r0, CurrTvMode@sda21(r0)
/* 000001BC 000001FC  48 00 00 08 */	b .L_000001C4
.L_000001C0:
/* 000001C0 00000200  38 60 00 00 */	li r3, 0x0
.L_000001C4:
/* 000001C4 00000204  2C 03 00 00 */	cmpwi r3, 0x0
/* 000001C8 00000208  41 82 00 10 */	beq .L_000001D8
/* 000001CC 0000020C  38 00 00 00 */	li r0, 0x0
/* 000001D0 00000210  90 00 00 00 */	stw r0, flushFlag@sda21(r0)
/* 000001D4 00000214  48 00 00 01 */	bl SIRefreshSamplingRate
.L_000001D8:
/* 000001D8 00000218  80 00 00 00 */	lwz r0, PostCB@sda21(r0)
/* 000001DC 0000021C  28 00 00 00 */	cmplwi r0, 0x0
/* 000001E0 00000220  41 82 00 1C */	beq .L_000001FC
/* 000001E4 00000224  38 61 00 18 */	addi r3, r1, 0x18
/* 000001E8 00000228  48 00 00 01 */	bl OSClearContext
/* 000001EC 0000022C  81 80 00 00 */	lwz r12, PostCB@sda21(r0)
/* 000001F0 00000230  80 60 00 00 */	lwz r3, retraceCount@sda21(r0)
/* 000001F4 00000234  7D 88 03 A6 */	mtlr r12
/* 000001F8 00000238  4E 80 00 21 */	blrl
.L_000001FC:
/* 000001FC 0000023C  38 60 00 00 */	li r3, retraceQueue@sda21
/* 00000200 00000240  48 00 00 01 */	bl OSWakeupThread
/* 00000204 00000244  38 61 00 18 */	addi r3, r1, 0x18
/* 00000208 00000248  48 00 00 01 */	bl OSClearContext
/* 0000020C 0000024C  7F C3 F3 78 */	mr r3, r30
/* 00000210 00000250  48 00 00 01 */	bl OSSetCurrentContext
.L_00000214:
/* 00000214 00000254  BB 61 02 E4 */	lmw r27, 0x2e4(r1)
/* 00000218 00000258  80 01 02 FC */	lwz r0, 0x2fc(r1)
/* 0000021C 0000025C  38 21 02 F8 */	addi r1, r1, 0x2f8
/* 00000220 00000260  7C 08 03 A6 */	mtlr r0
/* 00000224 00000264  4E 80 00 20 */	blr
.endfn __VIRetraceHandler

.fn VISetPreRetraceCallback, global
/* 00000228 00000268  7C 08 02 A6 */	mflr r0
/* 0000022C 0000026C  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000230 00000270  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 00000234 00000274  93 E1 00 14 */	stw r31, 0x14(r1)
/* 00000238 00000278  93 C1 00 10 */	stw r30, 0x10(r1)
/* 0000023C 0000027C  7C 7E 1B 78 */	mr r30, r3
/* 00000240 00000280  83 E0 00 00 */	lwz r31, PreCB@sda21(r0)
/* 00000244 00000284  48 00 00 01 */	bl OSDisableInterrupts
/* 00000248 00000288  93 C0 00 00 */	stw r30, PreCB@sda21(r0)
/* 0000024C 0000028C  48 00 00 01 */	bl OSRestoreInterrupts
/* 00000250 00000290  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 00000254 00000294  7F E3 FB 78 */	mr r3, r31
/* 00000258 00000298  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 0000025C 0000029C  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 00000260 000002A0  7C 08 03 A6 */	mtlr r0
/* 00000264 000002A4  38 21 00 18 */	addi r1, r1, 0x18
/* 00000268 000002A8  4E 80 00 20 */	blr
.endfn VISetPreRetraceCallback

.fn VISetPostRetraceCallback, global
/* 0000026C 000002AC  7C 08 02 A6 */	mflr r0
/* 00000270 000002B0  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000274 000002B4  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 00000278 000002B8  93 E1 00 14 */	stw r31, 0x14(r1)
/* 0000027C 000002BC  93 C1 00 10 */	stw r30, 0x10(r1)
/* 00000280 000002C0  7C 7E 1B 78 */	mr r30, r3
/* 00000284 000002C4  83 E0 00 00 */	lwz r31, PostCB@sda21(r0)
/* 00000288 000002C8  48 00 00 01 */	bl OSDisableInterrupts
/* 0000028C 000002CC  93 C0 00 00 */	stw r30, PostCB@sda21(r0)
/* 00000290 000002D0  48 00 00 01 */	bl OSRestoreInterrupts
/* 00000294 000002D4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 00000298 000002D8  7F E3 FB 78 */	mr r3, r31
/* 0000029C 000002DC  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 000002A0 000002E0  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 000002A4 000002E4  7C 08 03 A6 */	mtlr r0
/* 000002A8 000002E8  38 21 00 18 */	addi r1, r1, 0x18
/* 000002AC 000002EC  4E 80 00 20 */	blr
.endfn VISetPostRetraceCallback

.fn getTiming, global
/* 000002B0 000002F0  28 03 00 15 */	cmplwi r3, 0x15
/* 000002B4 000002F4  3C 80 00 00 */	lis r4, timing@ha
/* 000002B8 000002F8  38 A4 00 00 */	addi r5, r4, timing@l
/* 000002BC 000002FC  41 81 00 7C */	bgt .L_00000338
/* 000002C0 00000300  3C 80 00 00 */	lis r4, jumptable_80402E8C@ha
/* 000002C4 00000304  38 84 00 00 */	addi r4, r4, jumptable_80402E8C@l
/* 000002C8 00000308  54 60 10 3A */	slwi r0, r3, 2
/* 000002CC 0000030C  7C 04 00 2E */	lwzx r0, r4, r0
/* 000002D0 00000310  7C 09 03 A6 */	mtctr r0
/* 000002D4 00000314  4E 80 04 20 */	bctr
.L_000002D8:
/* 000002D8 00000318  7C A3 2B 78 */	mr r3, r5
/* 000002DC 0000031C  4E 80 00 20 */	blr
.L_000002E0:
/* 000002E0 00000320  38 65 00 26 */	addi r3, r5, 0x26
/* 000002E4 00000324  4E 80 00 20 */	blr
.L_000002E8:
/* 000002E8 00000328  38 65 00 4C */	addi r3, r5, 0x4c
/* 000002EC 0000032C  4E 80 00 20 */	blr
.L_000002F0:
/* 000002F0 00000330  38 65 00 72 */	addi r3, r5, 0x72
/* 000002F4 00000334  4E 80 00 20 */	blr
.L_000002F8:
/* 000002F8 00000338  7C A3 2B 78 */	mr r3, r5
/* 000002FC 0000033C  4E 80 00 20 */	blr
.L_00000300:
/* 00000300 00000340  38 65 00 26 */	addi r3, r5, 0x26
/* 00000304 00000344  4E 80 00 20 */	blr
.L_00000308:
/* 00000308 00000348  38 65 00 98 */	addi r3, r5, 0x98
/* 0000030C 0000034C  4E 80 00 20 */	blr
.L_00000310:
/* 00000310 00000350  38 65 00 BE */	addi r3, r5, 0xbe
/* 00000314 00000354  4E 80 00 20 */	blr
.L_00000318:
/* 00000318 00000358  38 65 00 E4 */	addi r3, r5, 0xe4
/* 0000031C 0000035C  4E 80 00 20 */	blr
.L_00000320:
/* 00000320 00000360  38 65 01 0A */	addi r3, r5, 0x10a
/* 00000324 00000364  4E 80 00 20 */	blr
.L_00000328:
/* 00000328 00000368  38 65 00 4C */	addi r3, r5, 0x4c
/* 0000032C 0000036C  4E 80 00 20 */	blr
.L_00000330:
/* 00000330 00000370  38 65 00 72 */	addi r3, r5, 0x72
/* 00000334 00000374  4E 80 00 20 */	blr
.L_00000338:
/* 00000338 00000378  38 60 00 00 */	li r3, 0x0
/* 0000033C 0000037C  4E 80 00 20 */	blr
.endfn getTiming

.fn __VIInit, global
/* 00000340 00000380  7C 08 02 A6 */	mflr r0
/* 00000344 00000384  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000348 00000388  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 0000034C 0000038C  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 00000350 00000390  54 7F F0 BE */	srwi r31, r3, 2
/* 00000354 00000394  93 C1 00 28 */	stw r30, 0x28(r1)
/* 00000358 00000398  93 A1 00 24 */	stw r29, 0x24(r1)
/* 0000035C 0000039C  3B A3 00 00 */	addi r29, r3, 0x0
/* 00000360 000003A0  3C 60 80 00 */	lis r3, 0x8000
/* 00000364 000003A4  93 E3 00 CC */	stw r31, 0xcc(r3)
/* 00000368 000003A8  38 7D 00 00 */	addi r3, r29, 0x0
/* 0000036C 000003AC  57 BE 07 BC */	rlwinm r30, r29, 0, 30, 30
/* 00000370 000003B0  48 00 00 01 */	bl getTiming
/* 00000374 000003B4  3C 80 CC 00 */	lis r4, 0xcc00
/* 00000378 000003B8  38 00 00 02 */	li r0, 0x2
/* 0000037C 000003BC  38 A4 20 00 */	addi r5, r4, 0x2000
/* 00000380 000003C0  B4 05 00 02 */	sthu r0, 0x2(r5)
/* 00000384 000003C4  38 00 00 00 */	li r0, 0x0
/* 00000388 000003C8  90 01 00 1C */	stw r0, 0x1c(r1)
/* 0000038C 000003CC  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 00000390 000003D0  28 00 03 E8 */	cmplwi r0, 0x3e8
/* 00000394 000003D4  40 80 00 20 */	bge .L_000003B4
/* 00000398 000003D8  48 00 00 10 */	b .L_000003A8
.L_0000039C:
/* 0000039C 000003DC  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 000003A0 000003E0  38 04 00 08 */	addi r0, r4, 0x8
/* 000003A4 000003E4  90 01 00 1C */	stw r0, 0x1c(r1)
.L_000003A8:
/* 000003A8 000003E8  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 000003AC 000003EC  28 00 03 E8 */	cmplwi r0, 0x3e8
/* 000003B0 000003F0  41 80 FF EC */	blt .L_0000039C
.L_000003B4:
/* 000003B4 000003F4  38 00 00 00 */	li r0, 0x0
/* 000003B8 000003F8  B0 05 00 00 */	sth r0, 0x0(r5)
/* 000003BC 000003FC  3D 80 CC 00 */	lis r12, 0xcc00
/* 000003C0 00000400  39 00 28 28 */	li r8, 0x2828
/* 000003C4 00000404  A0 C3 00 1A */	lhz r6, 0x1a(r3)
/* 000003C8 00000408  38 E0 00 01 */	li r7, 0x1
/* 000003CC 0000040C  2C 1D 00 02 */	cmpwi r29, 0x2
/* 000003D0 00000410  B0 CC 20 06 */	sth r6, 0x2006(r12)
/* 000003D4 00000414  38 C0 10 01 */	li r6, 0x1001
/* 000003D8 00000418  38 8C 20 00 */	addi r4, r12, 0x2000
/* 000003DC 0000041C  89 23 00 1D */	lbz r9, 0x1d(r3)
/* 000003E0 00000420  89 43 00 1E */	lbz r10, 0x1e(r3)
/* 000003E4 00000424  51 2A 44 2E */	rlwimi r10, r9, 8, 16, 23
/* 000003E8 00000428  B1 4C 20 04 */	sth r10, 0x2004(r12)
/* 000003EC 0000042C  89 23 00 1F */	lbz r9, 0x1f(r3)
/* 000003F0 00000430  89 43 00 1C */	lbz r10, 0x1c(r3)
/* 000003F4 00000434  55 29 38 30 */	slwi r9, r9, 7
/* 000003F8 00000438  7D 49 4B 78 */	or r9, r10, r9
/* 000003FC 0000043C  B1 2C 20 0A */	sth r9, 0x200a(r12)
/* 00000400 00000440  A1 23 00 20 */	lhz r9, 0x20(r3)
/* 00000404 00000444  55 29 0C 3C */	clrlslwi r9, r9, 17, 1
/* 00000408 00000448  B1 2C 20 08 */	sth r9, 0x2008(r12)
/* 0000040C 0000044C  A1 23 00 02 */	lhz r9, 0x2(r3)
/* 00000410 00000450  89 63 00 00 */	lbz r11, 0x0(r3)
/* 00000414 00000454  55 29 08 3C */	slwi r9, r9, 1
/* 00000418 00000458  A1 43 00 04 */	lhz r10, 0x4(r3)
/* 0000041C 0000045C  39 29 FF FE */	subi r9, r9, 0x2
/* 00000420 00000460  B1 6C 20 00 */	sth r11, 0x2000(r12)
/* 00000424 00000464  7D 2A 4A 14 */	add r9, r10, r9
/* 00000428 00000468  B1 2C 20 0E */	sth r9, 0x200e(r12)
/* 0000042C 0000046C  A1 23 00 08 */	lhz r9, 0x8(r3)
/* 00000430 00000470  39 29 00 02 */	addi r9, r9, 0x2
/* 00000434 00000474  B1 2C 20 0C */	sth r9, 0x200c(r12)
/* 00000438 00000478  A1 23 00 02 */	lhz r9, 0x2(r3)
/* 0000043C 0000047C  A1 43 00 06 */	lhz r10, 0x6(r3)
/* 00000440 00000480  55 29 08 3C */	slwi r9, r9, 1
/* 00000444 00000484  39 29 FF FE */	subi r9, r9, 0x2
/* 00000448 00000488  7D 2A 4A 14 */	add r9, r10, r9
/* 0000044C 0000048C  B1 2C 20 12 */	sth r9, 0x2012(r12)
/* 00000450 00000490  A1 23 00 0A */	lhz r9, 0xa(r3)
/* 00000454 00000494  39 29 00 02 */	addi r9, r9, 0x2
/* 00000458 00000498  B1 2C 20 10 */	sth r9, 0x2010(r12)
/* 0000045C 0000049C  A1 23 00 10 */	lhz r9, 0x10(r3)
/* 00000460 000004A0  89 43 00 0C */	lbz r10, 0xc(r3)
/* 00000464 000004A4  55 29 28 34 */	slwi r9, r9, 5
/* 00000468 000004A8  7D 49 4B 78 */	or r9, r10, r9
/* 0000046C 000004AC  B1 2C 20 16 */	sth r9, 0x2016(r12)
/* 00000470 000004B0  A1 23 00 14 */	lhz r9, 0x14(r3)
/* 00000474 000004B4  89 43 00 0E */	lbz r10, 0xe(r3)
/* 00000478 000004B8  55 29 28 34 */	slwi r9, r9, 5
/* 0000047C 000004BC  7D 49 4B 78 */	or r9, r10, r9
/* 00000480 000004C0  B1 2C 20 14 */	sth r9, 0x2014(r12)
/* 00000484 000004C4  A1 23 00 12 */	lhz r9, 0x12(r3)
/* 00000488 000004C8  89 43 00 0D */	lbz r10, 0xd(r3)
/* 0000048C 000004CC  55 29 28 34 */	slwi r9, r9, 5
/* 00000490 000004D0  7D 49 4B 78 */	or r9, r10, r9
/* 00000494 000004D4  B1 2C 20 1A */	sth r9, 0x201a(r12)
/* 00000498 000004D8  A1 23 00 16 */	lhz r9, 0x16(r3)
/* 0000049C 000004DC  89 43 00 0F */	lbz r10, 0xf(r3)
/* 000004A0 000004E0  55 29 28 34 */	slwi r9, r9, 5
/* 000004A4 000004E4  7D 49 4B 78 */	or r9, r10, r9
/* 000004A8 000004E8  B1 2C 20 18 */	sth r9, 0x2018(r12)
/* 000004AC 000004EC  B1 0C 20 48 */	sth r8, 0x2048(r12)
/* 000004B0 000004F0  B0 EC 20 36 */	sth r7, 0x2036(r12)
/* 000004B4 000004F4  B0 CC 20 34 */	sth r6, 0x2034(r12)
/* 000004B8 000004F8  A0 C3 00 18 */	lhz r6, 0x18(r3)
/* 000004BC 000004FC  A0 63 00 1A */	lhz r3, 0x1a(r3)
/* 000004C0 00000500  7C C6 0E 70 */	srawi r6, r6, 1
/* 000004C4 00000504  38 63 00 01 */	addi r3, r3, 0x1
/* 000004C8 00000508  7C C6 01 94 */	addze r6, r6
/* 000004CC 0000050C  B0 6C 20 32 */	sth r3, 0x2032(r12)
/* 000004D0 00000510  38 C6 00 01 */	addi r6, r6, 0x1
/* 000004D4 00000514  60 C3 10 00 */	ori r3, r6, 0x1000
/* 000004D8 00000518  B0 6C 20 30 */	sth r3, 0x2030(r12)
/* 000004DC 0000051C  41 82 00 28 */	beq .L_00000504
/* 000004E0 00000520  2C 1D 00 03 */	cmpwi r29, 0x3
/* 000004E4 00000524  41 82 00 20 */	beq .L_00000504
/* 000004E8 00000528  57 C3 10 3A */	slwi r3, r30, 2
/* 000004EC 0000052C  60 66 00 01 */	ori r6, r3, 0x1
/* 000004F0 00000530  57 E3 40 2E */	slwi r3, r31, 8
/* 000004F4 00000534  7C C3 1B 78 */	or r3, r6, r3
/* 000004F8 00000538  B0 65 00 00 */	sth r3, 0x0(r5)
/* 000004FC 0000053C  B0 04 00 6C */	sth r0, 0x6c(r4)
/* 00000500 00000540  48 00 00 1C */	b .L_0000051C
.L_00000504:
/* 00000504 00000544  57 E0 40 2E */	slwi r0, r31, 8
/* 00000508 00000548  60 00 00 05 */	ori r0, r0, 0x5
/* 0000050C 0000054C  B0 05 00 00 */	sth r0, 0x0(r5)
/* 00000510 00000550  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000514 00000554  38 00 00 01 */	li r0, 0x1
/* 00000518 00000558  B0 03 20 6C */	sth r0, 0x206c(r3)
.L_0000051C:
/* 0000051C 0000055C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 00000520 00000560  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 00000524 00000564  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 00000528 00000568  7C 08 03 A6 */	mtlr r0
/* 0000052C 0000056C  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 00000530 00000570  38 21 00 30 */	addi r1, r1, 0x30
/* 00000534 00000574  4E 80 00 20 */	blr
.endfn __VIInit

.fn VIInit, global
/* 00000538 00000578  7C 08 02 A6 */	mflr r0
/* 0000053C 0000057C  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000540 00000580  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000544 00000584  38 00 00 01 */	li r0, 0x1
/* 00000548 00000588  3C 80 00 00 */	lis r4, timing@ha
/* 0000054C 0000058C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 00000550 00000590  93 E1 00 14 */	stw r31, 0x14(r1)
/* 00000554 00000594  93 C1 00 10 */	stw r30, 0x10(r1)
/* 00000558 00000598  3B C4 00 00 */	addi r30, r4, timing@l
/* 0000055C 0000059C  93 A1 00 0C */	stw r29, 0xc(r1)
/* 00000560 000005A0  93 81 00 08 */	stw r28, 0x8(r1)
/* 00000564 000005A4  3B 83 20 00 */	addi r28, r3, 0x2000
/* 00000568 000005A8  3C 60 00 00 */	lis r3, regs@ha
/* 0000056C 000005AC  90 00 00 00 */	stw r0, encoderType@sda21(r0)
/* 00000570 000005B0  3B E3 00 00 */	addi r31, r3, regs@l
/* 00000574 000005B4  A4 1C 00 02 */	lhzu r0, 0x2(r28)
/* 00000578 000005B8  54 00 07 FF */	clrlwi. r0, r0, 31
/* 0000057C 000005BC  40 82 00 0C */	bne .L_00000588
/* 00000580 000005C0  38 60 00 00 */	li r3, 0x0
/* 00000584 000005C4  48 00 00 01 */	bl __VIInit
.L_00000588:
/* 00000588 000005C8  3B A0 00 00 */	li r29, 0x0
/* 0000058C 000005CC  93 A0 00 00 */	stw r29, retraceCount@sda21(r0)
/* 00000590 000005D0  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000594 000005D4  38 63 20 00 */	addi r3, r3, 0x2000
/* 00000598 000005D8  93 A0 00 00 */	stw r29, lbl_804D744C@sda21(r0)
/* 0000059C 000005DC  38 00 02 80 */	li r0, 0x280
/* 000005A0 000005E0  93 A0 00 00 */	stw r29, changed@sda21(r0)
/* 000005A4 000005E4  93 A0 00 00 */	stw r29, lbl_804D745C@sda21(r0)
/* 000005A8 000005E8  93 A0 00 00 */	stw r29, shdwChanged@sda21(r0)
/* 000005AC 000005EC  93 A0 00 00 */	stw r29, changeMode@sda21(r0)
/* 000005B0 000005F0  93 A0 00 00 */	stw r29, shdwChangeMode@sda21(r0)
/* 000005B4 000005F4  93 A0 00 00 */	stw r29, flushFlag@sda21(r0)
/* 000005B8 000005F8  A0 BE 01 32 */	lhz r5, 0x132(r30)
/* 000005BC 000005FC  A0 DE 01 30 */	lhz r6, 0x130(r30)
/* 000005C0 00000600  54 A5 54 2A */	clrlslwi r5, r5, 26, 10
/* 000005C4 00000604  7C C5 2B 78 */	or r5, r6, r5
/* 000005C8 00000608  B0 A3 00 4E */	sth r5, 0x4e(r3)
/* 000005CC 0000060C  A0 DE 01 32 */	lhz r6, 0x132(r30)
/* 000005D0 00000610  A0 BE 01 34 */	lhz r5, 0x134(r30)
/* 000005D4 00000614  7C C6 36 70 */	srawi r6, r6, 6
/* 000005D8 00000618  54 A5 20 36 */	slwi r5, r5, 4
/* 000005DC 0000061C  7C C5 2B 78 */	or r5, r6, r5
/* 000005E0 00000620  B0 A3 00 4C */	sth r5, 0x4c(r3)
/* 000005E4 00000624  A0 BE 01 38 */	lhz r5, 0x138(r30)
/* 000005E8 00000628  A0 DE 01 36 */	lhz r6, 0x136(r30)
/* 000005EC 0000062C  54 A5 54 2A */	clrlslwi r5, r5, 26, 10
/* 000005F0 00000630  7C C5 2B 78 */	or r5, r6, r5
/* 000005F4 00000634  B0 A3 00 52 */	sth r5, 0x52(r3)
/* 000005F8 00000638  A0 DE 01 38 */	lhz r6, 0x138(r30)
/* 000005FC 0000063C  A0 BE 01 3A */	lhz r5, 0x13a(r30)
/* 00000600 00000640  7C C6 36 70 */	srawi r6, r6, 6
/* 00000604 00000644  54 A5 20 36 */	slwi r5, r5, 4
/* 00000608 00000648  7C C5 2B 78 */	or r5, r6, r5
/* 0000060C 0000064C  B0 A3 00 50 */	sth r5, 0x50(r3)
/* 00000610 00000650  A0 BE 01 3E */	lhz r5, 0x13e(r30)
/* 00000614 00000654  A0 DE 01 3C */	lhz r6, 0x13c(r30)
/* 00000618 00000658  54 A5 54 2A */	clrlslwi r5, r5, 26, 10
/* 0000061C 0000065C  7C C5 2B 78 */	or r5, r6, r5
/* 00000620 00000660  B0 A3 00 56 */	sth r5, 0x56(r3)
/* 00000624 00000664  A0 BE 01 3E */	lhz r5, 0x13e(r30)
/* 00000628 00000668  A0 9E 01 40 */	lhz r4, 0x140(r30)
/* 0000062C 0000066C  7C A5 36 70 */	srawi r5, r5, 6
/* 00000630 00000670  54 84 20 36 */	slwi r4, r4, 4
/* 00000634 00000674  7C A4 23 78 */	or r4, r5, r4
/* 00000638 00000678  B0 83 00 54 */	sth r4, 0x54(r3)
/* 0000063C 0000067C  A0 9E 01 44 */	lhz r4, 0x144(r30)
/* 00000640 00000680  A0 BE 01 42 */	lhz r5, 0x142(r30)
/* 00000644 00000684  54 84 40 2E */	slwi r4, r4, 8
/* 00000648 00000688  7C A4 23 78 */	or r4, r5, r4
/* 0000064C 0000068C  B0 83 00 5A */	sth r4, 0x5a(r3)
/* 00000650 00000690  A0 9E 01 48 */	lhz r4, 0x148(r30)
/* 00000654 00000694  A0 BE 01 46 */	lhz r5, 0x146(r30)
/* 00000658 00000698  54 84 40 2E */	slwi r4, r4, 8
/* 0000065C 0000069C  7C A4 23 78 */	or r4, r5, r4
/* 00000660 000006A0  B0 83 00 58 */	sth r4, 0x58(r3)
/* 00000664 000006A4  A0 9E 01 4C */	lhz r4, 0x14c(r30)
/* 00000668 000006A8  A0 BE 01 4A */	lhz r5, 0x14a(r30)
/* 0000066C 000006AC  54 84 40 2E */	slwi r4, r4, 8
/* 00000670 000006B0  7C A4 23 78 */	or r4, r5, r4
/* 00000674 000006B4  B0 83 00 5E */	sth r4, 0x5e(r3)
/* 00000678 000006B8  A0 9E 01 50 */	lhz r4, 0x150(r30)
/* 0000067C 000006BC  A0 BE 01 4E */	lhz r5, 0x14e(r30)
/* 00000680 000006C0  54 84 40 2E */	slwi r4, r4, 8
/* 00000684 000006C4  7C A4 23 78 */	or r4, r5, r4
/* 00000688 000006C8  B0 83 00 5C */	sth r4, 0x5c(r3)
/* 0000068C 000006CC  A0 9E 01 54 */	lhz r4, 0x154(r30)
/* 00000690 000006D0  A0 BE 01 52 */	lhz r5, 0x152(r30)
/* 00000694 000006D4  54 84 40 2E */	slwi r4, r4, 8
/* 00000698 000006D8  7C A4 23 78 */	or r4, r5, r4
/* 0000069C 000006DC  B0 83 00 62 */	sth r4, 0x62(r3)
/* 000006A0 000006E0  A0 9E 01 58 */	lhz r4, 0x158(r30)
/* 000006A4 000006E4  A0 BE 01 56 */	lhz r5, 0x156(r30)
/* 000006A8 000006E8  54 84 40 2E */	slwi r4, r4, 8
/* 000006AC 000006EC  7C A4 23 78 */	or r4, r5, r4
/* 000006B0 000006F0  B0 83 00 60 */	sth r4, 0x60(r3)
/* 000006B4 000006F4  A0 9E 01 5C */	lhz r4, 0x15c(r30)
/* 000006B8 000006F8  A0 BE 01 5A */	lhz r5, 0x15a(r30)
/* 000006BC 000006FC  54 84 40 2E */	slwi r4, r4, 8
/* 000006C0 00000700  7C A4 23 78 */	or r4, r5, r4
/* 000006C4 00000704  B0 83 00 66 */	sth r4, 0x66(r3)
/* 000006C8 00000708  A0 9E 01 60 */	lhz r4, 0x160(r30)
/* 000006CC 0000070C  A0 BE 01 5E */	lhz r5, 0x15e(r30)
/* 000006D0 00000710  54 84 40 2E */	slwi r4, r4, 8
/* 000006D4 00000714  7C A4 23 78 */	or r4, r5, r4
/* 000006D8 00000718  B0 83 00 64 */	sth r4, 0x64(r3)
/* 000006DC 0000071C  B0 03 00 70 */	sth r0, 0x70(r3)
/* 000006E0 00000720  48 00 00 01 */	bl __OSLockSram
/* 000006E4 00000724  88 03 00 10 */	lbz r0, 0x10(r3)
/* 000006E8 00000728  38 60 00 00 */	li r3, 0x0
/* 000006EC 0000072C  7C 00 07 74 */	extsb r0, r0
/* 000006F0 00000730  B3 A0 00 00 */	sth r29, displayOffsetV@sda21(r0)
/* 000006F4 00000734  B0 00 00 00 */	sth r0, displayOffsetH@sda21(r0)
/* 000006F8 00000738  48 00 00 01 */	bl __OSUnlockSram
/* 000006FC 0000073C  A3 DC 00 00 */	lhz r30, 0x0(r28)
/* 00000700 00000740  38 7F 01 14 */	addi r3, r31, 0x114
/* 00000704 00000744  3B 9F 01 18 */	addi r28, r31, 0x118
/* 00000708 00000748  57 C0 F7 FE */	extrwi r0, r30, 1, 29
/* 0000070C 0000074C  90 1F 01 14 */	stw r0, 0x114(r31)
/* 00000710 00000750  57 C0 C7 BE */	extrwi r0, r30, 2, 22
/* 00000714 00000754  90 1F 01 18 */	stw r0, 0x118(r31)
/* 00000718 00000758  80 1F 01 18 */	lwz r0, 0x118(r31)
/* 0000071C 0000075C  28 00 00 03 */	cmplwi r0, 0x3
/* 00000720 00000760  40 82 00 08 */	bne .L_00000728
/* 00000724 00000764  48 00 00 08 */	b .L_0000072C
.L_00000728:
/* 00000728 00000768  7C 1D 03 78 */	mr r29, r0
.L_0000072C:
/* 0000072C 0000076C  80 03 00 00 */	lwz r0, 0x0(r3)
/* 00000730 00000770  57 A3 10 3A */	slwi r3, r29, 2
/* 00000734 00000774  7C 63 02 14 */	add r3, r3, r0
/* 00000738 00000778  48 00 00 01 */	bl getTiming
/* 0000073C 0000077C  90 7F 01 44 */	stw r3, 0x144(r31)
/* 00000740 00000780  38 9F 01 44 */	addi r4, r31, 0x144
/* 00000744 00000784  38 00 02 80 */	li r0, 0x280
/* 00000748 00000788  B3 DF 00 02 */	sth r30, 0x2(r31)
/* 0000074C 0000078C  39 00 00 00 */	li r8, 0x0
/* 00000750 00000790  38 DF 00 F6 */	addi r6, r31, 0xf6
/* 00000754 00000794  80 84 00 00 */	lwz r4, 0x0(r4)
/* 00000758 00000798  38 7F 00 F2 */	addi r3, r31, 0xf2
/* 0000075C 0000079C  90 80 00 00 */	stw r4, CurrTiming@sda21(r0)
/* 00000760 000007A0  80 9C 00 00 */	lwz r4, 0x0(r28)
/* 00000764 000007A4  90 80 00 00 */	stw r4, CurrTvMode@sda21(r0)
/* 00000768 000007A8  B0 1F 00 F4 */	sth r0, 0xf4(r31)
/* 0000076C 000007AC  80 80 00 00 */	lwz r4, CurrTiming@sda21(r0)
/* 00000770 000007B0  A4 04 00 02 */	lhzu r0, 0x2(r4)
/* 00000774 000007B4  54 00 0C 3C */	clrlslwi r0, r0, 17, 1
/* 00000778 000007B8  B0 1F 00 F6 */	sth r0, 0xf6(r31)
/* 0000077C 000007BC  A0 1F 00 F4 */	lhz r0, 0xf4(r31)
/* 00000780 000007C0  20 00 02 D0 */	subfic r0, r0, 0x2d0
/* 00000784 000007C4  7C 00 0E 70 */	srawi r0, r0, 1
/* 00000788 000007C8  7C 00 01 94 */	addze r0, r0
/* 0000078C 000007CC  B0 1F 00 F0 */	sth r0, 0xf0(r31)
/* 00000790 000007D0  B1 1F 00 F2 */	sth r8, 0xf2(r31)
/* 00000794 000007D4  A0 1F 00 F4 */	lhz r0, 0xf4(r31)
/* 00000798 000007D8  A8 FF 00 F0 */	lha r7, 0xf0(r31)
/* 0000079C 000007DC  A8 A0 00 00 */	lha r5, displayOffsetH@sda21(r0)
/* 000007A0 000007E0  20 00 02 D0 */	subfic r0, r0, 0x2d0
/* 000007A4 000007E4  A1 24 00 00 */	lhz r9, 0x0(r4)
/* 000007A8 000007E8  7C A7 2A 14 */	add r5, r7, r5
/* 000007AC 000007EC  7C 05 00 00 */	cmpw r5, r0
/* 000007B0 000007F0  40 81 00 08 */	ble .L_000007B8
/* 000007B4 000007F4  48 00 00 18 */	b .L_000007CC
.L_000007B8:
/* 000007B8 000007F8  2C 05 00 00 */	cmpwi r5, 0x0
/* 000007BC 000007FC  40 80 00 08 */	bge .L_000007C4
/* 000007C0 00000800  48 00 00 08 */	b .L_000007C8
.L_000007C4:
/* 000007C4 00000804  7C A8 2B 78 */	mr r8, r5
.L_000007C8:
/* 000007C8 00000808  7D 00 43 78 */	mr r0, r8
.L_000007CC:
/* 000007CC 0000080C  B0 1F 00 F8 */	sth r0, 0xf8(r31)
/* 000007D0 00000810  39 1F 01 10 */	addi r8, r31, 0x110
/* 000007D4 00000814  80 1F 01 10 */	lwz r0, 0x110(r31)
/* 000007D8 00000818  2C 00 00 00 */	cmpwi r0, 0x0
/* 000007DC 0000081C  40 82 00 0C */	bne .L_000007E8
/* 000007E0 00000820  39 60 00 02 */	li r11, 0x2
/* 000007E4 00000824  48 00 00 08 */	b .L_000007EC
.L_000007E8:
/* 000007E8 00000828  39 60 00 01 */	li r11, 0x1
.L_000007EC:
/* 000007EC 0000082C  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 000007F0 00000830  A8 A0 00 00 */	lha r5, displayOffsetV@sda21(r0)
/* 000007F4 00000834  7C 07 07 34 */	extsh r7, r0
/* 000007F8 00000838  54 00 07 FE */	clrlwi r0, r0, 31
/* 000007FC 0000083C  7C E7 2A 14 */	add r7, r7, r5
/* 00000800 00000840  7C 07 00 00 */	cmpw r7, r0
/* 00000804 00000844  40 81 00 08 */	ble .L_0000080C
/* 00000808 00000848  48 00 00 08 */	b .L_00000810
.L_0000080C:
/* 0000080C 0000084C  7C 07 03 78 */	mr r7, r0
.L_00000810:
/* 00000810 00000850  B0 FF 00 FA */	sth r7, 0xfa(r31)
/* 00000814 00000854  7D 27 07 34 */	extsh r7, r9
/* 00000818 00000858  54 E7 08 3C */	slwi r7, r7, 1
/* 0000081C 0000085C  A3 86 00 00 */	lhz r28, 0x0(r6)
/* 00000820 00000860  7D 80 38 50 */	subf r12, r0, r7
/* 00000824 00000864  A9 43 00 00 */	lha r10, 0x0(r3)
/* 00000828 00000868  7F 87 07 34 */	extsh r7, r28
/* 0000082C 0000086C  7D 27 2A 14 */	add r9, r7, r5
/* 00000830 00000870  7D 2A 4A 14 */	add r9, r10, r9
/* 00000834 00000874  7C EC 48 51 */	subf. r7, r12, r9
/* 00000838 00000878  40 81 00 0C */	ble .L_00000844
/* 0000083C 0000087C  7D 2C 48 50 */	subf r9, r12, r9
/* 00000840 00000880  48 00 00 08 */	b .L_00000848
.L_00000844:
/* 00000844 00000884  39 20 00 00 */	li r9, 0x0
.L_00000848:
/* 00000848 00000888  7D 4A 2A 14 */	add r10, r10, r5
/* 0000084C 0000088C  7C E0 50 51 */	subf. r7, r0, r10
/* 00000850 00000890  40 80 00 0C */	bge .L_0000085C
/* 00000854 00000894  7C E0 50 50 */	subf r7, r0, r10
/* 00000858 00000898  48 00 00 08 */	b .L_00000860
.L_0000085C:
/* 0000085C 0000089C  38 E0 00 00 */	li r7, 0x0
.L_00000860:
/* 00000860 000008A0  7C FC 3A 14 */	add r7, r28, r7
/* 00000864 000008A4  7C E9 38 50 */	subf r7, r9, r7
/* 00000868 000008A8  B0 FF 00 FC */	sth r7, 0xfc(r31)
/* 0000086C 000008AC  A8 E3 00 00 */	lha r7, 0x0(r3)
/* 00000870 000008B0  7D 27 2A 14 */	add r9, r7, r5
/* 00000874 000008B4  7C E0 48 51 */	subf. r7, r0, r9
/* 00000878 000008B8  40 80 00 0C */	bge .L_00000884
/* 0000087C 000008BC  7C E0 48 50 */	subf r7, r0, r9
/* 00000880 000008C0  48 00 00 08 */	b .L_00000888
.L_00000884:
/* 00000884 000008C4  38 E0 00 00 */	li r7, 0x0
.L_00000888:
/* 00000888 000008C8  7D 47 5B D6 */	divw r10, r7, r11
/* 0000088C 000008CC  38 FF 01 08 */	addi r7, r31, 0x108
/* 00000890 000008D0  A1 3F 01 08 */	lhz r9, 0x108(r31)
/* 00000894 000008D4  7D 2A 48 50 */	subf r9, r10, r9
/* 00000898 000008D8  B1 3F 00 FE */	sth r9, 0xfe(r31)
/* 0000089C 000008DC  A8 C6 00 00 */	lha r6, 0x0(r6)
/* 000008A0 000008E0  A9 23 00 00 */	lha r9, 0x0(r3)
/* 000008A4 000008E4  7C C6 2A 14 */	add r6, r6, r5
/* 000008A8 000008E8  7C C9 32 14 */	add r6, r9, r6
/* 000008AC 000008EC  7C 6C 30 51 */	subf. r3, r12, r6
/* 000008B0 000008F0  40 81 00 0C */	ble .L_000008BC
/* 000008B4 000008F4  7C CC 30 50 */	subf r6, r12, r6
/* 000008B8 000008F8  48 00 00 08 */	b .L_000008C0
.L_000008BC:
/* 000008BC 000008FC  38 C0 00 00 */	li r6, 0x0
.L_000008C0:
/* 000008C0 00000900  7C A9 2A 14 */	add r5, r9, r5
/* 000008C4 00000904  7C 60 28 51 */	subf. r3, r0, r5
/* 000008C8 00000908  40 80 00 0C */	bge .L_000008D4
/* 000008CC 0000090C  7C 00 28 50 */	subf r0, r0, r5
/* 000008D0 00000910  48 00 00 08 */	b .L_000008D8
.L_000008D4:
/* 000008D4 00000914  38 00 00 00 */	li r0, 0x0
.L_000008D8:
/* 000008D8 00000918  7C 00 5B D6 */	divw r0, r0, r11
/* 000008DC 0000091C  A0 7F 01 0C */	lhz r3, 0x10c(r31)
/* 000008E0 00000920  7C 03 02 14 */	add r0, r3, r0
/* 000008E4 00000924  7C A6 5B D6 */	divw r5, r6, r11
/* 000008E8 00000928  7C 05 00 50 */	subf r0, r5, r0
/* 000008EC 0000092C  B0 1F 01 00 */	sth r0, 0x100(r31)
/* 000008F0 00000930  39 20 02 80 */	li r9, 0x280
/* 000008F4 00000934  3B 80 00 00 */	li r28, 0x0
/* 000008F8 00000938  B1 3F 01 02 */	sth r9, 0x102(r31)
/* 000008FC 0000093C  38 A0 00 28 */	li r5, 0x28
/* 00000900 00000940  38 00 00 01 */	li r0, 0x1
/* 00000904 00000944  A0 C4 00 00 */	lhz r6, 0x0(r4)
/* 00000908 00000948  38 60 00 00 */	li r3, retraceQueue@sda21
/* 0000090C 0000094C  54 C6 0C 3C */	clrlslwi r6, r6, 17, 1
/* 00000910 00000950  B0 DF 01 04 */	sth r6, 0x104(r31)
/* 00000914 00000954  B3 9F 01 06 */	sth r28, 0x106(r31)
/* 00000918 00000958  B3 87 00 00 */	sth r28, 0x0(r7)
/* 0000091C 0000095C  B1 3F 01 0A */	sth r9, 0x10a(r31)
/* 00000920 00000960  A0 84 00 00 */	lhz r4, 0x0(r4)
/* 00000924 00000964  54 84 0C 3C */	clrlslwi r4, r4, 17, 1
/* 00000928 00000968  B0 9F 01 0C */	sth r4, 0x10c(r31)
/* 0000092C 0000096C  93 88 00 00 */	stw r28, 0x0(r8)
/* 00000930 00000970  98 BF 01 1C */	stb r5, 0x11c(r31)
/* 00000934 00000974  98 BF 01 1D */	stb r5, 0x11d(r31)
/* 00000938 00000978  98 BF 01 1E */	stb r5, 0x11e(r31)
/* 0000093C 0000097C  9B 9F 01 2C */	stb r28, 0x12c(r31)
/* 00000940 00000980  90 1F 01 30 */	stw r0, 0x130(r31)
/* 00000944 00000984  93 9F 01 34 */	stw r28, 0x134(r31)
/* 00000948 00000988  48 00 00 01 */	bl OSInitThreadQueue
/* 0000094C 0000098C  3C 60 CC 00 */	lis r3, 0xcc00
/* 00000950 00000990  A0 03 20 30 */	lhz r0, 0x2030(r3)
/* 00000954 00000994  38 83 20 00 */	addi r4, r3, 0x2000
/* 00000958 00000998  38 A3 20 00 */	addi r5, r3, 0x2000
/* 0000095C 0000099C  54 00 04 7E */	clrlwi r0, r0, 17
/* 00000960 000009A0  B0 04 00 30 */	sth r0, 0x30(r4)
/* 00000964 000009A4  3C 60 00 00 */	lis r3, __VIRetraceHandler@ha
/* 00000968 000009A8  38 83 00 00 */	addi r4, r3, __VIRetraceHandler@l
/* 0000096C 000009AC  A0 05 00 34 */	lhz r0, 0x34(r5)
/* 00000970 000009B0  38 60 00 18 */	li r3, 0x18
/* 00000974 000009B4  54 00 04 7E */	clrlwi r0, r0, 17
/* 00000978 000009B8  B0 05 00 34 */	sth r0, 0x34(r5)
/* 0000097C 000009BC  93 80 00 00 */	stw r28, PreCB@sda21(r0)
/* 00000980 000009C0  93 80 00 00 */	stw r28, PostCB@sda21(r0)
/* 00000984 000009C4  48 00 00 01 */	bl __OSSetInterruptHandler
/* 00000988 000009C8  38 60 00 80 */	li r3, 0x80
/* 0000098C 000009CC  48 00 00 01 */	bl __OSUnmaskInterrupts
/* 00000990 000009D0  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 00000994 000009D4  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 00000998 000009D8  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 0000099C 000009DC  7C 08 03 A6 */	mtlr r0
/* 000009A0 000009E0  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 000009A4 000009E4  83 81 00 08 */	lwz r28, 0x8(r1)
/* 000009A8 000009E8  38 21 00 18 */	addi r1, r1, 0x18
/* 000009AC 000009EC  4E 80 00 20 */	blr
.endfn VIInit

.fn VIWaitForRetrace, global
/* 000009B0 000009F0  7C 08 02 A6 */	mflr r0
/* 000009B4 000009F4  90 01 00 04 */	stw r0, 0x4(r1)
/* 000009B8 000009F8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 000009BC 000009FC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 000009C0 00000A00  93 C1 00 08 */	stw r30, 0x8(r1)
/* 000009C4 00000A04  48 00 00 01 */	bl OSDisableInterrupts
/* 000009C8 00000A08  83 C0 00 00 */	lwz r30, retraceCount@sda21(r0)
/* 000009CC 00000A0C  7C 7F 1B 78 */	mr r31, r3
.L_000009D0:
/* 000009D0 00000A10  38 60 00 00 */	li r3, retraceQueue@sda21
/* 000009D4 00000A14  48 00 00 01 */	bl OSSleepThread
/* 000009D8 00000A18  80 00 00 00 */	lwz r0, retraceCount@sda21(r0)
/* 000009DC 00000A1C  7C 1E 00 40 */	cmplw r30, r0
/* 000009E0 00000A20  41 82 FF F0 */	beq .L_000009D0
/* 000009E4 00000A24  7F E3 FB 78 */	mr r3, r31
/* 000009E8 00000A28  48 00 00 01 */	bl OSRestoreInterrupts
/* 000009EC 00000A2C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 000009F0 00000A30  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 000009F4 00000A34  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 000009F8 00000A38  7C 08 03 A6 */	mtlr r0
/* 000009FC 00000A3C  38 21 00 10 */	addi r1, r1, 0x10
/* 00000A00 00000A40  4E 80 00 20 */	blr
.endfn VIWaitForRetrace

.fn setFbbRegs, global
/* 00000A04 00000A44  94 21 FF B8 */	stwu r1, -0x48(r1)
/* 00000A08 00000A48  3D 20 00 00 */	lis r9, regs@ha
/* 00000A0C 00000A4C  39 29 00 00 */	addi r9, r9, regs@l
/* 00000A10 00000A50  93 E1 00 44 */	stw r31, 0x44(r1)
/* 00000A14 00000A54  89 03 00 2C */	lbz r8, 0x2c(r3)
/* 00000A18 00000A58  A0 03 00 0E */	lhz r0, 0xe(r3)
/* 00000A1C 00000A5C  55 1F 28 34 */	slwi r31, r8, 5
/* 00000A20 00000A60  A1 03 00 16 */	lhz r8, 0x16(r3)
/* 00000A24 00000A64  7C 1F 01 D6 */	mullw r0, r31, r0
/* 00000A28 00000A68  81 63 00 20 */	lwz r11, 0x20(r3)
/* 00000A2C 00000A6C  81 43 00 30 */	lwz r10, 0x30(r3)
/* 00000A30 00000A70  A1 83 00 0A */	lhz r12, 0xa(r3)
/* 00000A34 00000A74  55 08 08 34 */	extlwi r8, r8, 27, 1
/* 00000A38 00000A78  7C 08 02 14 */	add r0, r8, r0
/* 00000A3C 00000A7C  7C 0A 02 14 */	add r0, r10, r0
/* 00000A40 00000A80  2C 0B 00 00 */	cmpwi r11, 0x0
/* 00000A44 00000A84  90 04 00 00 */	stw r0, 0x0(r4)
/* 00000A48 00000A88  40 82 00 0C */	bne .L_00000A54
/* 00000A4C 00000A8C  81 04 00 00 */	lwz r8, 0x0(r4)
/* 00000A50 00000A90  48 00 00 0C */	b .L_00000A5C
.L_00000A54:
/* 00000A54 00000A94  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00000A58 00000A98  7D 00 FA 14 */	add r8, r0, r31
.L_00000A5C:
/* 00000A5C 00000A9C  7D 80 0E 70 */	srawi r0, r12, 1
/* 00000A60 00000AA0  91 05 00 00 */	stw r8, 0x0(r5)
/* 00000A64 00000AA4  7C 00 01 94 */	addze r0, r0
/* 00000A68 00000AA8  54 00 08 3C */	slwi r0, r0, 1
/* 00000A6C 00000AAC  7C 00 60 10 */	subfc r0, r0, r12
/* 00000A70 00000AB0  2C 00 00 01 */	cmpwi r0, 0x1
/* 00000A74 00000AB4  40 82 00 14 */	bne .L_00000A88
/* 00000A78 00000AB8  81 04 00 00 */	lwz r8, 0x0(r4)
/* 00000A7C 00000ABC  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000A80 00000AC0  90 04 00 00 */	stw r0, 0x0(r4)
/* 00000A84 00000AC4  91 05 00 00 */	stw r8, 0x0(r5)
.L_00000A88:
/* 00000A88 00000AC8  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00000A8C 00000ACC  54 00 00 BE */	clrlwi r0, r0, 2
/* 00000A90 00000AD0  90 04 00 00 */	stw r0, 0x0(r4)
/* 00000A94 00000AD4  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000A98 00000AD8  54 00 00 BE */	clrlwi r0, r0, 2
/* 00000A9C 00000ADC  90 05 00 00 */	stw r0, 0x0(r5)
/* 00000AA0 00000AE0  80 03 00 44 */	lwz r0, 0x44(r3)
/* 00000AA4 00000AE4  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000AA8 00000AE8  41 82 00 90 */	beq .L_00000B38
/* 00000AAC 00000AEC  89 03 00 2C */	lbz r8, 0x2c(r3)
/* 00000AB0 00000AF0  A0 03 00 0E */	lhz r0, 0xe(r3)
/* 00000AB4 00000AF4  55 1F 28 34 */	slwi r31, r8, 5
/* 00000AB8 00000AF8  A1 03 00 16 */	lhz r8, 0x16(r3)
/* 00000ABC 00000AFC  7C 1F 01 D6 */	mullw r0, r31, r0
/* 00000AC0 00000B00  81 63 00 20 */	lwz r11, 0x20(r3)
/* 00000AC4 00000B04  81 43 00 48 */	lwz r10, 0x48(r3)
/* 00000AC8 00000B08  A1 83 00 0A */	lhz r12, 0xa(r3)
/* 00000ACC 00000B0C  55 08 08 34 */	extlwi r8, r8, 27, 1
/* 00000AD0 00000B10  7C 08 02 14 */	add r0, r8, r0
/* 00000AD4 00000B14  7C 0A 02 14 */	add r0, r10, r0
/* 00000AD8 00000B18  2C 0B 00 00 */	cmpwi r11, 0x0
/* 00000ADC 00000B1C  90 06 00 00 */	stw r0, 0x0(r6)
/* 00000AE0 00000B20  40 82 00 0C */	bne .L_00000AEC
/* 00000AE4 00000B24  81 06 00 00 */	lwz r8, 0x0(r6)
/* 00000AE8 00000B28  48 00 00 0C */	b .L_00000AF4
.L_00000AEC:
/* 00000AEC 00000B2C  80 06 00 00 */	lwz r0, 0x0(r6)
/* 00000AF0 00000B30  7D 00 FA 14 */	add r8, r0, r31
.L_00000AF4:
/* 00000AF4 00000B34  7D 80 0E 70 */	srawi r0, r12, 1
/* 00000AF8 00000B38  91 07 00 00 */	stw r8, 0x0(r7)
/* 00000AFC 00000B3C  7C 00 01 94 */	addze r0, r0
/* 00000B00 00000B40  54 00 08 3C */	slwi r0, r0, 1
/* 00000B04 00000B44  7C 00 60 10 */	subfc r0, r0, r12
/* 00000B08 00000B48  2C 00 00 01 */	cmpwi r0, 0x1
/* 00000B0C 00000B4C  40 82 00 14 */	bne .L_00000B20
/* 00000B10 00000B50  81 06 00 00 */	lwz r8, 0x0(r6)
/* 00000B14 00000B54  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000B18 00000B58  90 06 00 00 */	stw r0, 0x0(r6)
/* 00000B1C 00000B5C  91 07 00 00 */	stw r8, 0x0(r7)
.L_00000B20:
/* 00000B20 00000B60  80 06 00 00 */	lwz r0, 0x0(r6)
/* 00000B24 00000B64  54 00 00 BE */	clrlwi r0, r0, 2
/* 00000B28 00000B68  90 06 00 00 */	stw r0, 0x0(r6)
/* 00000B2C 00000B6C  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000B30 00000B70  54 00 00 BE */	clrlwi r0, r0, 2
/* 00000B34 00000B74  90 07 00 00 */	stw r0, 0x0(r7)
.L_00000B38:
/* 00000B38 00000B78  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00000B3C 00000B7C  3D 00 01 00 */	lis r8, 0x100
/* 00000B40 00000B80  7C 00 40 40 */	cmplw r0, r8
/* 00000B44 00000B84  40 80 00 30 */	bge .L_00000B74
/* 00000B48 00000B88  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000B4C 00000B8C  7C 00 40 40 */	cmplw r0, r8
/* 00000B50 00000B90  40 80 00 24 */	bge .L_00000B74
/* 00000B54 00000B94  80 06 00 00 */	lwz r0, 0x0(r6)
/* 00000B58 00000B98  7C 00 40 40 */	cmplw r0, r8
/* 00000B5C 00000B9C  40 80 00 18 */	bge .L_00000B74
/* 00000B60 00000BA0  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000B64 00000BA4  7C 00 40 40 */	cmplw r0, r8
/* 00000B68 00000BA8  40 80 00 0C */	bge .L_00000B74
/* 00000B6C 00000BAC  39 40 00 00 */	li r10, 0x0
/* 00000B70 00000BB0  48 00 00 08 */	b .L_00000B78
.L_00000B74:
/* 00000B74 00000BB4  39 40 00 01 */	li r10, 0x1
.L_00000B78:
/* 00000B78 00000BB8  28 0A 00 00 */	cmplwi r10, 0x0
/* 00000B7C 00000BBC  41 82 00 34 */	beq .L_00000BB0
/* 00000B80 00000BC0  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00000B84 00000BC4  54 00 D9 7E */	srwi r0, r0, 5
/* 00000B88 00000BC8  90 04 00 00 */	stw r0, 0x0(r4)
/* 00000B8C 00000BCC  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000B90 00000BD0  54 00 D9 7E */	srwi r0, r0, 5
/* 00000B94 00000BD4  90 05 00 00 */	stw r0, 0x0(r5)
/* 00000B98 00000BD8  80 06 00 00 */	lwz r0, 0x0(r6)
/* 00000B9C 00000BDC  54 00 D9 7E */	srwi r0, r0, 5
/* 00000BA0 00000BE0  90 06 00 00 */	stw r0, 0x0(r6)
/* 00000BA4 00000BE4  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000BA8 00000BE8  54 00 D9 7E */	srwi r0, r0, 5
/* 00000BAC 00000BEC  90 07 00 00 */	stw r0, 0x0(r7)
.L_00000BB0:
/* 00000BB0 00000BF0  80 04 00 00 */	lwz r0, 0x0(r4)
/* 00000BB4 00000BF4  55 4B 60 26 */	slwi r11, r10, 12
/* 00000BB8 00000BF8  3D 00 00 01 */	lis r8, 0x1
/* 00000BBC 00000BFC  B0 09 00 1E */	sth r0, 0x1e(r9)
/* 00000BC0 00000C00  3C 00 00 02 */	lis r0, 0x2
/* 00000BC4 00000C04  81 40 00 00 */	lwz r10, changed@sda21(r0)
/* 00000BC8 00000C08  81 80 00 00 */	lwz r12, lbl_804D744C@sda21(r0)
/* 00000BCC 00000C0C  7D 4A 43 78 */	or r10, r10, r8
/* 00000BD0 00000C10  91 80 00 00 */	stw r12, lbl_804D744C@sda21(r0)
/* 00000BD4 00000C14  91 40 00 00 */	stw r10, changed@sda21(r0)
/* 00000BD8 00000C18  81 44 00 00 */	lwz r10, 0x0(r4)
/* 00000BDC 00000C1C  88 83 00 3C */	lbz r4, 0x3c(r3)
/* 00000BE0 00000C20  55 4A 84 3E */	srwi r10, r10, 16
/* 00000BE4 00000C24  54 84 40 2E */	slwi r4, r4, 8
/* 00000BE8 00000C28  7D 44 23 78 */	or r4, r10, r4
/* 00000BEC 00000C2C  7D 64 23 78 */	or r4, r11, r4
/* 00000BF0 00000C30  B0 89 00 1C */	sth r4, 0x1c(r9)
/* 00000BF4 00000C34  80 80 00 00 */	lwz r4, changed@sda21(r0)
/* 00000BF8 00000C38  81 40 00 00 */	lwz r10, lbl_804D744C@sda21(r0)
/* 00000BFC 00000C3C  7C 80 03 78 */	or r0, r4, r0
/* 00000C00 00000C40  91 40 00 00 */	stw r10, lbl_804D744C@sda21(r0)
/* 00000C04 00000C44  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000C08 00000C48  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000C0C 00000C4C  B0 09 00 26 */	sth r0, 0x26(r9)
/* 00000C10 00000C50  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000C14 00000C54  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 00000C18 00000C58  60 00 10 00 */	ori r0, r0, 0x1000
/* 00000C1C 00000C5C  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 00000C20 00000C60  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000C24 00000C64  80 05 00 00 */	lwz r0, 0x0(r5)
/* 00000C28 00000C68  54 00 84 3E */	srwi r0, r0, 16
/* 00000C2C 00000C6C  B0 09 00 24 */	sth r0, 0x24(r9)
/* 00000C30 00000C70  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000C34 00000C74  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 00000C38 00000C78  60 00 20 00 */	ori r0, r0, 0x2000
/* 00000C3C 00000C7C  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 00000C40 00000C80  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000C44 00000C84  80 03 00 44 */	lwz r0, 0x44(r3)
/* 00000C48 00000C88  2C 00 00 00 */	cmpwi r0, 0x0
/* 00000C4C 00000C8C  41 82 00 80 */	beq .L_00000CCC
/* 00000C50 00000C90  80 66 00 00 */	lwz r3, 0x0(r6)
/* 00000C54 00000C94  38 08 80 00 */	addi r0, r8, -0x8000
/* 00000C58 00000C98  B0 69 00 22 */	sth r3, 0x22(r9)
/* 00000C5C 00000C9C  80 60 00 00 */	lwz r3, changed@sda21(r0)
/* 00000C60 00000CA0  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 00000C64 00000CA4  60 63 40 00 */	ori r3, r3, 0x4000
/* 00000C68 00000CA8  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 00000C6C 00000CAC  90 60 00 00 */	stw r3, changed@sda21(r0)
/* 00000C70 00000CB0  80 66 00 00 */	lwz r3, 0x0(r6)
/* 00000C74 00000CB4  54 63 84 3E */	srwi r3, r3, 16
/* 00000C78 00000CB8  B0 69 00 20 */	sth r3, 0x20(r9)
/* 00000C7C 00000CBC  80 60 00 00 */	lwz r3, changed@sda21(r0)
/* 00000C80 00000CC0  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 00000C84 00000CC4  7C 60 03 78 */	or r0, r3, r0
/* 00000C88 00000CC8  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 00000C8C 00000CCC  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000C90 00000CD0  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000C94 00000CD4  B0 09 00 2A */	sth r0, 0x2a(r9)
/* 00000C98 00000CD8  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000C9C 00000CDC  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 00000CA0 00000CE0  60 00 04 00 */	ori r0, r0, 0x400
/* 00000CA4 00000CE4  90 60 00 00 */	stw r3, lbl_804D744C@sda21(r0)
/* 00000CA8 00000CE8  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000CAC 00000CEC  80 07 00 00 */	lwz r0, 0x0(r7)
/* 00000CB0 00000CF0  54 00 84 3E */	srwi r0, r0, 16
/* 00000CB4 00000CF4  B0 09 00 28 */	sth r0, 0x28(r9)
/* 00000CB8 00000CF8  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000CBC 00000CFC  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 00000CC0 00000D00  60 00 08 00 */	ori r0, r0, 0x800
/* 00000CC4 00000D04  90 60 00 00 */	stw r3, lbl_804D744C@sda21(r0)
/* 00000CC8 00000D08  90 00 00 00 */	stw r0, changed@sda21(r0)
.L_00000CCC:
/* 00000CCC 00000D0C  83 E1 00 44 */	lwz r31, 0x44(r1)
/* 00000CD0 00000D10  38 21 00 48 */	addi r1, r1, 0x48
/* 00000CD4 00000D14  4E 80 00 20 */	blr
.endfn setFbbRegs

.fn setVerticalRegs, global
/* 00000CD8 00000D18  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 00000CDC 00000D1C  54 A0 06 3E */	clrlwi r0, r5, 24
/* 00000CE0 00000D20  3D 60 00 00 */	lis r11, regs@ha
/* 00000CE4 00000D24  93 E1 00 24 */	stw r31, 0x24(r1)
/* 00000CE8 00000D28  28 00 00 0A */	cmplwi r0, 0xa
/* 00000CEC 00000D2C  83 E1 00 30 */	lwz r31, 0x30(r1)
/* 00000CF0 00000D30  39 6B 00 00 */	addi r11, r11, regs@l
/* 00000CF4 00000D34  93 C1 00 20 */	stw r30, 0x20(r1)
/* 00000CF8 00000D38  93 A1 00 1C */	stw r29, 0x1c(r1)
/* 00000CFC 00000D3C  41 80 00 10 */	blt .L_00000D0C
/* 00000D00 00000D40  39 80 00 01 */	li r12, 0x1
/* 00000D04 00000D44  3B A0 00 02 */	li r29, 0x2
/* 00000D08 00000D48  48 00 00 0C */	b .L_00000D14
.L_00000D0C:
/* 00000D0C 00000D4C  39 80 00 02 */	li r12, 0x2
/* 00000D10 00000D50  3B A0 00 01 */	li r29, 0x1
.L_00000D14:
/* 00000D14 00000D54  54 7E 04 3E */	clrlwi r30, r3, 16
/* 00000D18 00000D58  7F C0 0E 70 */	srawi r0, r30, 1
/* 00000D1C 00000D5C  7C 00 01 94 */	addze r0, r0
/* 00000D20 00000D60  54 00 08 3C */	slwi r0, r0, 1
/* 00000D24 00000D64  7C 00 F0 11 */	subfc. r0, r0, r30
/* 00000D28 00000D68  40 82 00 3C */	bne .L_00000D64
/* 00000D2C 00000D6C  55 83 04 3E */	clrlwi r3, r12, 16
/* 00000D30 00000D70  54 C0 04 3E */	clrlwi r0, r6, 16
/* 00000D34 00000D74  7C 03 01 D6 */	mullw r0, r3, r0
/* 00000D38 00000D78  54 83 04 3E */	clrlwi r3, r4, 16
/* 00000D3C 00000D7C  7C 03 00 50 */	subf r0, r3, r0
/* 00000D40 00000D80  57 A3 04 3E */	clrlwi r3, r29, 16
/* 00000D44 00000D84  7F A3 F1 D6 */	mullw r29, r3, r30
/* 00000D48 00000D88  7C 1E 00 50 */	subf r0, r30, r0
/* 00000D4C 00000D8C  7F C3 01 D6 */	mullw r30, r3, r0
/* 00000D50 00000D90  7C 07 EA 14 */	add r0, r7, r29
/* 00000D54 00000D94  7C C9 F2 14 */	add r6, r9, r30
/* 00000D58 00000D98  7C 68 EA 14 */	add r3, r8, r29
/* 00000D5C 00000D9C  7C EA F2 14 */	add r7, r10, r30
/* 00000D60 00000DA0  48 00 00 38 */	b .L_00000D98
.L_00000D64:
/* 00000D64 00000DA4  55 83 04 3E */	clrlwi r3, r12, 16
/* 00000D68 00000DA8  54 C0 04 3E */	clrlwi r0, r6, 16
/* 00000D6C 00000DAC  7C 03 01 D6 */	mullw r0, r3, r0
/* 00000D70 00000DB0  54 83 04 3E */	clrlwi r3, r4, 16
/* 00000D74 00000DB4  7C 03 00 50 */	subf r0, r3, r0
/* 00000D78 00000DB8  57 A3 04 3E */	clrlwi r3, r29, 16
/* 00000D7C 00000DBC  7F A3 F1 D6 */	mullw r29, r3, r30
/* 00000D80 00000DC0  7C 1E 00 50 */	subf r0, r30, r0
/* 00000D84 00000DC4  7F C3 01 D6 */	mullw r30, r3, r0
/* 00000D88 00000DC8  7C 08 EA 14 */	add r0, r8, r29
/* 00000D8C 00000DCC  7C CA F2 14 */	add r6, r10, r30
/* 00000D90 00000DD0  7C 67 EA 14 */	add r3, r7, r29
/* 00000D94 00000DD4  7C E9 F2 14 */	add r7, r9, r30
.L_00000D98:
/* 00000D98 00000DD8  54 88 04 3E */	clrlwi r8, r4, 16
/* 00000D9C 00000DDC  55 84 04 3E */	clrlwi r4, r12, 16
/* 00000DA0 00000DE0  7C 88 23 D6 */	divw r4, r8, r4
/* 00000DA4 00000DE4  2C 1F 00 00 */	cmpwi r31, 0x0
/* 00000DA8 00000DE8  54 84 04 3E */	clrlwi r4, r4, 16
/* 00000DAC 00000DEC  41 82 00 20 */	beq .L_00000DCC
/* 00000DB0 00000DF0  54 84 08 3C */	slwi r4, r4, 1
/* 00000DB4 00000DF4  38 84 FF FE */	subi r4, r4, 0x2
/* 00000DB8 00000DF8  7C 00 22 14 */	add r0, r0, r4
/* 00000DBC 00000DFC  7C 63 22 14 */	add r3, r3, r4
/* 00000DC0 00000E00  38 80 00 00 */	li r4, 0x0
/* 00000DC4 00000E04  38 C6 00 02 */	addi r6, r6, 0x2
/* 00000DC8 00000E08  38 E7 00 02 */	addi r7, r7, 0x2
.L_00000DCC:
/* 00000DCC 00000E0C  54 A5 06 3E */	clrlwi r5, r5, 24
/* 00000DD0 00000E10  54 84 23 36 */	clrlslwi r4, r4, 16, 4
/* 00000DD4 00000E14  7C A4 23 78 */	or r4, r5, r4
/* 00000DD8 00000E18  B0 8B 00 00 */	sth r4, 0x0(r11)
/* 00000DDC 00000E1C  3C 80 80 00 */	lis r4, 0x8000
/* 00000DE0 00000E20  3D 20 01 00 */	lis r9, 0x100
/* 00000DE4 00000E24  80 A0 00 00 */	lwz r5, changed@sda21(r0)
/* 00000DE8 00000E28  3D 00 02 00 */	lis r8, 0x200
/* 00000DEC 00000E2C  81 40 00 00 */	lwz r10, lbl_804D744C@sda21(r0)
/* 00000DF0 00000E30  7C A4 23 78 */	or r4, r5, r4
/* 00000DF4 00000E34  3C A0 00 40 */	lis r5, 0x40
/* 00000DF8 00000E38  91 40 00 00 */	stw r10, lbl_804D744C@sda21(r0)
/* 00000DFC 00000E3C  90 80 00 00 */	stw r4, changed@sda21(r0)
/* 00000E00 00000E40  3C 80 00 80 */	lis r4, 0x80
/* 00000E04 00000E44  B0 0B 00 0E */	sth r0, 0xe(r11)
/* 00000E08 00000E48  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000E0C 00000E4C  81 40 00 00 */	lwz r10, lbl_804D744C@sda21(r0)
/* 00000E10 00000E50  7C 00 4B 78 */	or r0, r0, r9
/* 00000E14 00000E54  91 40 00 00 */	stw r10, lbl_804D744C@sda21(r0)
/* 00000E18 00000E58  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000E1C 00000E5C  B0 CB 00 0C */	sth r6, 0xc(r11)
/* 00000E20 00000E60  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000E24 00000E64  80 C0 00 00 */	lwz r6, lbl_804D744C@sda21(r0)
/* 00000E28 00000E68  7C 00 43 78 */	or r0, r0, r8
/* 00000E2C 00000E6C  90 C0 00 00 */	stw r6, lbl_804D744C@sda21(r0)
/* 00000E30 00000E70  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000E34 00000E74  B0 6B 00 12 */	sth r3, 0x12(r11)
/* 00000E38 00000E78  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000E3C 00000E7C  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 00000E40 00000E80  7C 00 2B 78 */	or r0, r0, r5
/* 00000E44 00000E84  90 60 00 00 */	stw r3, lbl_804D744C@sda21(r0)
/* 00000E48 00000E88  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000E4C 00000E8C  B0 EB 00 10 */	sth r7, 0x10(r11)
/* 00000E50 00000E90  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00000E54 00000E94  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 00000E58 00000E98  7C 00 23 78 */	or r0, r0, r4
/* 00000E5C 00000E9C  90 60 00 00 */	stw r3, lbl_804D744C@sda21(r0)
/* 00000E60 00000EA0  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00000E64 00000EA4  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 00000E68 00000EA8  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 00000E6C 00000EAC  83 A1 00 1C */	lwz r29, 0x1c(r1)
/* 00000E70 00000EB0  38 21 00 28 */	addi r1, r1, 0x28
/* 00000E74 00000EB4  4E 80 00 20 */	blr
.endfn setVerticalRegs

.fn VIConfigure, global
/* 00000E78 00000EB8  7C 08 02 A6 */	mflr r0
/* 00000E7C 00000EBC  3C A0 00 00 */	lis r5, timing@ha
/* 00000E80 00000EC0  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000E84 00000EC4  3C 80 00 00 */	lis r4, regs@ha
/* 00000E88 00000EC8  94 21 FF 88 */	stwu r1, -0x78(r1)
/* 00000E8C 00000ECC  BD C1 00 30 */	stmw r14, 0x30(r1)
/* 00000E90 00000ED0  3B E3 00 00 */	addi r31, r3, 0x0
/* 00000E94 00000ED4  39 E5 00 00 */	addi r15, r5, timing@l
/* 00000E98 00000ED8  3B A4 00 00 */	addi r29, r4, regs@l
/* 00000E9C 00000EDC  48 00 00 01 */	bl OSDisableInterrupts
/* 00000EA0 00000EE0  80 9F 00 00 */	lwz r4, 0x0(r31)
/* 00000EA4 00000EE4  3B 9D 01 14 */	addi r28, r29, 0x114
/* 00000EA8 00000EE8  80 1D 01 14 */	lwz r0, 0x114(r29)
/* 00000EAC 00000EEC  39 C3 00 00 */	addi r14, r3, 0x0
/* 00000EB0 00000EF0  54 84 07 BE */	clrlwi r4, r4, 30
/* 00000EB4 00000EF4  7C 00 20 40 */	cmplw r0, r4
/* 00000EB8 00000EF8  41 82 00 10 */	beq .L_00000EC8
/* 00000EBC 00000EFC  38 00 00 01 */	li r0, 0x1
/* 00000EC0 00000F00  90 00 00 00 */	stw r0, changeMode@sda21(r0)
/* 00000EC4 00000F04  90 9C 00 00 */	stw r4, 0x0(r28)
.L_00000EC8:
/* 00000EC8 00000F08  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 00000ECC 00000F0C  3C 60 80 00 */	lis r3, 0x8000
/* 00000ED0 00000F10  82 23 00 CC */	lwz r17, 0xcc(r3)
/* 00000ED4 00000F14  54 10 F0 BE */	srwi r16, r0, 2
/* 00000ED8 00000F18  28 10 00 04 */	cmplwi r16, 0x4
/* 00000EDC 00000F1C  40 82 00 6C */	bne .L_00000F48
/* 00000EE0 00000F20  80 00 00 00 */	lwz r0, message@sda21(r0)
/* 00000EE4 00000F24  28 00 00 00 */	cmplwi r0, 0x0
/* 00000EE8 00000F28  40 82 00 60 */	bne .L_00000F48
/* 00000EEC 00000F2C  38 00 00 01 */	li r0, 0x1
/* 00000EF0 00000F30  4C C6 31 82 */	crclr cr1eq
/* 00000EF4 00000F34  90 00 00 00 */	stw r0, message@sda21(r0)
/* 00000EF8 00000F38  38 6F 01 BC */	addi r3, r15, 0x1bc
/* 00000EFC 00000F3C  48 00 00 01 */	bl OSReport
/* 00000F00 00000F40  38 6F 01 E8 */	addi r3, r15, 0x1e8
/* 00000F04 00000F44  4C C6 31 82 */	crclr cr1eq
/* 00000F08 00000F48  48 00 00 01 */	bl OSReport
/* 00000F0C 00000F4C  38 6F 02 14 */	addi r3, r15, 0x214
/* 00000F10 00000F50  4C C6 31 82 */	crclr cr1eq
/* 00000F14 00000F54  48 00 00 01 */	bl OSReport
/* 00000F18 00000F58  38 6F 02 40 */	addi r3, r15, 0x240
/* 00000F1C 00000F5C  4C C6 31 82 */	crclr cr1eq
/* 00000F20 00000F60  48 00 00 01 */	bl OSReport
/* 00000F24 00000F64  38 6F 02 6C */	addi r3, r15, 0x26c
/* 00000F28 00000F68  4C C6 31 82 */	crclr cr1eq
/* 00000F2C 00000F6C  48 00 00 01 */	bl OSReport
/* 00000F30 00000F70  38 6F 02 98 */	addi r3, r15, 0x298
/* 00000F34 00000F74  4C C6 31 82 */	crclr cr1eq
/* 00000F38 00000F78  48 00 00 01 */	bl OSReport
/* 00000F3C 00000F7C  38 6F 01 BC */	addi r3, r15, 0x1bc
/* 00000F40 00000F80  4C C6 31 82 */	crclr cr1eq
/* 00000F44 00000F84  48 00 00 01 */	bl OSReport
.L_00000F48:
/* 00000F48 00000F88  28 10 00 00 */	cmplwi r16, 0x0
/* 00000F4C 00000F8C  41 82 00 0C */	beq .L_00000F58
/* 00000F50 00000F90  28 10 00 02 */	cmplwi r16, 0x2
/* 00000F54 00000F94  40 82 00 0C */	bne .L_00000F60
.L_00000F58:
/* 00000F58 00000F98  92 3D 01 18 */	stw r17, 0x118(r29)
/* 00000F5C 00000F9C  48 00 00 08 */	b .L_00000F64
.L_00000F60:
/* 00000F60 00000FA0  92 1D 01 18 */	stw r16, 0x118(r29)
.L_00000F64:
/* 00000F64 00000FA4  A0 1F 00 0A */	lhz r0, 0xa(r31)
/* 00000F68 00000FA8  B0 1D 00 F0 */	sth r0, 0xf0(r29)
/* 00000F6C 00000FAC  80 1C 00 00 */	lwz r0, 0x0(r28)
/* 00000F70 00000FB0  28 00 00 01 */	cmplwi r0, 0x1
/* 00000F74 00000FB4  40 82 00 10 */	bne .L_00000F84
/* 00000F78 00000FB8  A0 1F 00 0C */	lhz r0, 0xc(r31)
/* 00000F7C 00000FBC  54 00 0C 3C */	clrlslwi r0, r0, 17, 1
/* 00000F80 00000FC0  48 00 00 08 */	b .L_00000F88
.L_00000F84:
/* 00000F84 00000FC4  A0 1F 00 0C */	lhz r0, 0xc(r31)
.L_00000F88:
/* 00000F88 00000FC8  B0 1D 00 F2 */	sth r0, 0xf2(r29)
/* 00000F8C 00000FCC  3A FD 00 F2 */	addi r23, r29, 0xf2
/* 00000F90 00000FD0  3B 1D 00 F4 */	addi r24, r29, 0xf4
/* 00000F94 00000FD4  A0 1F 00 0E */	lhz r0, 0xe(r31)
/* 00000F98 00000FD8  3B 7D 01 02 */	addi r27, r29, 0x102
/* 00000F9C 00000FDC  3B 3D 01 10 */	addi r25, r29, 0x110
/* 00000FA0 00000FE0  B0 1D 00 F4 */	sth r0, 0xf4(r29)
/* 00000FA4 00000FE4  38 00 00 00 */	li r0, 0x0
/* 00000FA8 00000FE8  3A 1D 01 0A */	addi r16, r29, 0x10a
/* 00000FAC 00000FEC  A0 7F 00 04 */	lhz r3, 0x4(r31)
/* 00000FB0 00000FF0  3B 5D 01 0C */	addi r26, r29, 0x10c
/* 00000FB4 00000FF4  39 FD 01 06 */	addi r15, r29, 0x106
/* 00000FB8 00000FF8  B0 7D 01 02 */	sth r3, 0x102(r29)
/* 00000FBC 00000FFC  3A 3D 01 08 */	addi r17, r29, 0x108
/* 00000FC0 00001000  A0 7F 00 08 */	lhz r3, 0x8(r31)
/* 00000FC4 00001004  B0 7D 01 04 */	sth r3, 0x104(r29)
/* 00000FC8 00001008  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 00000FCC 0000100C  90 7D 01 10 */	stw r3, 0x110(r29)
/* 00000FD0 00001010  A0 7D 01 02 */	lhz r3, 0x102(r29)
/* 00000FD4 00001014  B0 7D 01 0A */	sth r3, 0x10a(r29)
/* 00000FD8 00001018  A0 7D 01 04 */	lhz r3, 0x104(r29)
/* 00000FDC 0000101C  B0 7D 01 0C */	sth r3, 0x10c(r29)
/* 00000FE0 00001020  B0 1D 01 06 */	sth r0, 0x106(r29)
/* 00000FE4 00001024  B0 1D 01 08 */	sth r0, 0x108(r29)
/* 00000FE8 00001028  80 1C 00 00 */	lwz r0, 0x0(r28)
/* 00000FEC 0000102C  28 00 00 02 */	cmplwi r0, 0x2
/* 00000FF0 00001030  40 82 00 0C */	bne .L_00000FFC
/* 00000FF4 00001034  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 00000FF8 00001038  48 00 00 30 */	b .L_00001028
.L_00000FFC:
/* 00000FFC 0000103C  28 00 00 03 */	cmplwi r0, 0x3
/* 00001000 00001040  40 82 00 0C */	bne .L_0000100C
/* 00001004 00001044  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 00001008 00001048  48 00 00 20 */	b .L_00001028
.L_0000100C:
/* 0000100C 0000104C  80 19 00 00 */	lwz r0, 0x0(r25)
/* 00001010 00001050  2C 00 00 00 */	cmpwi r0, 0x0
/* 00001014 00001054  40 82 00 10 */	bne .L_00001024
/* 00001018 00001058  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 0000101C 0000105C  54 00 0C 3C */	clrlslwi r0, r0, 17, 1
/* 00001020 00001060  48 00 00 08 */	b .L_00001028
.L_00001024:
/* 00001024 00001064  A0 1A 00 00 */	lhz r0, 0x0(r26)
.L_00001028:
/* 00001028 00001068  3A DD 00 F6 */	addi r22, r29, 0xf6
/* 0000102C 0000106C  B0 1D 00 F6 */	sth r0, 0xf6(r29)
/* 00001030 00001070  80 1C 00 00 */	lwz r0, 0x0(r28)
/* 00001034 00001074  28 00 00 03 */	cmplwi r0, 0x3
/* 00001038 00001078  40 82 00 0C */	bne .L_00001044
/* 0000103C 0000107C  38 00 00 01 */	li r0, 0x1
/* 00001040 00001080  48 00 00 08 */	b .L_00001048
.L_00001044:
/* 00001044 00001084  38 00 00 00 */	li r0, 0x0
.L_00001048:
/* 00001048 00001088  3A 5D 01 34 */	addi r18, r29, 0x134
/* 0000104C 0000108C  90 1D 01 34 */	stw r0, 0x134(r29)
/* 00001050 00001090  3A BD 01 18 */	addi r21, r29, 0x118
/* 00001054 00001094  80 7D 01 18 */	lwz r3, 0x118(r29)
/* 00001058 00001098  80 1C 00 00 */	lwz r0, 0x0(r28)
/* 0000105C 0000109C  54 63 10 3A */	slwi r3, r3, 2
/* 00001060 000010A0  7C 63 02 14 */	add r3, r3, r0
/* 00001064 000010A4  48 00 00 01 */	bl getTiming
/* 00001068 000010A8  7C 7E 1B 78 */	mr r30, r3
/* 0000106C 000010AC  93 DD 01 44 */	stw r30, 0x144(r29)
/* 00001070 000010B0  A0 18 00 00 */	lhz r0, 0x0(r24)
/* 00001074 000010B4  A8 9D 00 F0 */	lha r4, 0xf0(r29)
/* 00001078 000010B8  A8 60 00 00 */	lha r3, displayOffsetH@sda21(r0)
/* 0000107C 000010BC  20 A0 02 D0 */	subfic r5, r0, 0x2d0
/* 00001080 000010C0  A0 1E 00 02 */	lhz r0, 0x2(r30)
/* 00001084 000010C4  7C 64 1A 14 */	add r3, r4, r3
/* 00001088 000010C8  7C 03 28 00 */	cmpw r3, r5
/* 0000108C 000010CC  40 81 00 08 */	ble .L_00001094
/* 00001090 000010D0  48 00 00 14 */	b .L_000010A4
.L_00001094:
/* 00001094 000010D4  2C 03 00 00 */	cmpwi r3, 0x0
/* 00001098 000010D8  40 80 00 08 */	bge .L_000010A0
/* 0000109C 000010DC  38 60 00 00 */	li r3, 0x0
.L_000010A0:
/* 000010A0 000010E0  7C 65 1B 78 */	mr r5, r3
.L_000010A4:
/* 000010A4 000010E4  B0 BD 00 F8 */	sth r5, 0xf8(r29)
/* 000010A8 000010E8  38 7D 00 F8 */	addi r3, r29, 0xf8
/* 000010AC 000010EC  80 99 00 00 */	lwz r4, 0x0(r25)
/* 000010B0 000010F0  2C 04 00 00 */	cmpwi r4, 0x0
/* 000010B4 000010F4  40 82 00 0C */	bne .L_000010C0
/* 000010B8 000010F8  38 80 00 02 */	li r4, 0x2
/* 000010BC 000010FC  48 00 00 08 */	b .L_000010C4
.L_000010C0:
/* 000010C0 00001100  38 80 00 01 */	li r4, 0x1
.L_000010C4:
/* 000010C4 00001104  A0 B7 00 00 */	lhz r5, 0x0(r23)
/* 000010C8 00001108  A8 C0 00 00 */	lha r6, displayOffsetV@sda21(r0)
/* 000010CC 0000110C  7C A7 07 34 */	extsh r7, r5
/* 000010D0 00001110  54 A5 07 FE */	clrlwi r5, r5, 31
/* 000010D4 00001114  7C E7 32 14 */	add r7, r7, r6
/* 000010D8 00001118  7C 07 28 00 */	cmpw r7, r5
/* 000010DC 0000111C  40 81 00 08 */	ble .L_000010E4
/* 000010E0 00001120  48 00 00 08 */	b .L_000010E8
.L_000010E4:
/* 000010E4 00001124  7C A7 2B 78 */	mr r7, r5
.L_000010E8:
/* 000010E8 00001128  B0 FD 00 FA */	sth r7, 0xfa(r29)
/* 000010EC 0000112C  7C 00 07 34 */	extsh r0, r0
/* 000010F0 00001130  54 00 08 3C */	slwi r0, r0, 1
/* 000010F4 00001134  A1 16 00 00 */	lhz r8, 0x0(r22)
/* 000010F8 00001138  7C 05 00 50 */	subf r0, r5, r0
/* 000010FC 0000113C  A8 F7 00 00 */	lha r7, 0x0(r23)
/* 00001100 00001140  3A 7D 00 FA */	addi r19, r29, 0xfa
/* 00001104 00001144  7D 09 07 34 */	extsh r9, r8
/* 00001108 00001148  7D 49 32 14 */	add r10, r9, r6
/* 0000110C 0000114C  7D 47 52 14 */	add r10, r7, r10
/* 00001110 00001150  7D 20 50 51 */	subf. r9, r0, r10
/* 00001114 00001154  40 81 00 0C */	ble .L_00001120
/* 00001118 00001158  7D 20 50 50 */	subf r9, r0, r10
/* 0000111C 0000115C  48 00 00 08 */	b .L_00001124
.L_00001120:
/* 00001120 00001160  39 20 00 00 */	li r9, 0x0
.L_00001124:
/* 00001124 00001164  7D 47 32 14 */	add r10, r7, r6
/* 00001128 00001168  7C E5 50 51 */	subf. r7, r5, r10
/* 0000112C 0000116C  40 80 00 0C */	bge .L_00001138
/* 00001130 00001170  7C E5 50 50 */	subf r7, r5, r10
/* 00001134 00001174  48 00 00 08 */	b .L_0000113C
.L_00001138:
/* 00001138 00001178  38 E0 00 00 */	li r7, 0x0
.L_0000113C:
/* 0000113C 0000117C  7C E8 3A 14 */	add r7, r8, r7
/* 00001140 00001180  7C E9 38 50 */	subf r7, r9, r7
/* 00001144 00001184  3A 9D 00 FC */	addi r20, r29, 0xfc
/* 00001148 00001188  B0 FD 00 FC */	sth r7, 0xfc(r29)
/* 0000114C 0000118C  A8 F7 00 00 */	lha r7, 0x0(r23)
/* 00001150 00001190  7D 07 32 14 */	add r8, r7, r6
/* 00001154 00001194  7C E5 40 51 */	subf. r7, r5, r8
/* 00001158 00001198  40 80 00 0C */	bge .L_00001164
/* 0000115C 0000119C  7C E5 40 50 */	subf r7, r5, r8
/* 00001160 000011A0  48 00 00 08 */	b .L_00001168
.L_00001164:
/* 00001164 000011A4  38 E0 00 00 */	li r7, 0x0
.L_00001168:
/* 00001168 000011A8  7D 07 23 D6 */	divw r8, r7, r4
/* 0000116C 000011AC  A0 F1 00 00 */	lhz r7, 0x0(r17)
/* 00001170 000011B0  7C E8 38 50 */	subf r7, r8, r7
/* 00001174 000011B4  B0 FD 00 FE */	sth r7, 0xfe(r29)
/* 00001178 000011B8  A8 F6 00 00 */	lha r7, 0x0(r22)
/* 0000117C 000011BC  A9 37 00 00 */	lha r9, 0x0(r23)
/* 00001180 000011C0  7D 07 32 14 */	add r8, r7, r6
/* 00001184 000011C4  7D 09 42 14 */	add r8, r9, r8
/* 00001188 000011C8  7C E0 40 51 */	subf. r7, r0, r8
/* 0000118C 000011CC  40 81 00 0C */	ble .L_00001198
/* 00001190 000011D0  7C E0 40 50 */	subf r7, r0, r8
/* 00001194 000011D4  48 00 00 08 */	b .L_0000119C
.L_00001198:
/* 00001198 000011D8  38 E0 00 00 */	li r7, 0x0
.L_0000119C:
/* 0000119C 000011DC  7C C9 32 14 */	add r6, r9, r6
/* 000011A0 000011E0  7C 05 30 51 */	subf. r0, r5, r6
/* 000011A4 000011E4  40 80 00 0C */	bge .L_000011B0
/* 000011A8 000011E8  7C 05 30 50 */	subf r0, r5, r6
/* 000011AC 000011EC  48 00 00 08 */	b .L_000011B4
.L_000011B0:
/* 000011B0 000011F0  38 00 00 00 */	li r0, 0x0
.L_000011B4:
/* 000011B4 000011F4  7C 00 23 D6 */	divw r0, r0, r4
/* 000011B8 000011F8  A0 BA 00 00 */	lhz r5, 0x0(r26)
/* 000011BC 000011FC  7C 87 23 D6 */	divw r4, r7, r4
/* 000011C0 00001200  7C 05 02 14 */	add r0, r5, r0
/* 000011C4 00001204  7C 04 00 50 */	subf r0, r4, r0
/* 000011C8 00001208  B0 1D 01 00 */	sth r0, 0x100(r29)
/* 000011CC 0000120C  80 00 00 00 */	lwz r0, encoderType@sda21(r0)
/* 000011D0 00001210  28 00 00 00 */	cmplwi r0, 0x0
/* 000011D4 00001214  40 82 00 0C */	bne .L_000011E0
/* 000011D8 00001218  38 00 00 03 */	li r0, 0x3
/* 000011DC 0000121C  90 15 00 00 */	stw r0, 0x0(r21)
.L_000011E0:
/* 000011E0 00001220  A0 BE 00 18 */	lhz r5, 0x18(r30)
/* 000011E4 00001224  7C A4 0E 70 */	srawi r4, r5, 1
/* 000011E8 00001228  7C 84 01 94 */	addze r4, r4
/* 000011EC 0000122C  7C A0 0E 70 */	srawi r0, r5, 1
/* 000011F0 00001230  7C 00 01 94 */	addze r0, r0
/* 000011F4 00001234  54 00 08 3C */	slwi r0, r0, 1
/* 000011F8 00001238  7C 00 28 10 */	subfc r0, r0, r5
/* 000011FC 0000123C  54 00 04 3F */	clrlwi. r0, r0, 16
/* 00001200 00001240  54 84 04 3E */	clrlwi r4, r4, 16
/* 00001204 00001244  41 82 00 0C */	beq .L_00001210
/* 00001208 00001248  A0 BE 00 1A */	lhz r5, 0x1a(r30)
/* 0000120C 0000124C  48 00 00 08 */	b .L_00001214
.L_00001210:
/* 00001210 00001250  38 A0 00 00 */	li r5, 0x0
.L_00001214:
/* 00001214 00001254  38 05 00 01 */	addi r0, r5, 0x1
/* 00001218 00001258  B0 1D 00 32 */	sth r0, 0x32(r29)
/* 0000121C 0000125C  38 04 00 01 */	addi r0, r4, 0x1
/* 00001220 00001260  60 00 10 00 */	ori r0, r0, 0x1000
/* 00001224 00001264  80 A0 00 00 */	lwz r5, changed@sda21(r0)
/* 00001228 00001268  38 9D 00 02 */	addi r4, r29, 0x2
/* 0000122C 0000126C  80 C0 00 00 */	lwz r6, lbl_804D744C@sda21(r0)
/* 00001230 00001270  60 A5 00 40 */	ori r5, r5, 0x40
/* 00001234 00001274  90 C0 00 00 */	stw r6, lbl_804D744C@sda21(r0)
/* 00001238 00001278  90 A0 00 00 */	stw r5, changed@sda21(r0)
/* 0000123C 0000127C  B0 1D 00 30 */	sth r0, 0x30(r29)
/* 00001240 00001280  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00001244 00001284  80 A0 00 00 */	lwz r5, lbl_804D744C@sda21(r0)
/* 00001248 00001288  60 00 00 80 */	ori r0, r0, 0x80
/* 0000124C 0000128C  90 A0 00 00 */	stw r5, lbl_804D744C@sda21(r0)
/* 00001250 00001290  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00001254 00001294  80 1C 00 00 */	lwz r0, 0x0(r28)
/* 00001258 00001298  A0 BD 00 02 */	lhz r5, 0x2(r29)
/* 0000125C 0000129C  28 00 00 02 */	cmplwi r0, 0x2
/* 00001260 000012A0  41 82 00 0C */	beq .L_0000126C
/* 00001264 000012A4  28 00 00 03 */	cmplwi r0, 0x3
/* 00001268 000012A8  40 82 00 10 */	bne .L_00001278
.L_0000126C:
/* 0000126C 000012AC  54 A0 07 B8 */	rlwinm r0, r5, 0, 30, 28
/* 00001270 000012B0  60 05 00 04 */	ori r5, r0, 0x4
/* 00001274 000012B4  48 00 00 0C */	b .L_00001280
.L_00001278:
/* 00001278 000012B8  54 A5 07 B8 */	rlwinm r5, r5, 0, 30, 28
/* 0000127C 000012BC  50 05 17 7A */	rlwimi r5, r0, 2, 29, 29
.L_00001280:
/* 00001280 000012C0  80 D5 00 00 */	lwz r6, 0x0(r21)
/* 00001284 000012C4  54 A5 07 76 */	rlwinm r5, r5, 0, 29, 27
/* 00001288 000012C8  80 F2 00 00 */	lwz r7, 0x0(r18)
/* 0000128C 000012CC  28 06 00 04 */	cmplwi r6, 0x4
/* 00001290 000012D0  54 E0 18 38 */	slwi r0, r7, 3
/* 00001294 000012D4  7C A0 03 78 */	or r0, r5, r0
/* 00001298 000012D8  41 82 00 0C */	beq .L_000012A4
/* 0000129C 000012DC  28 06 00 05 */	cmplwi r6, 0x5
/* 000012A0 000012E0  40 82 00 0C */	bne .L_000012AC
.L_000012A4:
/* 000012A4 000012E4  54 00 06 2A */	rlwinm r0, r0, 0, 24, 21
/* 000012A8 000012E8  48 00 00 10 */	b .L_000012B8
.L_000012AC:
/* 000012AC 000012EC  54 05 06 2A */	rlwinm r5, r0, 0, 24, 21
/* 000012B0 000012F0  54 C0 40 2E */	slwi r0, r6, 8
/* 000012B4 000012F4  7C A0 03 78 */	or r0, r5, r0
.L_000012B8:
/* 000012B8 000012F8  B0 04 00 00 */	sth r0, 0x0(r4)
/* 000012BC 000012FC  3C 00 40 00 */	lis r0, 0x4000
/* 000012C0 00001300  38 DD 00 6C */	addi r6, r29, 0x6c
/* 000012C4 00001304  80 80 00 00 */	lwz r4, changed@sda21(r0)
/* 000012C8 00001308  80 A0 00 00 */	lwz r5, lbl_804D744C@sda21(r0)
/* 000012CC 0000130C  7C 80 03 78 */	or r0, r4, r0
/* 000012D0 00001310  90 A0 00 00 */	stw r5, lbl_804D744C@sda21(r0)
/* 000012D4 00001314  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 000012D8 00001318  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 000012DC 0000131C  A0 9D 00 6C */	lhz r4, 0x6c(r29)
/* 000012E0 00001320  2C 00 00 02 */	cmpwi r0, 0x2
/* 000012E4 00001324  41 82 00 0C */	beq .L_000012F0
/* 000012E8 00001328  2C 00 00 03 */	cmpwi r0, 0x3
/* 000012EC 0000132C  40 82 00 10 */	bne .L_000012FC
.L_000012F0:
/* 000012F0 00001330  54 80 00 3C */	clrrwi r0, r4, 1
/* 000012F4 00001334  60 00 00 01 */	ori r0, r0, 0x1
/* 000012F8 00001338  48 00 00 08 */	b .L_00001300
.L_000012FC:
/* 000012FC 0000133C  54 80 00 3C */	clrrwi r0, r4, 1
.L_00001300:
/* 00001300 00001340  B0 06 00 00 */	sth r0, 0x0(r6)
/* 00001304 00001344  2C 07 00 00 */	cmpwi r7, 0x0
/* 00001308 00001348  80 80 00 00 */	lwz r4, changed@sda21(r0)
/* 0000130C 0000134C  80 00 00 00 */	lwz r0, lbl_804D744C@sda21(r0)
/* 00001310 00001350  60 00 02 00 */	ori r0, r0, 0x200
/* 00001314 00001354  90 00 00 00 */	stw r0, lbl_804D744C@sda21(r0)
/* 00001318 00001358  90 80 00 00 */	stw r4, changed@sda21(r0)
/* 0000131C 0000135C  A0 98 00 00 */	lhz r4, 0x0(r24)
/* 00001320 00001360  A0 B0 00 00 */	lhz r5, 0x0(r16)
/* 00001324 00001364  41 82 00 0C */	beq .L_00001330
/* 00001328 00001368  54 A0 08 3C */	slwi r0, r5, 1
/* 0000132C 0000136C  48 00 00 08 */	b .L_00001334
.L_00001330:
/* 00001330 00001370  7C A0 2B 78 */	mr r0, r5
.L_00001334:
/* 00001334 00001374  54 08 04 3E */	clrlwi r8, r0, 16
/* 00001338 00001378  7C 08 20 40 */	cmplw r8, r4
/* 0000133C 0000137C  40 80 00 50 */	bge .L_0000138C
/* 00001340 00001380  55 06 40 2E */	slwi r6, r8, 8
/* 00001344 00001384  38 06 FF FF */	subi r0, r6, 0x1
/* 00001348 00001388  7C 04 02 14 */	add r0, r4, r0
/* 0000134C 0000138C  7C 00 23 96 */	divwu r0, r0, r4
/* 00001350 00001390  60 00 10 00 */	ori r0, r0, 0x1000
/* 00001354 00001394  B0 1D 00 4A */	sth r0, 0x4a(r29)
/* 00001358 00001398  3C 00 04 00 */	lis r0, 0x400
/* 0000135C 0000139C  80 C0 00 00 */	lwz r6, changed@sda21(r0)
/* 00001360 000013A0  80 E0 00 00 */	lwz r7, lbl_804D744C@sda21(r0)
/* 00001364 000013A4  7C E0 03 78 */	or r0, r7, r0
/* 00001368 000013A8  90 00 00 00 */	stw r0, lbl_804D744C@sda21(r0)
/* 0000136C 000013AC  90 C0 00 00 */	stw r6, changed@sda21(r0)
/* 00001370 000013B0  B1 1D 00 70 */	sth r8, 0x70(r29)
/* 00001374 000013B4  80 C0 00 00 */	lwz r6, changed@sda21(r0)
/* 00001378 000013B8  80 00 00 00 */	lwz r0, lbl_804D744C@sda21(r0)
/* 0000137C 000013BC  60 00 00 80 */	ori r0, r0, 0x80
/* 00001380 000013C0  90 00 00 00 */	stw r0, lbl_804D744C@sda21(r0)
/* 00001384 000013C4  90 C0 00 00 */	stw r6, changed@sda21(r0)
/* 00001388 000013C8  48 00 00 24 */	b .L_000013AC
.L_0000138C:
/* 0000138C 000013CC  38 00 01 00 */	li r0, 0x100
/* 00001390 000013D0  B0 1D 00 4A */	sth r0, 0x4a(r29)
/* 00001394 000013D4  3C 00 04 00 */	lis r0, 0x400
/* 00001398 000013D8  80 C0 00 00 */	lwz r6, changed@sda21(r0)
/* 0000139C 000013DC  80 E0 00 00 */	lwz r7, lbl_804D744C@sda21(r0)
/* 000013A0 000013E0  7C E0 03 78 */	or r0, r7, r0
/* 000013A4 000013E4  90 00 00 00 */	stw r0, lbl_804D744C@sda21(r0)
/* 000013A8 000013E8  90 C0 00 00 */	stw r6, changed@sda21(r0)
.L_000013AC:
/* 000013AC 000013EC  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 000013B0 000013F0  21 84 02 D0 */	subfic r12, r4, 0x2d0
/* 000013B4 000013F4  A0 DE 00 1A */	lhz r6, 0x1a(r30)
/* 000013B8 000013F8  3C 60 10 00 */	lis r3, 0x1000
/* 000013BC 000013FC  3D 00 20 00 */	lis r8, 0x2000
/* 000013C0 00001400  B0 DD 00 06 */	sth r6, 0x6(r29)
/* 000013C4 00001404  3D 20 04 00 */	lis r9, 0x400
/* 000013C8 00001408  3C E0 08 00 */	lis r7, 0x800
/* 000013CC 0000140C  81 40 00 00 */	lwz r10, changed@sda21(r0)
/* 000013D0 00001410  3C C0 00 10 */	lis r6, 0x10
/* 000013D4 00001414  3C 80 00 20 */	lis r4, 0x20
/* 000013D8 00001418  81 60 00 00 */	lwz r11, lbl_804D744C@sda21(r0)
/* 000013DC 0000141C  7D 4A 1B 78 */	or r10, r10, r3
/* 000013E0 00001420  3C 60 00 04 */	lis r3, 0x4
/* 000013E4 00001424  91 60 00 00 */	stw r11, lbl_804D744C@sda21(r0)
/* 000013E8 00001428  91 40 00 00 */	stw r10, changed@sda21(r0)
/* 000013EC 0000142C  89 5E 00 1D */	lbz r10, 0x1d(r30)
/* 000013F0 00001430  89 7E 00 1E */	lbz r11, 0x1e(r30)
/* 000013F4 00001434  51 4B 44 2E */	rlwimi r11, r10, 8, 16, 23
/* 000013F8 00001438  B1 7D 00 04 */	sth r11, 0x4(r29)
/* 000013FC 0000143C  81 40 00 00 */	lwz r10, changed@sda21(r0)
/* 00001400 00001440  81 60 00 00 */	lwz r11, lbl_804D744C@sda21(r0)
/* 00001404 00001444  7D 48 43 78 */	or r8, r10, r8
/* 00001408 00001448  91 60 00 00 */	stw r11, lbl_804D744C@sda21(r0)
/* 0000140C 0000144C  91 00 00 00 */	stw r8, changed@sda21(r0)
/* 00001410 00001450  89 1E 00 1F */	lbz r8, 0x1f(r30)
/* 00001414 00001454  89 5E 00 1C */	lbz r10, 0x1c(r30)
/* 00001418 00001458  7E 08 02 14 */	add r16, r8, r0
/* 0000141C 0000145C  A1 7E 00 20 */	lhz r11, 0x20(r30)
/* 00001420 00001460  3A 10 FF D8 */	subi r16, r16, 0x28
/* 00001424 00001464  56 08 3C 30 */	clrlslwi r8, r16, 23, 7
/* 00001428 00001468  7D 48 43 78 */	or r8, r10, r8
/* 0000142C 0000146C  B1 1D 00 0A */	sth r8, 0xa(r29)
/* 00001430 00001470  7D 0B 02 14 */	add r8, r11, r0
/* 00001434 00001474  38 08 00 28 */	addi r0, r8, 0x28
/* 00001438 00001478  81 40 00 00 */	lwz r10, changed@sda21(r0)
/* 0000143C 0000147C  7C 0C 00 50 */	subf r0, r12, r0
/* 00001440 00001480  56 08 BA 7E */	srwi r8, r16, 9
/* 00001444 00001484  81 60 00 00 */	lwz r11, lbl_804D744C@sda21(r0)
/* 00001448 00001488  54 00 08 3C */	slwi r0, r0, 1
/* 0000144C 0000148C  7D 49 4B 78 */	or r9, r10, r9
/* 00001450 00001490  91 60 00 00 */	stw r11, lbl_804D744C@sda21(r0)
/* 00001454 00001494  7D 00 03 78 */	or r0, r8, r0
/* 00001458 00001498  91 20 00 00 */	stw r9, changed@sda21(r0)
/* 0000145C 0000149C  B0 1D 00 08 */	sth r0, 0x8(r29)
/* 00001460 000014A0  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00001464 000014A4  81 00 00 00 */	lwz r8, lbl_804D744C@sda21(r0)
/* 00001468 000014A8  7C 00 3B 78 */	or r0, r0, r7
/* 0000146C 000014AC  91 00 00 00 */	stw r8, lbl_804D744C@sda21(r0)
/* 00001470 000014B0  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 00001474 000014B4  A0 1E 00 10 */	lhz r0, 0x10(r30)
/* 00001478 000014B8  88 FE 00 0C */	lbz r7, 0xc(r30)
/* 0000147C 000014BC  54 00 28 34 */	slwi r0, r0, 5
/* 00001480 000014C0  7C E0 03 78 */	or r0, r7, r0
/* 00001484 000014C4  B0 1D 00 16 */	sth r0, 0x16(r29)
/* 00001488 000014C8  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 0000148C 000014CC  80 E0 00 00 */	lwz r7, lbl_804D744C@sda21(r0)
/* 00001490 000014D0  7C 00 33 78 */	or r0, r0, r6
/* 00001494 000014D4  90 E0 00 00 */	stw r7, lbl_804D744C@sda21(r0)
/* 00001498 000014D8  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 0000149C 000014DC  A0 1E 00 14 */	lhz r0, 0x14(r30)
/* 000014A0 000014E0  88 DE 00 0E */	lbz r6, 0xe(r30)
/* 000014A4 000014E4  54 00 28 34 */	slwi r0, r0, 5
/* 000014A8 000014E8  7C C0 03 78 */	or r0, r6, r0
/* 000014AC 000014EC  B0 1D 00 14 */	sth r0, 0x14(r29)
/* 000014B0 000014F0  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 000014B4 000014F4  80 C0 00 00 */	lwz r6, lbl_804D744C@sda21(r0)
/* 000014B8 000014F8  7C 00 23 78 */	or r0, r0, r4
/* 000014BC 000014FC  90 C0 00 00 */	stw r6, lbl_804D744C@sda21(r0)
/* 000014C0 00001500  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 000014C4 00001504  A0 1E 00 12 */	lhz r0, 0x12(r30)
/* 000014C8 00001508  88 9E 00 0D */	lbz r4, 0xd(r30)
/* 000014CC 0000150C  54 00 28 34 */	slwi r0, r0, 5
/* 000014D0 00001510  7C 80 03 78 */	or r0, r4, r0
/* 000014D4 00001514  B0 1D 00 1A */	sth r0, 0x1a(r29)
/* 000014D8 00001518  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 000014DC 0000151C  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 000014E0 00001520  7C 00 1B 78 */	or r0, r0, r3
/* 000014E4 00001524  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 000014E8 00001528  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 000014EC 0000152C  A0 1E 00 16 */	lhz r0, 0x16(r30)
/* 000014F0 00001530  88 7E 00 0F */	lbz r3, 0xf(r30)
/* 000014F4 00001534  54 00 28 34 */	slwi r0, r0, 5
/* 000014F8 00001538  7C 60 03 78 */	or r0, r3, r0
/* 000014FC 0000153C  B0 1D 00 18 */	sth r0, 0x18(r29)
/* 00001500 00001540  80 60 00 00 */	lwz r3, changed@sda21(r0)
/* 00001504 00001544  3C 00 00 08 */	lis r0, 0x8
/* 00001508 00001548  38 DD 01 1C */	addi r6, r29, 0x11c
/* 0000150C 0000154C  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 00001510 00001550  7C 60 03 78 */	or r0, r3, r0
/* 00001514 00001554  90 80 00 00 */	stw r4, lbl_804D744C@sda21(r0)
/* 00001518 00001558  90 00 00 00 */	stw r0, changed@sda21(r0)
/* 0000151C 0000155C  A0 7B 00 00 */	lhz r3, 0x0(r27)
/* 00001520 00001560  80 99 00 00 */	lwz r4, 0x0(r25)
/* 00001524 00001564  38 03 00 0F */	addi r0, r3, 0xf
/* 00001528 00001568  A0 6F 00 00 */	lhz r3, 0x0(r15)
/* 0000152C 0000156C  7C 00 26 70 */	srawi r0, r0, 4
/* 00001530 00001570  7C 00 01 94 */	addze r0, r0
/* 00001534 00001574  2C 04 00 00 */	cmpwi r4, 0x0
/* 00001538 00001578  98 1D 01 1C */	stb r0, 0x11c(r29)
/* 0000153C 0000157C  40 82 00 0C */	bne .L_00001548
/* 00001540 00001580  88 86 00 00 */	lbz r4, 0x0(r6)
/* 00001544 00001584  48 00 00 0C */	b .L_00001550
.L_00001548:
/* 00001548 00001588  88 06 00 00 */	lbz r0, 0x0(r6)
/* 0000154C 0000158C  54 04 0E 3C */	clrlslwi r4, r0, 25, 1
.L_00001550:
/* 00001550 00001590  7C 60 26 70 */	srawi r0, r3, 4
/* 00001554 00001594  98 9D 01 1D */	stb r4, 0x11d(r29)
/* 00001558 00001598  7C 00 01 94 */	addze r0, r0
/* 0000155C 0000159C  54 00 20 36 */	slwi r0, r0, 4
/* 00001560 000015A0  7C 00 18 10 */	subfc r0, r0, r3
/* 00001564 000015A4  98 1D 01 2C */	stb r0, 0x12c(r29)
/* 00001568 000015A8  38 05 00 0F */	addi r0, r5, 0xf
/* 0000156C 000015AC  3C 60 08 00 */	lis r3, 0x800
/* 00001570 000015B0  88 9D 01 2C */	lbz r4, 0x12c(r29)
/* 00001574 000015B4  7C 04 02 14 */	add r0, r4, r0
/* 00001578 000015B8  7C 00 26 70 */	srawi r0, r0, 4
/* 0000157C 000015BC  7C 00 01 94 */	addze r0, r0
/* 00001580 000015C0  98 1D 01 1E */	stb r0, 0x11e(r29)
/* 00001584 000015C4  88 1D 01 1E */	lbz r0, 0x11e(r29)
/* 00001588 000015C8  88 9D 01 1D */	lbz r4, 0x11d(r29)
/* 0000158C 000015CC  50 04 44 2E */	rlwimi r4, r0, 8, 16, 23
/* 00001590 000015D0  B0 9D 00 48 */	sth r4, 0x48(r29)
/* 00001594 000015D4  80 80 00 00 */	lwz r4, changed@sda21(r0)
/* 00001598 000015D8  80 00 00 00 */	lwz r0, FBSet@sda21(r0)
/* 0000159C 000015DC  80 A0 00 00 */	lwz r5, lbl_804D744C@sda21(r0)
/* 000015A0 000015E0  28 00 00 00 */	cmplwi r0, 0x0
/* 000015A4 000015E4  7C A0 1B 78 */	or r0, r5, r3
/* 000015A8 000015E8  90 00 00 00 */	stw r0, lbl_804D744C@sda21(r0)
/* 000015AC 000015EC  90 80 00 00 */	stw r4, changed@sda21(r0)
/* 000015B0 000015F0  41 82 00 1C */	beq .L_000015CC
/* 000015B4 000015F4  38 7D 00 F0 */	addi r3, r29, 0xf0
/* 000015B8 000015F8  38 9D 01 24 */	addi r4, r29, 0x124
/* 000015BC 000015FC  38 BD 01 28 */	addi r5, r29, 0x128
/* 000015C0 00001600  38 DD 01 3C */	addi r6, r29, 0x13c
/* 000015C4 00001604  38 FD 01 40 */	addi r7, r29, 0x140
/* 000015C8 00001608  48 00 00 01 */	bl setFbbRegs
.L_000015CC:
/* 000015CC 0000160C  80 1D 01 30 */	lwz r0, 0x130(r29)
/* 000015D0 00001610  90 01 00 08 */	stw r0, 0x8(r1)
/* 000015D4 00001614  A0 73 00 00 */	lhz r3, 0x0(r19)
/* 000015D8 00001618  A0 94 00 00 */	lhz r4, 0x0(r20)
/* 000015DC 0000161C  88 BE 00 00 */	lbz r5, 0x0(r30)
/* 000015E0 00001620  A0 DE 00 02 */	lhz r6, 0x2(r30)
/* 000015E4 00001624  A0 FE 00 04 */	lhz r7, 0x4(r30)
/* 000015E8 00001628  A1 1E 00 06 */	lhz r8, 0x6(r30)
/* 000015EC 0000162C  A1 3E 00 08 */	lhz r9, 0x8(r30)
/* 000015F0 00001630  A1 5E 00 0A */	lhz r10, 0xa(r30)
/* 000015F4 00001634  48 00 00 01 */	bl setVerticalRegs
/* 000015F8 00001638  7D C3 73 78 */	mr r3, r14
/* 000015FC 0000163C  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001600 00001640  B9 C1 00 30 */	lmw r14, 0x30(r1)
/* 00001604 00001644  80 01 00 7C */	lwz r0, 0x7c(r1)
/* 00001608 00001648  38 21 00 78 */	addi r1, r1, 0x78
/* 0000160C 0000164C  7C 08 03 A6 */	mtlr r0
/* 00001610 00001650  4E 80 00 20 */	blr
.endfn VIConfigure

.fn VIFlush, global
/* 00001614 00001654  7C 08 02 A6 */	mflr r0
/* 00001618 00001658  90 01 00 04 */	stw r0, 0x4(r1)
/* 0000161C 0000165C  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 00001620 00001660  BF 61 00 14 */	stmw r27, 0x14(r1)
/* 00001624 00001664  48 00 00 01 */	bl OSDisableInterrupts
/* 00001628 00001668  80 E0 00 00 */	lwz r7, shdwChangeMode@sda21(r0)
/* 0000162C 0000166C  3C 80 00 00 */	lis r4, shdwRegs@ha
/* 00001630 00001670  3C A0 00 00 */	lis r5, regs@ha
/* 00001634 00001674  80 C0 00 00 */	lwz r6, changeMode@sda21(r0)
/* 00001638 00001678  38 00 00 00 */	li r0, 0x0
/* 0000163C 0000167C  3B A4 00 00 */	addi r29, r4, shdwRegs@l
/* 00001640 00001680  7C E6 33 78 */	or r6, r7, r6
/* 00001644 00001684  90 C0 00 00 */	stw r6, shdwChangeMode@sda21(r0)
/* 00001648 00001688  3B E5 00 00 */	addi r31, r5, regs@l
/* 0000164C 0000168C  3B C3 00 00 */	addi r30, r3, 0x0
/* 00001650 00001690  90 00 00 00 */	stw r0, changeMode@sda21(r0)
/* 00001654 00001694  80 80 00 00 */	lwz r4, shdwChanged@sda21(r0)
/* 00001658 00001698  80 A0 00 00 */	lwz r5, lbl_804D745C@sda21(r0)
/* 0000165C 0000169C  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 00001660 000016A0  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 00001664 000016A4  7C 80 03 78 */	or r0, r4, r0
/* 00001668 000016A8  7C A3 1B 78 */	or r3, r5, r3
/* 0000166C 000016AC  90 60 00 00 */	stw r3, lbl_804D745C@sda21(r0)
/* 00001670 000016B0  90 00 00 00 */	stw r0, shdwChanged@sda21(r0)
/* 00001674 000016B4  48 00 00 7C */	b .L_000016F0
.L_00001678:
/* 00001678 000016B8  80 60 00 00 */	lwz r3, changed@sda21(r0)
/* 0000167C 000016BC  38 A0 00 20 */	li r5, 0x20
/* 00001680 000016C0  83 60 00 00 */	lwz r27, lbl_804D744C@sda21(r0)
/* 00001684 000016C4  38 9B 00 00 */	addi r4, r27, 0x0
/* 00001688 000016C8  48 00 00 01 */	bl __shr2u
/* 0000168C 000016CC  7C 84 00 34 */	cntlzw r4, r4
/* 00001690 000016D0  2C 04 00 20 */	cmpwi r4, 0x20
/* 00001694 000016D4  38 00 FF FF */	li r0, -0x1
/* 00001698 000016D8  7F 60 00 38 */	and r0, r27, r0
/* 0000169C 000016DC  40 80 00 08 */	bge .L_000016A4
/* 000016A0 000016E0  48 00 00 0C */	b .L_000016AC
.L_000016A4:
/* 000016A4 000016E4  7C 03 00 34 */	cntlzw r3, r0
/* 000016A8 000016E8  38 83 00 20 */	addi r4, r3, 0x20
.L_000016AC:
/* 000016AC 000016EC  54 85 08 3C */	slwi r5, r4, 1
/* 000016B0 000016F0  7C 7F 2A 14 */	add r3, r31, r5
/* 000016B4 000016F4  A0 03 00 00 */	lhz r0, 0x0(r3)
/* 000016B8 000016F8  7C 7D 2A 14 */	add r3, r29, r5
/* 000016BC 000016FC  20 A4 00 3F */	subfic r5, r4, 0x3f
/* 000016C0 00001700  B0 03 00 00 */	sth r0, 0x0(r3)
/* 000016C4 00001704  38 60 00 00 */	li r3, 0x0
/* 000016C8 00001708  38 80 00 01 */	li r4, 0x1
/* 000016CC 0000170C  48 00 00 01 */	bl __shl2i
/* 000016D0 00001710  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 000016D4 00001714  7C 65 18 F8 */	nor r5, r3, r3
/* 000016D8 00001718  7C 84 20 F8 */	nor r4, r4, r4
/* 000016DC 0000171C  80 60 00 00 */	lwz r3, lbl_804D744C@sda21(r0)
/* 000016E0 00001720  7C 00 28 38 */	and r0, r0, r5
/* 000016E4 00001724  7C 63 20 38 */	and r3, r3, r4
/* 000016E8 00001728  90 60 00 00 */	stw r3, lbl_804D744C@sda21(r0)
/* 000016EC 0000172C  90 00 00 00 */	stw r0, changed@sda21(r0)
.L_000016F0:
/* 000016F0 00001730  80 00 00 00 */	lwz r0, changed@sda21(r0)
/* 000016F4 00001734  38 60 00 00 */	li r3, 0x0
/* 000016F8 00001738  80 80 00 00 */	lwz r4, lbl_804D744C@sda21(r0)
/* 000016FC 0000173C  7C 00 1A 78 */	xor r0, r0, r3
/* 00001700 00001740  7C 83 1A 78 */	xor r3, r4, r3
/* 00001704 00001744  7C 60 03 79 */	or. r0, r3, r0
/* 00001708 00001748  40 82 FF 70 */	bne .L_00001678
/* 0000170C 0000174C  38 00 00 01 */	li r0, 0x1
/* 00001710 00001750  90 00 00 00 */	stw r0, flushFlag@sda21(r0)
/* 00001714 00001754  7F C3 F3 78 */	mr r3, r30
/* 00001718 00001758  48 00 00 01 */	bl OSRestoreInterrupts
/* 0000171C 0000175C  BB 61 00 14 */	lmw r27, 0x14(r1)
/* 00001720 00001760  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 00001724 00001764  38 21 00 28 */	addi r1, r1, 0x28
/* 00001728 00001768  7C 08 03 A6 */	mtlr r0
/* 0000172C 0000176C  4E 80 00 20 */	blr
.endfn VIFlush

.fn VISetNextFrameBuffer, global
/* 00001730 00001770  7C 08 02 A6 */	mflr r0
/* 00001734 00001774  3C 80 00 00 */	lis r4, regs@ha
/* 00001738 00001778  90 01 00 04 */	stw r0, 0x4(r1)
/* 0000173C 0000177C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 00001740 00001780  93 E1 00 14 */	stw r31, 0x14(r1)
/* 00001744 00001784  3B E4 00 00 */	addi r31, r4, regs@l
/* 00001748 00001788  93 C1 00 10 */	stw r30, 0x10(r1)
/* 0000174C 0000178C  3B C3 00 00 */	addi r30, r3, 0x0
/* 00001750 00001790  48 00 00 01 */	bl OSDisableInterrupts
/* 00001754 00001794  93 DF 01 20 */	stw r30, 0x120(r31)
/* 00001758 00001798  38 00 00 01 */	li r0, 0x1
/* 0000175C 0000179C  3B C3 00 00 */	addi r30, r3, 0x0
/* 00001760 000017A0  90 00 00 00 */	stw r0, FBSet@sda21(r0)
/* 00001764 000017A4  38 7F 00 F0 */	addi r3, r31, 0xf0
/* 00001768 000017A8  38 9F 01 24 */	addi r4, r31, 0x124
/* 0000176C 000017AC  38 BF 01 28 */	addi r5, r31, 0x128
/* 00001770 000017B0  38 DF 01 3C */	addi r6, r31, 0x13c
/* 00001774 000017B4  38 FF 01 40 */	addi r7, r31, 0x140
/* 00001778 000017B8  48 00 00 01 */	bl setFbbRegs
/* 0000177C 000017BC  7F C3 F3 78 */	mr r3, r30
/* 00001780 000017C0  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001784 000017C4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 00001788 000017C8  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 0000178C 000017CC  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 00001790 000017D0  7C 08 03 A6 */	mtlr r0
/* 00001794 000017D4  38 21 00 18 */	addi r1, r1, 0x18
/* 00001798 000017D8  4E 80 00 20 */	blr
.endfn VISetNextFrameBuffer

.fn VISetBlack, global
/* 0000179C 000017DC  7C 08 02 A6 */	mflr r0
/* 000017A0 000017E0  3C 80 00 00 */	lis r4, regs@ha
/* 000017A4 000017E4  90 01 00 04 */	stw r0, 0x4(r1)
/* 000017A8 000017E8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 000017AC 000017EC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 000017B0 000017F0  3B E4 00 00 */	addi r31, r4, regs@l
/* 000017B4 000017F4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 000017B8 000017F8  3B C3 00 00 */	addi r30, r3, 0x0
/* 000017BC 000017FC  48 00 00 01 */	bl OSDisableInterrupts
/* 000017C0 00001800  93 DF 01 30 */	stw r30, 0x130(r31)
/* 000017C4 00001804  7C 7E 1B 78 */	mr r30, r3
/* 000017C8 00001808  81 5F 01 44 */	lwz r10, 0x144(r31)
/* 000017CC 0000180C  80 1F 01 30 */	lwz r0, 0x130(r31)
/* 000017D0 00001810  90 01 00 08 */	stw r0, 0x8(r1)
/* 000017D4 00001814  A0 7F 00 FA */	lhz r3, 0xfa(r31)
/* 000017D8 00001818  A0 9F 00 F6 */	lhz r4, 0xf6(r31)
/* 000017DC 0000181C  88 AA 00 00 */	lbz r5, 0x0(r10)
/* 000017E0 00001820  A0 CA 00 02 */	lhz r6, 0x2(r10)
/* 000017E4 00001824  A0 EA 00 04 */	lhz r7, 0x4(r10)
/* 000017E8 00001828  A1 0A 00 06 */	lhz r8, 0x6(r10)
/* 000017EC 0000182C  A1 2A 00 08 */	lhz r9, 0x8(r10)
/* 000017F0 00001830  A1 4A 00 0A */	lhz r10, 0xa(r10)
/* 000017F4 00001834  48 00 00 01 */	bl setVerticalRegs
/* 000017F8 00001838  7F C3 F3 78 */	mr r3, r30
/* 000017FC 0000183C  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001800 00001840  80 01 00 24 */	lwz r0, 0x24(r1)
/* 00001804 00001844  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 00001808 00001848  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 0000180C 0000184C  7C 08 03 A6 */	mtlr r0
/* 00001810 00001850  38 21 00 20 */	addi r1, r1, 0x20
/* 00001814 00001854  4E 80 00 20 */	blr
.endfn VISetBlack

.fn VIGetRetraceCount, global
/* 00001818 00001858  80 60 00 00 */	lwz r3, retraceCount@sda21(r0)
/* 0000181C 0000185C  4E 80 00 20 */	blr
.endfn VIGetRetraceCount

.fn getCurrentFieldEvenOdd, global
/* 00001820 00001860  3C 60 CC 00 */	lis r3, 0xcc00
/* 00001824 00001864  38 E3 20 00 */	addi r7, r3, 0x2000
/* 00001828 00001868  A4 07 00 2C */	lhzu r0, 0x2c(r7)
/* 0000182C 0000186C  38 83 20 00 */	addi r4, r3, 0x2000
/* 00001830 00001870  54 05 05 7E */	clrlwi r5, r0, 21
.L_00001834:
/* 00001834 00001874  A0 07 00 00 */	lhz r0, 0x0(r7)
/* 00001838 00001878  7C A6 2B 78 */	mr r6, r5
/* 0000183C 0000187C  A0 64 00 2E */	lhz r3, 0x2e(r4)
/* 00001840 00001880  54 05 05 7E */	clrlwi r5, r0, 21
/* 00001844 00001884  7C 06 28 40 */	cmplw r6, r5
/* 00001848 00001888  54 63 05 7E */	clrlwi r3, r3, 21
/* 0000184C 0000188C  40 82 FF E8 */	bne .L_00001834
/* 00001850 00001890  80 C0 00 00 */	lwz r6, CurrTiming@sda21(r0)
/* 00001854 00001894  38 05 FF FF */	subi r0, r5, 0x1
/* 00001858 00001898  38 83 FF FF */	subi r4, r3, 0x1
/* 0000185C 0000189C  A0 66 00 1A */	lhz r3, 0x1a(r6)
/* 00001860 000018A0  54 05 08 3C */	slwi r5, r0, 1
/* 00001864 000018A4  A0 06 00 18 */	lhz r0, 0x18(r6)
/* 00001868 000018A8  7C 64 1B 96 */	divwu r3, r4, r3
/* 0000186C 000018AC  7C 65 1A 14 */	add r3, r5, r3
/* 00001870 000018B0  7C 03 00 40 */	cmplw r3, r0
/* 00001874 000018B4  40 80 00 0C */	bge .L_00001880
/* 00001878 000018B8  38 60 00 01 */	li r3, 0x1
/* 0000187C 000018BC  4E 80 00 20 */	blr
.L_00001880:
/* 00001880 000018C0  38 60 00 00 */	li r3, 0x0
/* 00001884 000018C4  4E 80 00 20 */	blr
.endfn getCurrentFieldEvenOdd

.fn VIGetNextField, global
/* 00001888 000018C8  7C 08 02 A6 */	mflr r0
/* 0000188C 000018CC  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001890 000018D0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 00001894 000018D4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 00001898 000018D8  48 00 00 01 */	bl OSDisableInterrupts
/* 0000189C 000018DC  3C 80 CC 00 */	lis r4, 0xcc00
/* 000018A0 000018E0  39 04 20 00 */	addi r8, r4, 0x2000
/* 000018A4 000018E4  A4 08 00 2C */	lhzu r0, 0x2c(r8)
/* 000018A8 000018E8  38 A4 20 00 */	addi r5, r4, 0x2000
/* 000018AC 000018EC  54 06 05 7E */	clrlwi r6, r0, 21
.L_000018B0:
/* 000018B0 000018F0  A0 08 00 00 */	lhz r0, 0x0(r8)
/* 000018B4 000018F4  7C C7 33 78 */	mr r7, r6
/* 000018B8 000018F8  A0 85 00 2E */	lhz r4, 0x2e(r5)
/* 000018BC 000018FC  54 06 05 7E */	clrlwi r6, r0, 21
/* 000018C0 00001900  7C 07 30 40 */	cmplw r7, r6
/* 000018C4 00001904  54 84 05 7E */	clrlwi r4, r4, 21
/* 000018C8 00001908  40 82 FF E8 */	bne .L_000018B0
/* 000018CC 0000190C  80 E0 00 00 */	lwz r7, CurrTiming@sda21(r0)
/* 000018D0 00001910  38 06 FF FF */	subi r0, r6, 0x1
/* 000018D4 00001914  38 A4 FF FF */	subi r5, r4, 0x1
/* 000018D8 00001918  A0 87 00 1A */	lhz r4, 0x1a(r7)
/* 000018DC 0000191C  54 06 08 3C */	slwi r6, r0, 1
/* 000018E0 00001920  A0 07 00 18 */	lhz r0, 0x18(r7)
/* 000018E4 00001924  7C 85 23 96 */	divwu r4, r5, r4
/* 000018E8 00001928  7C 86 22 14 */	add r4, r6, r4
/* 000018EC 0000192C  7C 04 00 40 */	cmplw r4, r0
/* 000018F0 00001930  40 80 00 0C */	bge .L_000018FC
/* 000018F4 00001934  3B E0 00 01 */	li r31, 0x1
/* 000018F8 00001938  48 00 00 08 */	b .L_00001900
.L_000018FC:
/* 000018FC 0000193C  3B E0 00 00 */	li r31, 0x0
.L_00001900:
/* 00001900 00001940  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001904 00001944  3C 60 00 00 */	lis r3, HorVer@ha
/* 00001908 00001948  38 63 00 00 */	addi r3, r3, HorVer@l
/* 0000190C 0000194C  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 00001910 00001950  6B E3 00 01 */	xori r3, r31, 0x1
/* 00001914 00001954  54 00 07 FE */	clrlwi r0, r0, 31
/* 00001918 00001958  7C 63 02 78 */	xor r3, r3, r0
/* 0000191C 0000195C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 00001920 00001960  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 00001924 00001964  38 21 00 20 */	addi r1, r1, 0x20
/* 00001928 00001968  7C 08 03 A6 */	mtlr r0
/* 0000192C 0000196C  4E 80 00 20 */	blr
.endfn VIGetNextField

.fn VIGetCurrentLine, global
/* 00001930 00001970  7C 08 02 A6 */	mflr r0
/* 00001934 00001974  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001938 00001978  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 0000193C 0000197C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 00001940 00001980  93 C1 00 08 */	stw r30, 0x8(r1)
/* 00001944 00001984  83 E0 00 00 */	lwz r31, CurrTiming@sda21(r0)
/* 00001948 00001988  48 00 00 01 */	bl OSDisableInterrupts
/* 0000194C 0000198C  3C 80 CC 00 */	lis r4, 0xcc00
/* 00001950 00001990  39 04 20 00 */	addi r8, r4, 0x2000
/* 00001954 00001994  A4 08 00 2C */	lhzu r0, 0x2c(r8)
/* 00001958 00001998  38 A4 20 00 */	addi r5, r4, 0x2000
/* 0000195C 0000199C  54 06 05 7E */	clrlwi r6, r0, 21
.L_00001960:
/* 00001960 000019A0  A0 08 00 00 */	lhz r0, 0x0(r8)
/* 00001964 000019A4  7C C7 33 78 */	mr r7, r6
/* 00001968 000019A8  A0 85 00 2E */	lhz r4, 0x2e(r5)
/* 0000196C 000019AC  54 06 05 7E */	clrlwi r6, r0, 21
/* 00001970 000019B0  7C 07 30 40 */	cmplw r7, r6
/* 00001974 000019B4  54 87 05 7E */	clrlwi r7, r4, 21
/* 00001978 000019B8  40 82 FF E8 */	bne .L_00001960
/* 0000197C 000019BC  80 80 00 00 */	lwz r4, CurrTiming@sda21(r0)
/* 00001980 000019C0  38 A7 FF FF */	subi r5, r7, 0x1
/* 00001984 000019C4  38 C6 FF FF */	subi r6, r6, 0x1
/* 00001988 000019C8  A0 04 00 1A */	lhz r0, 0x1a(r4)
/* 0000198C 000019CC  54 C4 08 3C */	slwi r4, r6, 1
/* 00001990 000019D0  7C 05 03 96 */	divwu r0, r5, r0
/* 00001994 000019D4  7F C4 02 14 */	add r30, r4, r0
/* 00001998 000019D8  48 00 00 01 */	bl OSRestoreInterrupts
/* 0000199C 000019DC  A0 1F 00 18 */	lhz r0, 0x18(r31)
/* 000019A0 000019E0  7C 1E 00 40 */	cmplw r30, r0
/* 000019A4 000019E4  41 80 00 08 */	blt .L_000019AC
/* 000019A8 000019E8  7F C0 F0 50 */	subf r30, r0, r30
.L_000019AC:
/* 000019AC 000019EC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 000019B0 000019F0  57 C3 F8 7E */	srwi r3, r30, 1
/* 000019B4 000019F4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 000019B8 000019F8  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 000019BC 000019FC  7C 08 03 A6 */	mtlr r0
/* 000019C0 00001A00  38 21 00 10 */	addi r1, r1, 0x10
/* 000019C4 00001A04  4E 80 00 20 */	blr
.endfn VIGetCurrentLine

.fn VIGetTvFormat, global
/* 000019C8 00001A08  7C 08 02 A6 */	mflr r0
/* 000019CC 00001A0C  90 01 00 04 */	stw r0, 0x4(r1)
/* 000019D0 00001A10  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 000019D4 00001A14  93 E1 00 0C */	stw r31, 0xc(r1)
/* 000019D8 00001A18  48 00 00 01 */	bl OSDisableInterrupts
/* 000019DC 00001A1C  80 00 00 00 */	lwz r0, CurrTvMode@sda21(r0)
/* 000019E0 00001A20  2C 00 00 03 */	cmpwi r0, 0x3
/* 000019E4 00001A24  41 82 00 30 */	beq .L_00001A14
/* 000019E8 00001A28  40 80 00 1C */	bge .L_00001A04
/* 000019EC 00001A2C  2C 00 00 01 */	cmpwi r0, 0x1
/* 000019F0 00001A30  41 82 00 2C */	beq .L_00001A1C
/* 000019F4 00001A34  40 80 00 30 */	bge .L_00001A24
/* 000019F8 00001A38  2C 00 00 00 */	cmpwi r0, 0x0
/* 000019FC 00001A3C  40 80 00 18 */	bge .L_00001A14
/* 00001A00 00001A40  48 00 00 28 */	b .L_00001A28
.L_00001A04:
/* 00001A04 00001A44  2C 00 00 05 */	cmpwi r0, 0x5
/* 00001A08 00001A48  41 82 00 1C */	beq .L_00001A24
/* 00001A0C 00001A4C  40 80 00 1C */	bge .L_00001A28
/* 00001A10 00001A50  48 00 00 0C */	b .L_00001A1C
.L_00001A14:
/* 00001A14 00001A54  3B E0 00 00 */	li r31, 0x0
/* 00001A18 00001A58  48 00 00 10 */	b .L_00001A28
.L_00001A1C:
/* 00001A1C 00001A5C  3B E0 00 01 */	li r31, 0x1
/* 00001A20 00001A60  48 00 00 08 */	b .L_00001A28
.L_00001A24:
/* 00001A24 00001A64  7C 1F 03 78 */	mr r31, r0
.L_00001A28:
/* 00001A28 00001A68  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001A2C 00001A6C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 00001A30 00001A70  7F E3 FB 78 */	mr r3, r31
/* 00001A34 00001A74  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 00001A38 00001A78  38 21 00 10 */	addi r1, r1, 0x10
/* 00001A3C 00001A7C  7C 08 03 A6 */	mtlr r0
/* 00001A40 00001A80  4E 80 00 20 */	blr
.endfn VIGetTvFormat

.fn VIGetDTVStatus, global
/* 00001A44 00001A84  7C 08 02 A6 */	mflr r0
/* 00001A48 00001A88  90 01 00 04 */	stw r0, 0x4(r1)
/* 00001A4C 00001A8C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 00001A50 00001A90  93 E1 00 0C */	stw r31, 0xc(r1)
/* 00001A54 00001A94  48 00 00 01 */	bl OSDisableInterrupts
/* 00001A58 00001A98  3C 80 CC 00 */	lis r4, 0xcc00
/* 00001A5C 00001A9C  A0 04 20 6E */	lhz r0, 0x206e(r4)
/* 00001A60 00001AA0  54 1F 07 BE */	clrlwi r31, r0, 30
/* 00001A64 00001AA4  48 00 00 01 */	bl OSRestoreInterrupts
/* 00001A68 00001AA8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 00001A6C 00001AAC  57 E3 07 FE */	clrlwi r3, r31, 31
/* 00001A70 00001AB0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 00001A74 00001AB4  38 21 00 10 */	addi r1, r1, 0x10
/* 00001A78 00001AB8  7C 08 03 A6 */	mtlr r0
/* 00001A7C 00001ABC  4E 80 00 20 */	blr
.endfn VIGetDTVStatus

# 0x00000000 - 0x000002C8
.data
.balign 8

.obj timing, global
	.4byte 0x060000F0
	.4byte 0x00180019
	.4byte 0x00030002
	.4byte 0x0C0D0C0D
	.4byte 0x02080207
	.4byte 0x02080207
	.4byte 0x020D01AD
	.4byte 0x404769A2
	.4byte 0x01757A00
	.4byte 0x019C0600
	.4byte 0x00F00018
	.4byte 0x00180004
	.4byte 0x00040C0C
	.4byte 0x0C0C0208
	.4byte 0x02080208
	.4byte 0x0208020E
	.4byte 0x01AD4047
	.4byte 0x69A20175
	.4byte 0x7A00019C
	.4byte 0x0500011F
	.4byte 0x00230024
	.4byte 0x00010000
	.4byte 0x0D0C0B0A
	.4byte 0x026B026A
	.4byte 0x0269026C
	.4byte 0x027101B0
	.4byte 0x404B6AAC
	.4byte 0x017C8500
	.4byte 0x01A40500
	.4byte 0x011F0023
	.4byte 0x00230002
	.4byte 0x00020D0B
	.4byte 0x0D0B026B
	.4byte 0x026D026B
	.4byte 0x026D0272
	.4byte 0x01B0404B
	.4byte 0x6AAC017C
	.4byte 0x850001A4
	.4byte 0x060000F0
	.4byte 0x00180019
	.4byte 0x00030002
	.4byte 0x100F0E0D
	.4byte 0x02060205
	.4byte 0x02040207
	.4byte 0x020D01AD
	.4byte 0x404E70A2
	.4byte 0x01757A00
	.4byte 0x019C0600
	.4byte 0x00F00018
	.4byte 0x00180004
	.4byte 0x0004100E
	.4byte 0x100E0206
	.4byte 0x02080206
	.4byte 0x0208020E
	.4byte 0x01AD404E
	.4byte 0x70A20175
	.4byte 0x7A00019C
	.4byte 0x0C0001E0
	.4byte 0x00300030
	.4byte 0x00060006
	.4byte 0x18181818
	.4byte 0x040E040E
	.4byte 0x040E040E
	.4byte 0x041A01AD
	.4byte 0x404769A2
	.4byte 0x01757A00
	.4byte 0x019C0C00
	.4byte 0x01E0002C
	.4byte 0x002C000A
	.4byte 0x000A1818
	.4byte 0x1818040E
	.4byte 0x040E040E
	.4byte 0x040E041A
	.4byte 0x01AD4047
	.4byte 0x69A8017B
	.4byte 0x7A00019C
	.4byte 0x01F001DC
	.4byte 0x01AE0174
	.4byte 0x012900DB
	.4byte 0x008E0046
	.4byte 0x000C00E2
	.4byte 0x00CB00C0
	.4byte 0x00C400CF
	.4byte 0x00DE00EC
	.4byte 0x00FC0008
	.4byte 0x000F0013
	.4byte 0x0013000F
	.4byte 0x000C0008
	.4byte 0x00010000
.endobj timing

.obj jumptable_80402E8C, local
	.rel getTiming, .L_000002D8
	.rel getTiming, .L_000002E0
	.rel getTiming, .L_00000318
	.rel getTiming, .L_00000320
	.rel getTiming, .L_000002E8
	.rel getTiming, .L_000002F0
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000308
	.rel getTiming, .L_00000310
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000328
	.rel getTiming, .L_00000330
	.rel getTiming, .L_00000338
	.rel getTiming, .L_00000338
	.rel getTiming, .L_000002F8
	.rel getTiming, .L_00000300
.endobj jumptable_80402E8C

.obj gap_07_80402EE4_data, global
.hidden gap_07_80402EE4_data
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A2A
	.4byte 0x2A2A2A0A
	.4byte 0x00000000
	.4byte 0x20212021
	.4byte 0x20212043
	.4byte 0x20412055
	.4byte 0x20542049
	.4byte 0x204F204E
	.4byte 0x20212021
	.4byte 0x20212020
	.4byte 0x20202020
	.4byte 0x20202020
	.4byte 0x2020200A
	.4byte 0x00000000
	.4byte 0x54686973
	.4byte 0x20545620
	.4byte 0x666F726D
	.4byte 0x61742022
	.4byte 0x44454255
	.4byte 0x475F5041
	.4byte 0x4C222069
	.4byte 0x73206F6E
	.4byte 0x6C792066
	.4byte 0x6F72200A
	.4byte 0x00000000
	.4byte 0x74656D70
	.4byte 0x6F726172
	.4byte 0x7920736F
	.4byte 0x6C757469
	.4byte 0x6F6E2075
	.4byte 0x6E74696C
	.4byte 0x2050414C
	.4byte 0x20444143
	.4byte 0x20626F61
	.4byte 0x7264200A
	.4byte 0x00000000
	.4byte 0x69732061
	.4byte 0x7661696C
	.4byte 0x61626C65
	.4byte 0x2E20506C
	.4byte 0x65617365
	.4byte 0x20646F20
	.4byte 0x4E4F5420
	.4byte 0x75736520
	.4byte 0x74686973
	.4byte 0x2020200A
	.4byte 0x00000000
	.4byte 0x6D6F6465
	.4byte 0x20696E20
	.4byte 0x7265616C
	.4byte 0x2067616D
	.4byte 0x65732121
	.4byte 0x21202020
	.4byte 0x20202020
	.4byte 0x20202020
	.4byte 0x20202020
	.4byte 0x2020200A
	.4byte 0x00000000
	.4byte 0x00000000
.endobj gap_07_80402EE4_data

# 0x00000000 - 0x00000148
.section .bss, "wa", @nobits
.balign 8

.obj regs, global
	.skip 0x78
.endobj regs

.obj shdwRegs, global
	.skip 0x78
.endobj shdwRegs

.obj HorVer, global
	.skip 0x58
.endobj HorVer

# 0x00000000 - 0x00000050
.section .sbss, "wa", @nobits
.balign 8

.obj retraceCount, global
	.skip 0x4
.endobj retraceCount

.obj flushFlag, global
	.skip 0x4
.endobj flushFlag

.obj retraceQueue, global
	.skip 0x8
.endobj retraceQueue

.obj PreCB, global
	.skip 0x4
.endobj PreCB

.obj PostCB, global
	.skip 0x4
.endobj PostCB

.obj encoderType, global
	.skip 0x4
.endobj encoderType

.obj displayOffsetH, global
	.skip 0x2
.endobj displayOffsetH

.obj displayOffsetV, global
	.skip 0x2
.endobj displayOffsetV

.obj changeMode, global
	.skip 0x8
.endobj changeMode

.obj changed, global
	.skip 0x4
.endobj changed

.obj lbl_804D744C, global
	.skip 0x4
.endobj lbl_804D744C

.obj shdwChangeMode, global
	.skip 0x8
.endobj shdwChangeMode

.obj shdwChanged, global
	.skip 0x4
.endobj shdwChanged

.obj lbl_804D745C, global
	.skip 0x4
.endobj lbl_804D745C

.obj CurrTiming, global
	.skip 0x4
.endobj CurrTiming

.obj CurrTvMode, global
	.skip 0x4
.endobj CurrTvMode

.obj FBSet, global
	.skip 0x4
.endobj FBSet

.obj message, global
	.skip 0x4
.endobj message
