module wideexpr_00976(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = $signed((2'sb01)+($signed(s1)));
  assign y2 = 1'sb0;
  assign y3 = ((((ctrl[3]?$signed(s4):$signed(u4)))>>($signed(^(s1))))<<<(+(2'sb00)))&($signed((ctrl[0]?(ctrl[6]?(3'sb010)<<<(5'sb10010):(s2)^~(s7)):$signed((s0)<<(s5)))));
  assign y4 = (^($signed(+((2'sb10)|((ctrl[3]?s1:s4))))))<({(+((+(u5))<<<((6'sb110001)^~(3'sb011))))^($signed($unsigned((ctrl[6]?4'sb0111:4'sb1110)))),3'sb110,(s2)+(((4'sb0110)>>>((s7)>>(4'sb0001)))<<((ctrl[7]?(ctrl[5]?s3:s0):2'sb10)))});
  assign y5 = ~({3'sb010});
  assign y6 = s7;
  assign y7 = s4;
endmodule
