Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Sep 16 23:11:37 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PmodOLEDCtrl_timing_summary_routed.rpt -rpx PmodOLEDCtrl_timing_summary_routed.rpx
| Design       : PmodOLEDCtrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.940        0.000                      0                  870        0.136        0.000                      0                  870        4.500        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.940        0.000                      0                  870        0.136        0.000                      0                  870        4.500        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 Example/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.855ns (23.080%)  route 6.182ns (76.920%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.834     5.596    Example/CLK_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  Example/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     6.114 f  Example/current_state_reg[12]/Q
                         net (fo=23, routed)          1.386     7.501    Example/current_state[12]
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.625 f  Example/current_state[73]_i_13/O
                         net (fo=4, routed)           0.989     8.614    Example/current_state[73]_i_13_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  Example/current_state[44]_i_10/O
                         net (fo=1, routed)           0.432     9.170    Example/current_state[44]_i_10_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.294 r  Example/current_state[44]_i_5/O
                         net (fo=1, routed)           0.454     9.748    Example/current_state[44]_i_5_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.872 r  Example/current_state[44]_i_3/O
                         net (fo=8, routed)           1.263    11.135    Example/current_state[44]_i_3_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I0_O)        0.153    11.288 r  Example/current_state[60]_i_4/O
                         net (fo=4, routed)           1.043    12.331    Example/current_state[60]_i_4_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.361    12.692 r  Example/current_state[62]_i_2/O
                         net (fo=3, routed)           0.615    13.307    Example/current_state[62]_i_2_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.327    13.634 r  Example/current_state[53]_i_1/O
                         net (fo=1, routed)           0.000    13.634    Example/current_state[53]_i_1_n_0
    SLICE_X2Y8           FDRE                                         r  Example/current_state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  Example/current_state_reg[53]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X2Y8           FDRE (Setup_fdre_C_D)        0.077    15.574    Example/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 Example/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 1.855ns (23.427%)  route 6.063ns (76.573%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.834     5.596    Example/CLK_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  Example/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     6.114 f  Example/current_state_reg[12]/Q
                         net (fo=23, routed)          1.386     7.501    Example/current_state[12]
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.625 f  Example/current_state[73]_i_13/O
                         net (fo=4, routed)           0.989     8.614    Example/current_state[73]_i_13_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  Example/current_state[44]_i_10/O
                         net (fo=1, routed)           0.432     9.170    Example/current_state[44]_i_10_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.294 r  Example/current_state[44]_i_5/O
                         net (fo=1, routed)           0.454     9.748    Example/current_state[44]_i_5_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.872 r  Example/current_state[44]_i_3/O
                         net (fo=8, routed)           1.263    11.135    Example/current_state[44]_i_3_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I0_O)        0.153    11.288 r  Example/current_state[60]_i_4/O
                         net (fo=4, routed)           1.043    12.331    Example/current_state[60]_i_4_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.361    12.692 r  Example/current_state[62]_i_2/O
                         net (fo=3, routed)           0.496    13.188    Example/current_state[62]_i_2_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.327    13.515 r  Example/current_state[50]_i_1/O
                         net (fo=1, routed)           0.000    13.515    Example/current_state[50]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  Example/current_state_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  Example/current_state_reg[50]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)        0.029    15.526    Example/current_state_reg[50]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 Example/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.855ns (23.462%)  route 6.051ns (76.538%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.834     5.596    Example/CLK_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  Example/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     6.114 f  Example/current_state_reg[12]/Q
                         net (fo=23, routed)          1.386     7.501    Example/current_state[12]
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.625 f  Example/current_state[73]_i_13/O
                         net (fo=4, routed)           0.989     8.614    Example/current_state[73]_i_13_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  Example/current_state[44]_i_10/O
                         net (fo=1, routed)           0.432     9.170    Example/current_state[44]_i_10_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.294 r  Example/current_state[44]_i_5/O
                         net (fo=1, routed)           0.454     9.748    Example/current_state[44]_i_5_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.872 r  Example/current_state[44]_i_3/O
                         net (fo=8, routed)           1.263    11.135    Example/current_state[44]_i_3_n_0
    SLICE_X6Y6           LUT2 (Prop_lut2_I0_O)        0.153    11.288 r  Example/current_state[60]_i_4/O
                         net (fo=4, routed)           1.043    12.331    Example/current_state[60]_i_4_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.361    12.692 r  Example/current_state[62]_i_2/O
                         net (fo=3, routed)           0.484    13.176    Example/current_state[62]_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.327    13.503 r  Example/current_state[62]_i_1/O
                         net (fo=1, routed)           0.000    13.503    Example/current_state[62]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  Example/current_state_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  Example/current_state_reg[62]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.081    15.578    Example/current_state_reg[62]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 Example/current_state_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 1.560ns (20.326%)  route 6.115ns (79.674%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.834     5.596    Example/CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  Example/current_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 f  Example/current_state_reg[58]/Q
                         net (fo=16, routed)          1.469     7.521    Example/current_state[58]
    SLICE_X13Y9          LUT4 (Prop_lut4_I3_O)        0.152     7.673 f  Example/current_state[73]_i_27/O
                         net (fo=3, routed)           0.820     8.493    Example/current_state[73]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.332     8.825 f  Example/current_state[46]_i_6/O
                         net (fo=3, routed)           0.493     9.319    Example/current_state[46]_i_6_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     9.443 f  Example/current_state[5]_i_6/O
                         net (fo=18, routed)          0.468     9.911    Example/current_state[5]_i_6_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124    10.035 r  Example/current_state[1]_i_2/O
                         net (fo=7, routed)           0.795    10.830    Example/current_state[1]_i_2_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124    10.954 r  Example/current_state[73]_i_7/O
                         net (fo=8, routed)           0.479    11.433    Example/current_state[73]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.557 r  Example/current_state[73]_i_1/O
                         net (fo=19, routed)          1.061    12.618    Example/current_state[73]_i_1_n_0
    SLICE_X6Y6           LUT4 (Prop_lut4_I1_O)        0.124    12.742 r  Example/current_state[4]_i_1/O
                         net (fo=1, routed)           0.529    13.271    Example/current_state[4]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  Example/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  Example/current_state_reg[4]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.016    15.481    Example/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.554ns (20.127%)  route 6.167ns (79.873%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.752     5.514    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  Init/current_state_reg[1]/Q
                         net (fo=145, routed)         1.379     7.349    Init/current_state_reg_n_0_[1]
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.499 f  Init/temp_vdd_i_7/O
                         net (fo=6, routed)           1.538     9.037    Init/temp_vdd_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I0_O)        0.328     9.365 r  Init/current_state[19]_i_18/O
                         net (fo=1, routed)           0.420     9.785    Init/current_state[19]_i_18_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.909 r  Init/current_state[19]_i_14/O
                         net (fo=1, routed)           0.710    10.619    Init/current_state[19]_i_14_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    10.743 r  Init/current_state[19]_i_9/O
                         net (fo=1, routed)           0.735    11.478    Init/current_state[19]_i_9_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  Init/current_state[19]_i_5/O
                         net (fo=1, routed)           0.643    12.245    Init/current_state[19]_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124    12.369 r  Init/current_state[19]_i_3/O
                         net (fo=3, routed)           0.742    13.111    Init/current_state[19]_i_3_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.235 r  Init/current_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.235    Init/p_1_in[4]
    SLICE_X10Y40         FDRE                                         r  Init/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.576    15.059    Init/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  Init/current_state_reg[4]/C
                         clock pessimism              0.430    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    15.531    Init/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 1.554ns (20.187%)  route 6.144ns (79.813%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.752     5.514    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  Init/current_state_reg[1]/Q
                         net (fo=145, routed)         1.379     7.349    Init/current_state_reg_n_0_[1]
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.499 f  Init/temp_vdd_i_7/O
                         net (fo=6, routed)           1.538     9.037    Init/temp_vdd_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I0_O)        0.328     9.365 r  Init/current_state[19]_i_18/O
                         net (fo=1, routed)           0.420     9.785    Init/current_state[19]_i_18_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.909 r  Init/current_state[19]_i_14/O
                         net (fo=1, routed)           0.710    10.619    Init/current_state[19]_i_14_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    10.743 r  Init/current_state[19]_i_9/O
                         net (fo=1, routed)           0.735    11.478    Init/current_state[19]_i_9_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  Init/current_state[19]_i_5/O
                         net (fo=1, routed)           0.643    12.245    Init/current_state[19]_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124    12.369 r  Init/current_state[19]_i_3/O
                         net (fo=3, routed)           0.719    13.089    Init/current_state[19]_i_3_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.124    13.213 r  Init/current_state[19]_i_1__0/O
                         net (fo=1, routed)           0.000    13.213    Init/p_1_in[19]
    SLICE_X10Y41         FDRE                                         r  Init/current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.577    15.060    Init/CLK_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  Init/current_state_reg[19]/C
                         clock pessimism              0.430    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.081    15.536    Init/current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[85]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 1.861ns (26.293%)  route 5.217ns (73.707%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.833     5.595    Example/CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     6.051 f  Example/current_state_reg[82]/Q
                         net (fo=14, routed)          1.155     7.206    Example/current_state[82]
    SLICE_X17Y9          LUT2 (Prop_lut2_I1_O)        0.117     7.323 f  Example/current_state[5]_i_16/O
                         net (fo=3, routed)           0.340     7.664    Example/current_state[5]_i_16_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I3_O)        0.332     7.996 f  Example/current_state[5]_i_11/O
                         net (fo=3, routed)           1.030     9.026    Example/current_state[5]_i_11_n_0
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.150     9.176 f  Example/temp_dc_i_3/O
                         net (fo=2, routed)           0.423     9.599    Example/temp_dc_i_3_n_0
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.332     9.931 f  Example/temp_dc_i_2/O
                         net (fo=16, routed)          0.785    10.716    Example/temp_dc_i_2_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.119    10.835 r  Example/current_state[64]_i_3/O
                         net (fo=10, routed)          0.762    11.597    Example/DELAY_COMP/after_page_state_reg[3]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.355    11.952 r  Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=4, routed)           0.722    12.673    Example/DELAY_COMP_n_1
    SLICE_X4Y5           FDSE                                         r  Example/current_state_reg[85]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.655    15.138    Example/CLK_IBUF_BUFG
    SLICE_X4Y5           FDSE                                         r  Example/current_state_reg[85]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X4Y5           FDSE (Setup_fdse_C_S)       -0.524    15.012    Example/current_state_reg[85]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 1.554ns (20.475%)  route 6.036ns (79.525%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.752     5.514    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  Init/current_state_reg[1]/Q
                         net (fo=145, routed)         1.379     7.349    Init/current_state_reg_n_0_[1]
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.150     7.499 f  Init/temp_vdd_i_7/O
                         net (fo=6, routed)           1.538     9.037    Init/temp_vdd_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I0_O)        0.328     9.365 r  Init/current_state[19]_i_18/O
                         net (fo=1, routed)           0.420     9.785    Init/current_state[19]_i_18_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.124     9.909 r  Init/current_state[19]_i_14/O
                         net (fo=1, routed)           0.710    10.619    Init/current_state[19]_i_14_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    10.743 r  Init/current_state[19]_i_9/O
                         net (fo=1, routed)           0.735    11.478    Init/current_state[19]_i_9_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124    11.602 r  Init/current_state[19]_i_5/O
                         net (fo=1, routed)           0.643    12.245    Init/current_state[19]_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124    12.369 r  Init/current_state[19]_i_3/O
                         net (fo=3, routed)           0.611    12.980    Init/current_state[19]_i_3_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.124    13.104 r  Init/current_state[16]_i_1__0/O
                         net (fo=1, routed)           0.000    13.104    Init/p_1_in[16]
    SLICE_X9Y39          FDRE                                         r  Init/current_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.575    15.058    Init/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Init/current_state_reg[16]/C
                         clock pessimism              0.394    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)        0.031    15.448    Init/current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.200ns (16.412%)  route 6.112ns (83.588%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.752     5.514    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  Init/current_state_reg[1]/Q
                         net (fo=145, routed)         1.138     7.108    Init/current_state_reg_n_0_[1]
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.232 r  Init/after_state[94]_i_31/O
                         net (fo=5, routed)           0.914     8.146    Init/after_state[94]_i_31_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.270 f  Init/after_state[94]_i_38/O
                         net (fo=3, routed)           1.121     9.390    Init/after_state[94]_i_38_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  Init/after_state[94]_i_17/O
                         net (fo=5, routed)           0.833    10.348    Init/after_state[94]_i_17_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.472 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.692    11.164    Init/after_state[94]_i_8_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I2_O)        0.124    11.288 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.531    11.820    Init/after_state[94]_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.883    12.826    Init/after_state[94]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  Init/after_state_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.577    15.060    Init/CLK_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  Init/after_state_reg[62]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.205    15.214    Init/after_state_reg[62]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/after_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 1.200ns (16.425%)  route 6.106ns (83.575%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.752     5.514    Init/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  Init/current_state_reg[1]/Q
                         net (fo=145, routed)         1.138     7.108    Init/current_state_reg_n_0_[1]
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.232 r  Init/after_state[94]_i_31/O
                         net (fo=5, routed)           0.914     8.146    Init/after_state[94]_i_31_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.270 f  Init/after_state[94]_i_38/O
                         net (fo=3, routed)           1.121     9.390    Init/after_state[94]_i_38_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  Init/after_state[94]_i_17/O
                         net (fo=5, routed)           0.833    10.348    Init/after_state[94]_i_17_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.472 r  Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.692    11.164    Init/after_state[94]_i_8_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I2_O)        0.124    11.288 r  Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.531    11.820    Init/after_state[94]_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.877    12.821    Init/after_state[94]_i_1_n_0
    SLICE_X13Y38         FDRE                                         r  Init/after_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.574    15.057    Init/CLK_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  Init/after_state_reg[0]/C
                         clock pessimism              0.394    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.205    15.211    Init/after_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  2.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.885%)  route 0.231ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.231     1.913    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.900     2.095    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.777    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.594     1.541    Example/CLK_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  Example/temp_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Example/temp_char_reg[6]/Q
                         net (fo=1, routed)           0.117     1.798    Example/data7[9]
    SLICE_X9Y6           FDRE                                         r  Example/temp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.057    Example/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  Example/temp_addr_reg[9]/C
                         clock pessimism             -0.480     1.577    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.066     1.643    Example/temp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Init/SPI_COMP/shift_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.616     1.563    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  Init/SPI_COMP/shift_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  Init/SPI_COMP/shift_register_reg[4]/Q
                         net (fo=1, routed)           0.051     1.778    Init/SPI_COMP/p_0_in_0[5]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.884     2.078    Init/SPI_COMP/CLK_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091     1.667    Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.540    Example/CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.273     1.954    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y4          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.900     2.095    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.797    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.584     1.531    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X27Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDSE (Prop_fdse_C_Q)         0.141     1.672 f  Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=8, routed)           0.121     1.793    Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X26Y33         LUT5 (Prop_lut5_I4_O)        0.048     1.841 r  Init/DELAY_COMP/current_state[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    Init/DELAY_COMP/p_1_in[24]
    SLICE_X26Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.850     2.044    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X26Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X26Y33         FDSE (Hold_fdse_C_D)         0.131     1.675    Init/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.584     1.531    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X27Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=8, routed)           0.125     1.797    Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X26Y33         LUT5 (Prop_lut5_I4_O)        0.048     1.845 r  Init/DELAY_COMP/current_state[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.845    Init/DELAY_COMP/p_1_in[26]
    SLICE_X26Y33         FDRE                                         r  Init/DELAY_COMP/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.850     2.044    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  Init/DELAY_COMP/current_state_reg[26]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.131     1.675    Init/DELAY_COMP/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.584     1.531    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X27Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDSE (Prop_fdse_C_Q)         0.141     1.672 f  Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=8, routed)           0.121     1.793    Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X26Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  Init/DELAY_COMP/current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    Init/DELAY_COMP/p_1_in[0]
    SLICE_X26Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.850     2.044    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X26Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[0]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X26Y33         FDSE (Hold_fdse_C_D)         0.120     1.664    Init/DELAY_COMP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Example/after_state_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.539    Example/CLK_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  Example/after_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  Example/after_state_reg[110]/Q
                         net (fo=1, routed)           0.110     1.790    Example/after_state_reg_n_0_[110]
    SLICE_X10Y9          FDRE                                         r  Example/current_state_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     2.056    Example/CLK_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  Example/current_state_reg[96]/C
                         clock pessimism             -0.500     1.556    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.059     1.615    Example/current_state_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Example/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.590     1.537    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X9Y14          FDSE                                         r  Example/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDSE (Prop_fdse_C_Q)         0.141     1.678 f  Example/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.132     1.809    Example/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.048     1.857 r  Example/DELAY_COMP/current_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Example/DELAY_COMP/p_1_in[24]
    SLICE_X8Y14          FDSE                                         r  Example/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.858     2.052    Example/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X8Y14          FDSE                                         r  Example/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X8Y14          FDSE (Hold_fdse_C_D)         0.131     1.681    Example/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/DELAY_COMP/current_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.584     1.531    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X27Y33         FDSE                                         r  Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=8, routed)           0.125     1.797    Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X26Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  Init/DELAY_COMP/current_state[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.842    Init/DELAY_COMP/p_1_in[19]
    SLICE_X26Y33         FDRE                                         r  Init/DELAY_COMP/current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.850     2.044    Init/DELAY_COMP/CLK_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  Init/DELAY_COMP/current_state_reg[19]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.121     1.665    Init/DELAY_COMP/current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y16   Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y17    Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y17    Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   Example/DELAY_COMP/clk_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    Example/DELAY_COMP/ms_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    Example/DELAY_COMP/ms_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    Example/DELAY_COMP/ms_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y19    Example/DELAY_COMP/ms_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y20    Example/DELAY_COMP/ms_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     Example/after_char_state_reg[49]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y7     Example/after_char_state_reg[94]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     Example/after_page_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     Example/after_page_state_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     Example/after_page_state_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     Example/after_page_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     Example/after_page_state_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y8     Example/after_page_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     Example/after_page_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     Example/after_page_state_reg[62]/C



