
v64_BMS_Segment_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b78  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002c30  08002c30  00012c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c70  08002c70  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c70  08002c70  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c70  08002c70  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c70  08002c70  00012c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c74  08002c74  00012c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002c78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  2000000c  08002c84  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08002c84  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3d9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0d  00000000  00000000  0002d40d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  0002f220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d40  00000000  00000000  00030048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001d70  00000000  00000000  00030d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f726  00000000  00000000  00032af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c3a4  00000000  00000000  0004221e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce5c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003384  00000000  00000000  000ce614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002c18 	.word	0x08002c18

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002c18 	.word	0x08002c18

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fba2 	bl	8000964 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f80b 	bl	800023a <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f98a 	bl	800053c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000228:	f000 f850 	bl	80002cc <MX_ADC1_Init>
  MX_SPI1_Init();
 800022c:	f000 f8b8 	bl	80003a0 <MX_SPI1_Init>
  MX_TIM14_Init();
 8000230:	f000 f92e 	bl	8000490 <MX_TIM14_Init>
  MX_SPI2_Init();
 8000234:	f000 f8f2 	bl	800041c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1) {
 8000238:	e7fe      	b.n	8000238 <main+0x20>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b590      	push	{r4, r7, lr}
 800023c:	b093      	sub	sp, #76	; 0x4c
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	2414      	movs	r4, #20
 8000242:	193b      	adds	r3, r7, r4
 8000244:	0018      	movs	r0, r3
 8000246:	2334      	movs	r3, #52	; 0x34
 8000248:	001a      	movs	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	f002 fcdc 	bl	8002c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	0018      	movs	r0, r3
 8000254:	2310      	movs	r3, #16
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f002 fcd5 	bl	8002c08 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	009b      	lsls	r3, r3, #2
 8000262:	0018      	movs	r0, r3
 8000264:	f001 fab8 	bl	80017d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000268:	193b      	adds	r3, r7, r4
 800026a:	2202      	movs	r2, #2
 800026c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026e:	193b      	adds	r3, r7, r4
 8000270:	2280      	movs	r2, #128	; 0x80
 8000272:	0052      	lsls	r2, r2, #1
 8000274:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000276:	193b      	adds	r3, r7, r4
 8000278:	2200      	movs	r2, #0
 800027a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800027c:	193b      	adds	r3, r7, r4
 800027e:	2240      	movs	r2, #64	; 0x40
 8000280:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000282:	193b      	adds	r3, r7, r4
 8000284:	2200      	movs	r2, #0
 8000286:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000288:	193b      	adds	r3, r7, r4
 800028a:	0018      	movs	r0, r3
 800028c:	f001 fae4 	bl	8001858 <HAL_RCC_OscConfig>
 8000290:	1e03      	subs	r3, r0, #0
 8000292:	d001      	beq.n	8000298 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000294:	f000 f996 	bl	80005c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2207      	movs	r2, #7
 800029c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2200      	movs	r2, #0
 80002a2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2200      	movs	r2, #0
 80002a8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2200      	movs	r2, #0
 80002ae:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	2100      	movs	r1, #0
 80002b4:	0018      	movs	r0, r3
 80002b6:	f001 fddf 	bl	8001e78 <HAL_RCC_ClockConfig>
 80002ba:	1e03      	subs	r3, r0, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80002be:	f000 f981 	bl	80005c4 <Error_Handler>
  }
}
 80002c2:	46c0      	nop			; (mov r8, r8)
 80002c4:	46bd      	mov	sp, r7
 80002c6:	b013      	add	sp, #76	; 0x4c
 80002c8:	bd90      	pop	{r4, r7, pc}
	...

080002cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b084      	sub	sp, #16
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	0018      	movs	r0, r3
 80002d6:	230c      	movs	r3, #12
 80002d8:	001a      	movs	r2, r3
 80002da:	2100      	movs	r1, #0
 80002dc:	f002 fc94 	bl	8002c08 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80002e0:	4b2d      	ldr	r3, [pc, #180]	; (8000398 <MX_ADC1_Init+0xcc>)
 80002e2:	4a2e      	ldr	r2, [pc, #184]	; (800039c <MX_ADC1_Init+0xd0>)
 80002e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80002e6:	4b2c      	ldr	r3, [pc, #176]	; (8000398 <MX_ADC1_Init+0xcc>)
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0612      	lsls	r2, r2, #24
 80002ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ee:	4b2a      	ldr	r3, [pc, #168]	; (8000398 <MX_ADC1_Init+0xcc>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002f4:	4b28      	ldr	r3, [pc, #160]	; (8000398 <MX_ADC1_Init+0xcc>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002fa:	4b27      	ldr	r3, [pc, #156]	; (8000398 <MX_ADC1_Init+0xcc>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000300:	4b25      	ldr	r3, [pc, #148]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000302:	2204      	movs	r2, #4
 8000304:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000306:	4b24      	ldr	r3, [pc, #144]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000308:	2200      	movs	r2, #0
 800030a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800030c:	4b22      	ldr	r3, [pc, #136]	; (8000398 <MX_ADC1_Init+0xcc>)
 800030e:	2200      	movs	r2, #0
 8000310:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000312:	4b21      	ldr	r3, [pc, #132]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000314:	2200      	movs	r2, #0
 8000316:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000318:	4b1f      	ldr	r3, [pc, #124]	; (8000398 <MX_ADC1_Init+0xcc>)
 800031a:	2201      	movs	r2, #1
 800031c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800031e:	4b1e      	ldr	r3, [pc, #120]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000320:	2220      	movs	r2, #32
 8000322:	2100      	movs	r1, #0
 8000324:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000326:	4b1c      	ldr	r3, [pc, #112]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000328:	2200      	movs	r2, #0
 800032a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800032c:	4b1a      	ldr	r3, [pc, #104]	; (8000398 <MX_ADC1_Init+0xcc>)
 800032e:	2200      	movs	r2, #0
 8000330:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000332:	4b19      	ldr	r3, [pc, #100]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000334:	222c      	movs	r2, #44	; 0x2c
 8000336:	2100      	movs	r1, #0
 8000338:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800033a:	4b17      	ldr	r3, [pc, #92]	; (8000398 <MX_ADC1_Init+0xcc>)
 800033c:	2200      	movs	r2, #0
 800033e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000340:	4b15      	ldr	r3, [pc, #84]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000342:	2200      	movs	r2, #0
 8000344:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000346:	4b14      	ldr	r3, [pc, #80]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000348:	2200      	movs	r2, #0
 800034a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800034c:	4b12      	ldr	r3, [pc, #72]	; (8000398 <MX_ADC1_Init+0xcc>)
 800034e:	223c      	movs	r2, #60	; 0x3c
 8000350:	2100      	movs	r1, #0
 8000352:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000354:	4b10      	ldr	r3, [pc, #64]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000356:	2200      	movs	r2, #0
 8000358:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800035a:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <MX_ADC1_Init+0xcc>)
 800035c:	0018      	movs	r0, r3
 800035e:	f000 fc85 	bl	8000c6c <HAL_ADC_Init>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000366:	f000 f92d 	bl	80005c4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2201      	movs	r2, #1
 800036e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	2200      	movs	r2, #0
 8000374:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800037c:	1d3a      	adds	r2, r7, #4
 800037e:	4b06      	ldr	r3, [pc, #24]	; (8000398 <MX_ADC1_Init+0xcc>)
 8000380:	0011      	movs	r1, r2
 8000382:	0018      	movs	r0, r3
 8000384:	f000 fe1a 	bl	8000fbc <HAL_ADC_ConfigChannel>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800038c:	f000 f91a 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b004      	add	sp, #16
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20000028 	.word	0x20000028
 800039c:	40012400 	.word	0x40012400

080003a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003a4:	4b1b      	ldr	r3, [pc, #108]	; (8000414 <MX_SPI1_Init+0x74>)
 80003a6:	4a1c      	ldr	r2, [pc, #112]	; (8000418 <MX_SPI1_Init+0x78>)
 80003a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003aa:	4b1a      	ldr	r3, [pc, #104]	; (8000414 <MX_SPI1_Init+0x74>)
 80003ac:	2282      	movs	r2, #130	; 0x82
 80003ae:	0052      	lsls	r2, r2, #1
 80003b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003b2:	4b18      	ldr	r3, [pc, #96]	; (8000414 <MX_SPI1_Init+0x74>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003b8:	4b16      	ldr	r3, [pc, #88]	; (8000414 <MX_SPI1_Init+0x74>)
 80003ba:	22e0      	movs	r2, #224	; 0xe0
 80003bc:	00d2      	lsls	r2, r2, #3
 80003be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003c0:	4b14      	ldr	r3, [pc, #80]	; (8000414 <MX_SPI1_Init+0x74>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003c6:	4b13      	ldr	r3, [pc, #76]	; (8000414 <MX_SPI1_Init+0x74>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003cc:	4b11      	ldr	r3, [pc, #68]	; (8000414 <MX_SPI1_Init+0x74>)
 80003ce:	2280      	movs	r2, #128	; 0x80
 80003d0:	0092      	lsls	r2, r2, #2
 80003d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80003d4:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <MX_SPI1_Init+0x74>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003da:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <MX_SPI1_Init+0x74>)
 80003dc:	2200      	movs	r2, #0
 80003de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003e0:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <MX_SPI1_Init+0x74>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003e6:	4b0b      	ldr	r3, [pc, #44]	; (8000414 <MX_SPI1_Init+0x74>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003ec:	4b09      	ldr	r3, [pc, #36]	; (8000414 <MX_SPI1_Init+0x74>)
 80003ee:	2207      	movs	r2, #7
 80003f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003f2:	4b08      	ldr	r3, [pc, #32]	; (8000414 <MX_SPI1_Init+0x74>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80003f8:	4b06      	ldr	r3, [pc, #24]	; (8000414 <MX_SPI1_Init+0x74>)
 80003fa:	2208      	movs	r2, #8
 80003fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003fe:	4b05      	ldr	r3, [pc, #20]	; (8000414 <MX_SPI1_Init+0x74>)
 8000400:	0018      	movs	r0, r3
 8000402:	f001 ffe9 	bl	80023d8 <HAL_SPI_Init>
 8000406:	1e03      	subs	r3, r0, #0
 8000408:	d001      	beq.n	800040e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800040a:	f000 f8db 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	2000008c 	.word	0x2000008c
 8000418:	40013000 	.word	0x40013000

0800041c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000420:	4b19      	ldr	r3, [pc, #100]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000422:	4a1a      	ldr	r2, [pc, #104]	; (800048c <MX_SPI2_Init+0x70>)
 8000424:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000426:	4b18      	ldr	r3, [pc, #96]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000428:	2200      	movs	r2, #0
 800042a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800042c:	4b16      	ldr	r3, [pc, #88]	; (8000488 <MX_SPI2_Init+0x6c>)
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000432:	4b15      	ldr	r3, [pc, #84]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000434:	22e0      	movs	r2, #224	; 0xe0
 8000436:	00d2      	lsls	r2, r2, #3
 8000438:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800043a:	4b13      	ldr	r3, [pc, #76]	; (8000488 <MX_SPI2_Init+0x6c>)
 800043c:	2200      	movs	r2, #0
 800043e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000440:	4b11      	ldr	r3, [pc, #68]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000442:	2200      	movs	r2, #0
 8000444:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000446:	4b10      	ldr	r3, [pc, #64]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000448:	2280      	movs	r2, #128	; 0x80
 800044a:	0092      	lsls	r2, r2, #2
 800044c:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800044e:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000450:	2200      	movs	r2, #0
 8000452:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000454:	4b0c      	ldr	r3, [pc, #48]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000456:	2200      	movs	r2, #0
 8000458:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800045a:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <MX_SPI2_Init+0x6c>)
 800045c:	2200      	movs	r2, #0
 800045e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000460:	4b09      	ldr	r3, [pc, #36]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000462:	2207      	movs	r2, #7
 8000464:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000466:	4b08      	ldr	r3, [pc, #32]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000468:	2200      	movs	r2, #0
 800046a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800046c:	4b06      	ldr	r3, [pc, #24]	; (8000488 <MX_SPI2_Init+0x6c>)
 800046e:	2200      	movs	r2, #0
 8000470:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000472:	4b05      	ldr	r3, [pc, #20]	; (8000488 <MX_SPI2_Init+0x6c>)
 8000474:	0018      	movs	r0, r3
 8000476:	f001 ffaf 	bl	80023d8 <HAL_SPI_Init>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 800047e:	f000 f8a1 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	200000f0 	.word	0x200000f0
 800048c:	40003800 	.word	0x40003800

08000490 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8000496:	003b      	movs	r3, r7
 8000498:	0018      	movs	r0, r3
 800049a:	2310      	movs	r3, #16
 800049c:	001a      	movs	r2, r3
 800049e:	2100      	movs	r1, #0
 80004a0:	f002 fbb2 	bl	8002c08 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80004a4:	4b22      	ldr	r3, [pc, #136]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004a6:	4a23      	ldr	r2, [pc, #140]	; (8000534 <MX_TIM14_Init+0xa4>)
 80004a8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16-1;
 80004aa:	4b21      	ldr	r3, [pc, #132]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004ac:	220f      	movs	r2, #15
 80004ae:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004b0:	4b1f      	ldr	r3, [pc, #124]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80004b6:	4b1e      	ldr	r3, [pc, #120]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004b8:	4a1f      	ldr	r2, [pc, #124]	; (8000538 <MX_TIM14_Init+0xa8>)
 80004ba:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004bc:	4b1c      	ldr	r3, [pc, #112]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004be:	2200      	movs	r2, #0
 80004c0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004c2:	4b1b      	ldr	r3, [pc, #108]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80004c8:	4b19      	ldr	r3, [pc, #100]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f002 f83c 	bl	8002548 <HAL_TIM_Base_Init>
 80004d0:	1e03      	subs	r3, r0, #0
 80004d2:	d001      	beq.n	80004d8 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80004d4:	f000 f876 	bl	80005c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim14) != HAL_OK)
 80004d8:	4b15      	ldr	r3, [pc, #84]	; (8000530 <MX_TIM14_Init+0xa0>)
 80004da:	0018      	movs	r0, r3
 80004dc:	f002 f88c 	bl	80025f8 <HAL_TIM_IC_Init>
 80004e0:	1e03      	subs	r3, r0, #0
 80004e2:	d001      	beq.n	80004e8 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80004e4:	f000 f86e 	bl	80005c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80004e8:	003b      	movs	r3, r7
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80004ee:	003b      	movs	r3, r7
 80004f0:	2201      	movs	r2, #1
 80004f2:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80004f4:	003b      	movs	r3, r7
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80004fa:	003b      	movs	r3, r7
 80004fc:	2200      	movs	r2, #0
 80004fe:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim14, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000500:	0039      	movs	r1, r7
 8000502:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <MX_TIM14_Init+0xa0>)
 8000504:	2200      	movs	r2, #0
 8000506:	0018      	movs	r0, r3
 8000508:	f002 f8d6 	bl	80026b8 <HAL_TIM_IC_ConfigChannel>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000510:	f000 f858 	bl	80005c4 <Error_Handler>
  }
  if (HAL_TIMEx_TISelection(&htim14, TIM_TIM14_TI1_MCO, TIM_CHANNEL_1) != HAL_OK)
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <MX_TIM14_Init+0xa0>)
 8000516:	2200      	movs	r2, #0
 8000518:	2103      	movs	r1, #3
 800051a:	0018      	movs	r0, r3
 800051c:	f002 faf6 	bl	8002b0c <HAL_TIMEx_TISelection>
 8000520:	1e03      	subs	r3, r0, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM14_Init+0x98>
  {
    Error_Handler();
 8000524:	f000 f84e 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b004      	add	sp, #16
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000154 	.word	0x20000154
 8000534:	40002000 	.word	0x40002000
 8000538:	0000ffff 	.word	0x0000ffff

0800053c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b089      	sub	sp, #36	; 0x24
 8000540:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000542:	240c      	movs	r4, #12
 8000544:	193b      	adds	r3, r7, r4
 8000546:	0018      	movs	r0, r3
 8000548:	2314      	movs	r3, #20
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f002 fb5b 	bl	8002c08 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000552:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <MX_GPIO_Init+0x84>)
 8000554:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000556:	4b1a      	ldr	r3, [pc, #104]	; (80005c0 <MX_GPIO_Init+0x84>)
 8000558:	2102      	movs	r1, #2
 800055a:	430a      	orrs	r2, r1
 800055c:	635a      	str	r2, [r3, #52]	; 0x34
 800055e:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <MX_GPIO_Init+0x84>)
 8000560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000562:	2202      	movs	r2, #2
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <MX_GPIO_Init+0x84>)
 800056c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800056e:	4b14      	ldr	r3, [pc, #80]	; (80005c0 <MX_GPIO_Init+0x84>)
 8000570:	2101      	movs	r1, #1
 8000572:	430a      	orrs	r2, r1
 8000574:	635a      	str	r2, [r3, #52]	; 0x34
 8000576:	4b12      	ldr	r3, [pc, #72]	; (80005c0 <MX_GPIO_Init+0x84>)
 8000578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800057a:	2201      	movs	r2, #1
 800057c:	4013      	ands	r3, r2
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 8000582:	23a0      	movs	r3, #160	; 0xa0
 8000584:	05db      	lsls	r3, r3, #23
 8000586:	2200      	movs	r2, #0
 8000588:	21ae      	movs	r1, #174	; 0xae
 800058a:	0018      	movs	r0, r3
 800058c:	f001 f906 	bl	800179c <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA5
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 8000590:	0021      	movs	r1, r4
 8000592:	187b      	adds	r3, r7, r1
 8000594:	22ae      	movs	r2, #174	; 0xae
 8000596:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2201      	movs	r2, #1
 800059c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005aa:	187a      	adds	r2, r7, r1
 80005ac:	23a0      	movs	r3, #160	; 0xa0
 80005ae:	05db      	lsls	r3, r3, #23
 80005b0:	0011      	movs	r1, r2
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 ff8e 	bl	80014d4 <HAL_GPIO_Init>

}
 80005b8:	46c0      	nop			; (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	b009      	add	sp, #36	; 0x24
 80005be:	bd90      	pop	{r4, r7, pc}
 80005c0:	40021000 	.word	0x40021000

080005c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005cc:	e7fe      	b.n	80005cc <Error_Handler+0x8>
	...

080005d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <HAL_MspInit+0x44>)
 80005d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005da:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <HAL_MspInit+0x44>)
 80005dc:	2101      	movs	r1, #1
 80005de:	430a      	orrs	r2, r1
 80005e0:	641a      	str	r2, [r3, #64]	; 0x40
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <HAL_MspInit+0x44>)
 80005e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e6:	2201      	movs	r2, #1
 80005e8:	4013      	ands	r3, r2
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <HAL_MspInit+0x44>)
 80005f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <HAL_MspInit+0x44>)
 80005f4:	2180      	movs	r1, #128	; 0x80
 80005f6:	0549      	lsls	r1, r1, #21
 80005f8:	430a      	orrs	r2, r1
 80005fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <HAL_MspInit+0x44>)
 80005fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000600:	2380      	movs	r3, #128	; 0x80
 8000602:	055b      	lsls	r3, r3, #21
 8000604:	4013      	ands	r3, r2
 8000606:	603b      	str	r3, [r7, #0]
 8000608:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b002      	add	sp, #8
 8000610:	bd80      	pop	{r7, pc}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	40021000 	.word	0x40021000

08000618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000618:	b590      	push	{r4, r7, lr}
 800061a:	b091      	sub	sp, #68	; 0x44
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	232c      	movs	r3, #44	; 0x2c
 8000622:	18fb      	adds	r3, r7, r3
 8000624:	0018      	movs	r0, r3
 8000626:	2314      	movs	r3, #20
 8000628:	001a      	movs	r2, r3
 800062a:	2100      	movs	r1, #0
 800062c:	f002 faec 	bl	8002c08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	2414      	movs	r4, #20
 8000632:	193b      	adds	r3, r7, r4
 8000634:	0018      	movs	r0, r3
 8000636:	2318      	movs	r3, #24
 8000638:	001a      	movs	r2, r3
 800063a:	2100      	movs	r1, #0
 800063c:	f002 fae4 	bl	8002c08 <memset>
  if(hadc->Instance==ADC1)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a20      	ldr	r2, [pc, #128]	; (80006c8 <HAL_ADC_MspInit+0xb0>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d139      	bne.n	80006be <HAL_ADC_MspInit+0xa6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800064a:	193b      	adds	r3, r7, r4
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	01d2      	lsls	r2, r2, #7
 8000650:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000652:	193b      	adds	r3, r7, r4
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000658:	193b      	adds	r3, r7, r4
 800065a:	0018      	movs	r0, r3
 800065c:	f001 fd96 	bl	800218c <HAL_RCCEx_PeriphCLKConfig>
 8000660:	1e03      	subs	r3, r0, #0
 8000662:	d001      	beq.n	8000668 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000664:	f7ff ffae 	bl	80005c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000668:	4b18      	ldr	r3, [pc, #96]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 800066a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 800066e:	2180      	movs	r1, #128	; 0x80
 8000670:	0349      	lsls	r1, r1, #13
 8000672:	430a      	orrs	r2, r1
 8000674:	641a      	str	r2, [r3, #64]	; 0x40
 8000676:	4b15      	ldr	r3, [pc, #84]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 8000678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800067a:	2380      	movs	r3, #128	; 0x80
 800067c:	035b      	lsls	r3, r3, #13
 800067e:	4013      	ands	r3, r2
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000684:	4b11      	ldr	r3, [pc, #68]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 8000686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000688:	4b10      	ldr	r3, [pc, #64]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 800068a:	2101      	movs	r1, #1
 800068c:	430a      	orrs	r2, r1
 800068e:	635a      	str	r2, [r3, #52]	; 0x34
 8000690:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <HAL_ADC_MspInit+0xb4>)
 8000692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000694:	2201      	movs	r2, #1
 8000696:	4013      	ands	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 800069c:	212c      	movs	r1, #44	; 0x2c
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2241      	movs	r2, #65	; 0x41
 80006a2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2203      	movs	r2, #3
 80006a8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b0:	187a      	adds	r2, r7, r1
 80006b2:	23a0      	movs	r3, #160	; 0xa0
 80006b4:	05db      	lsls	r3, r3, #23
 80006b6:	0011      	movs	r1, r2
 80006b8:	0018      	movs	r0, r3
 80006ba:	f000 ff0b 	bl	80014d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b011      	add	sp, #68	; 0x44
 80006c4:	bd90      	pop	{r4, r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40012400 	.word	0x40012400
 80006cc:	40021000 	.word	0x40021000

080006d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b08f      	sub	sp, #60	; 0x3c
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	2424      	movs	r4, #36	; 0x24
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	0018      	movs	r0, r3
 80006de:	2314      	movs	r3, #20
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f002 fa90 	bl	8002c08 <memset>
  if(hspi->Instance==SPI1)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a66      	ldr	r2, [pc, #408]	; (8000888 <HAL_SPI_MspInit+0x1b8>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d153      	bne.n	800079a <HAL_SPI_MspInit+0xca>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006f2:	4b66      	ldr	r3, [pc, #408]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80006f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006f6:	4b65      	ldr	r3, [pc, #404]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	0149      	lsls	r1, r1, #5
 80006fc:	430a      	orrs	r2, r1
 80006fe:	641a      	str	r2, [r3, #64]	; 0x40
 8000700:	4b62      	ldr	r3, [pc, #392]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 8000702:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000704:	2380      	movs	r3, #128	; 0x80
 8000706:	015b      	lsls	r3, r3, #5
 8000708:	4013      	ands	r3, r2
 800070a:	623b      	str	r3, [r7, #32]
 800070c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	4b5f      	ldr	r3, [pc, #380]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 8000710:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000712:	4b5e      	ldr	r3, [pc, #376]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 8000714:	2101      	movs	r1, #1
 8000716:	430a      	orrs	r2, r1
 8000718:	635a      	str	r2, [r3, #52]	; 0x34
 800071a:	4b5c      	ldr	r3, [pc, #368]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 800071c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800071e:	2201      	movs	r2, #1
 8000720:	4013      	ands	r3, r2
 8000722:	61fb      	str	r3, [r7, #28]
 8000724:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	4b59      	ldr	r3, [pc, #356]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 8000728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800072a:	4b58      	ldr	r3, [pc, #352]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 800072c:	2102      	movs	r1, #2
 800072e:	430a      	orrs	r2, r1
 8000730:	635a      	str	r2, [r3, #52]	; 0x34
 8000732:	4b56      	ldr	r3, [pc, #344]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 8000734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000736:	2202      	movs	r2, #2
 8000738:	4013      	ands	r3, r2
 800073a:	61bb      	str	r3, [r7, #24]
 800073c:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA11 [PA9]     ------> SPI1_MISO
    PA12 [PA10]     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800073e:	193b      	adds	r3, r7, r4
 8000740:	22c0      	movs	r2, #192	; 0xc0
 8000742:	0152      	lsls	r2, r2, #5
 8000744:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2202      	movs	r2, #2
 800074a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2200      	movs	r2, #0
 8000756:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	2200      	movs	r2, #0
 800075c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075e:	193a      	adds	r2, r7, r4
 8000760:	23a0      	movs	r3, #160	; 0xa0
 8000762:	05db      	lsls	r3, r3, #23
 8000764:	0011      	movs	r1, r2
 8000766:	0018      	movs	r0, r3
 8000768:	f000 feb4 	bl	80014d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800076c:	0021      	movs	r1, r4
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2208      	movs	r2, #8
 8000772:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2202      	movs	r2, #2
 8000778:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078c:	187b      	adds	r3, r7, r1
 800078e:	4a40      	ldr	r2, [pc, #256]	; (8000890 <HAL_SPI_MspInit+0x1c0>)
 8000790:	0019      	movs	r1, r3
 8000792:	0010      	movs	r0, r2
 8000794:	f000 fe9e 	bl	80014d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000798:	e071      	b.n	800087e <HAL_SPI_MspInit+0x1ae>
  else if(hspi->Instance==SPI2)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a3d      	ldr	r2, [pc, #244]	; (8000894 <HAL_SPI_MspInit+0x1c4>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d16c      	bne.n	800087e <HAL_SPI_MspInit+0x1ae>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007a4:	4b39      	ldr	r3, [pc, #228]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007a8:	4b38      	ldr	r3, [pc, #224]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007aa:	2180      	movs	r1, #128	; 0x80
 80007ac:	01c9      	lsls	r1, r1, #7
 80007ae:	430a      	orrs	r2, r1
 80007b0:	63da      	str	r2, [r3, #60]	; 0x3c
 80007b2:	4b36      	ldr	r3, [pc, #216]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007b6:	2380      	movs	r3, #128	; 0x80
 80007b8:	01db      	lsls	r3, r3, #7
 80007ba:	4013      	ands	r3, r2
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c0:	4b32      	ldr	r3, [pc, #200]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007c4:	4b31      	ldr	r3, [pc, #196]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007c6:	2102      	movs	r1, #2
 80007c8:	430a      	orrs	r2, r1
 80007ca:	635a      	str	r2, [r3, #52]	; 0x34
 80007cc:	4b2f      	ldr	r3, [pc, #188]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007d0:	2202      	movs	r2, #2
 80007d2:	4013      	ands	r3, r2
 80007d4:	613b      	str	r3, [r7, #16]
 80007d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d8:	4b2c      	ldr	r3, [pc, #176]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007dc:	4b2b      	ldr	r3, [pc, #172]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007de:	2101      	movs	r1, #1
 80007e0:	430a      	orrs	r2, r1
 80007e2:	635a      	str	r2, [r3, #52]	; 0x34
 80007e4:	4b29      	ldr	r3, [pc, #164]	; (800088c <HAL_SPI_MspInit+0x1bc>)
 80007e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007e8:	2201      	movs	r2, #1
 80007ea:	4013      	ands	r3, r2
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_2;
 80007f0:	2124      	movs	r1, #36	; 0x24
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2282      	movs	r2, #130	; 0x82
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fa:	000c      	movs	r4, r1
 80007fc:	193b      	adds	r3, r7, r4
 80007fe:	2202      	movs	r2, #2
 8000800:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	193b      	adds	r3, r7, r4
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	193b      	adds	r3, r7, r4
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800080e:	193b      	adds	r3, r7, r4
 8000810:	2201      	movs	r2, #1
 8000812:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000814:	193b      	adds	r3, r7, r4
 8000816:	4a1e      	ldr	r2, [pc, #120]	; (8000890 <HAL_SPI_MspInit+0x1c0>)
 8000818:	0019      	movs	r1, r3
 800081a:	0010      	movs	r0, r2
 800081c:	f000 fe5a 	bl	80014d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000820:	0021      	movs	r1, r4
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0092      	lsls	r2, r2, #2
 8000828:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082a:	000c      	movs	r4, r1
 800082c:	193b      	adds	r3, r7, r4
 800082e:	2202      	movs	r2, #2
 8000830:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	193b      	adds	r3, r7, r4
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000838:	193b      	adds	r3, r7, r4
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	193b      	adds	r3, r7, r4
 8000840:	2205      	movs	r2, #5
 8000842:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000844:	193b      	adds	r3, r7, r4
 8000846:	4a12      	ldr	r2, [pc, #72]	; (8000890 <HAL_SPI_MspInit+0x1c0>)
 8000848:	0019      	movs	r1, r3
 800084a:	0010      	movs	r0, r2
 800084c:	f000 fe42 	bl	80014d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000850:	0021      	movs	r1, r4
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2210      	movs	r2, #16
 8000856:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2202      	movs	r2, #2
 800085c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2201      	movs	r2, #1
 800086e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	187a      	adds	r2, r7, r1
 8000872:	23a0      	movs	r3, #160	; 0xa0
 8000874:	05db      	lsls	r3, r3, #23
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f000 fe2b 	bl	80014d4 <HAL_GPIO_Init>
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b00f      	add	sp, #60	; 0x3c
 8000884:	bd90      	pop	{r4, r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40013000 	.word	0x40013000
 800088c:	40021000 	.word	0x40021000
 8000890:	50000400 	.word	0x50000400
 8000894:	40003800 	.word	0x40003800

08000898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a0a      	ldr	r2, [pc, #40]	; (80008d0 <HAL_TIM_Base_MspInit+0x38>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d10d      	bne.n	80008c6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80008aa:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <HAL_TIM_Base_MspInit+0x3c>)
 80008ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <HAL_TIM_Base_MspInit+0x3c>)
 80008b0:	2180      	movs	r1, #128	; 0x80
 80008b2:	0209      	lsls	r1, r1, #8
 80008b4:	430a      	orrs	r2, r1
 80008b6:	641a      	str	r2, [r3, #64]	; 0x40
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <HAL_TIM_Base_MspInit+0x3c>)
 80008ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008bc:	2380      	movs	r3, #128	; 0x80
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	4013      	ands	r3, r2
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b004      	add	sp, #16
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	40002000 	.word	0x40002000
 80008d4:	40021000 	.word	0x40021000

080008d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <NMI_Handler+0x4>

080008de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e2:	e7fe      	b.n	80008e2 <HardFault_Handler+0x4>

080008e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008e8:	46c0      	nop			; (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fc:	f000 f89c 	bl	8000a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000910:	480d      	ldr	r0, [pc, #52]	; (8000948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000912:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000914:	f7ff fff7 	bl	8000906 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000918:	480c      	ldr	r0, [pc, #48]	; (800094c <LoopForever+0x6>)
  ldr r1, =_edata
 800091a:	490d      	ldr	r1, [pc, #52]	; (8000950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800091c:	4a0d      	ldr	r2, [pc, #52]	; (8000954 <LoopForever+0xe>)
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000920:	e002      	b.n	8000928 <LoopCopyDataInit>

08000922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000926:	3304      	adds	r3, #4

08000928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800092c:	d3f9      	bcc.n	8000922 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800092e:	4a0a      	ldr	r2, [pc, #40]	; (8000958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000930:	4c0a      	ldr	r4, [pc, #40]	; (800095c <LoopForever+0x16>)
  movs r3, #0
 8000932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000934:	e001      	b.n	800093a <LoopFillZerobss>

08000936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000938:	3204      	adds	r2, #4

0800093a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800093c:	d3fb      	bcc.n	8000936 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800093e:	f002 f93f 	bl	8002bc0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000942:	f7ff fc69 	bl	8000218 <main>

08000946 <LoopForever>:

LoopForever:
  b LoopForever
 8000946:	e7fe      	b.n	8000946 <LoopForever>
  ldr   r0, =_estack
 8000948:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800094c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000950:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000954:	08002c78 	.word	0x08002c78
  ldr r2, =_sbss
 8000958:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800095c:	200001a4 	.word	0x200001a4

08000960 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000960:	e7fe      	b.n	8000960 <ADC1_IRQHandler>
	...

08000964 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000970:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <HAL_Init+0x3c>)
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <HAL_Init+0x3c>)
 8000976:	2180      	movs	r1, #128	; 0x80
 8000978:	0049      	lsls	r1, r1, #1
 800097a:	430a      	orrs	r2, r1
 800097c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800097e:	2000      	movs	r0, #0
 8000980:	f000 f810 	bl	80009a4 <HAL_InitTick>
 8000984:	1e03      	subs	r3, r0, #0
 8000986:	d003      	beq.n	8000990 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000988:	1dfb      	adds	r3, r7, #7
 800098a:	2201      	movs	r2, #1
 800098c:	701a      	strb	r2, [r3, #0]
 800098e:	e001      	b.n	8000994 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000990:	f7ff fe1e 	bl	80005d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000994:	1dfb      	adds	r3, r7, #7
 8000996:	781b      	ldrb	r3, [r3, #0]
}
 8000998:	0018      	movs	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40022000 	.word	0x40022000

080009a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009ac:	230f      	movs	r3, #15
 80009ae:	18fb      	adds	r3, r7, r3
 80009b0:	2200      	movs	r2, #0
 80009b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80009b4:	4b1d      	ldr	r3, [pc, #116]	; (8000a2c <HAL_InitTick+0x88>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d02b      	beq.n	8000a14 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80009bc:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <HAL_InitTick+0x8c>)
 80009be:	681c      	ldr	r4, [r3, #0]
 80009c0:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <HAL_InitTick+0x88>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	0019      	movs	r1, r3
 80009c6:	23fa      	movs	r3, #250	; 0xfa
 80009c8:	0098      	lsls	r0, r3, #2
 80009ca:	f7ff fb99 	bl	8000100 <__udivsi3>
 80009ce:	0003      	movs	r3, r0
 80009d0:	0019      	movs	r1, r3
 80009d2:	0020      	movs	r0, r4
 80009d4:	f7ff fb94 	bl	8000100 <__udivsi3>
 80009d8:	0003      	movs	r3, r0
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 fd6d 	bl	80014ba <HAL_SYSTICK_Config>
 80009e0:	1e03      	subs	r3, r0, #0
 80009e2:	d112      	bne.n	8000a0a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2b03      	cmp	r3, #3
 80009e8:	d80a      	bhi.n	8000a00 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	2301      	movs	r3, #1
 80009ee:	425b      	negs	r3, r3
 80009f0:	2200      	movs	r2, #0
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 fd4c 	bl	8001490 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009f8:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <HAL_InitTick+0x90>)
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	e00d      	b.n	8000a1c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a00:	230f      	movs	r3, #15
 8000a02:	18fb      	adds	r3, r7, r3
 8000a04:	2201      	movs	r2, #1
 8000a06:	701a      	strb	r2, [r3, #0]
 8000a08:	e008      	b.n	8000a1c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a0a:	230f      	movs	r3, #15
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	2201      	movs	r2, #1
 8000a10:	701a      	strb	r2, [r3, #0]
 8000a12:	e003      	b.n	8000a1c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a14:	230f      	movs	r3, #15
 8000a16:	18fb      	adds	r3, r7, r3
 8000a18:	2201      	movs	r2, #1
 8000a1a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	781b      	ldrb	r3, [r3, #0]
}
 8000a22:	0018      	movs	r0, r3
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b005      	add	sp, #20
 8000a28:	bd90      	pop	{r4, r7, pc}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	20000008 	.word	0x20000008
 8000a30:	20000000 	.word	0x20000000
 8000a34:	20000004 	.word	0x20000004

08000a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <HAL_IncTick+0x1c>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	001a      	movs	r2, r3
 8000a42:	4b05      	ldr	r3, [pc, #20]	; (8000a58 <HAL_IncTick+0x20>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	18d2      	adds	r2, r2, r3
 8000a48:	4b03      	ldr	r3, [pc, #12]	; (8000a58 <HAL_IncTick+0x20>)
 8000a4a:	601a      	str	r2, [r3, #0]
}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	20000008 	.word	0x20000008
 8000a58:	200001a0 	.word	0x200001a0

08000a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a60:	4b02      	ldr	r3, [pc, #8]	; (8000a6c <HAL_GetTick+0x10>)
 8000a62:	681b      	ldr	r3, [r3, #0]
}
 8000a64:	0018      	movs	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	200001a0 	.word	0x200001a0

08000a70 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a05      	ldr	r2, [pc, #20]	; (8000a94 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000a80:	401a      	ands	r2, r3
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	431a      	orrs	r2, r3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	601a      	str	r2, [r3, #0]
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b002      	add	sp, #8
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	fe3fffff 	.word	0xfe3fffff

08000a98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	23e0      	movs	r3, #224	; 0xe0
 8000aa6:	045b      	lsls	r3, r3, #17
 8000aa8:	4013      	ands	r3, r2
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b002      	add	sp, #8
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b084      	sub	sp, #16
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	60f8      	str	r0, [r7, #12]
 8000aba:	60b9      	str	r1, [r7, #8]
 8000abc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	400a      	ands	r2, r1
 8000ac8:	2107      	movs	r1, #7
 8000aca:	4091      	lsls	r1, r2
 8000acc:	000a      	movs	r2, r1
 8000ace:	43d2      	mvns	r2, r2
 8000ad0:	401a      	ands	r2, r3
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	400b      	ands	r3, r1
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	4099      	lsls	r1, r3
 8000adc:	000b      	movs	r3, r1
 8000ade:	431a      	orrs	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b004      	add	sp, #16
 8000aea:	bd80      	pop	{r7, pc}

08000aec <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	695b      	ldr	r3, [r3, #20]
 8000afa:	683a      	ldr	r2, [r7, #0]
 8000afc:	2104      	movs	r1, #4
 8000afe:	400a      	ands	r2, r1
 8000b00:	2107      	movs	r1, #7
 8000b02:	4091      	lsls	r1, r2
 8000b04:	000a      	movs	r2, r1
 8000b06:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	2104      	movs	r1, #4
 8000b0c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000b0e:	40da      	lsrs	r2, r3
 8000b10:	0013      	movs	r3, r2
}
 8000b12:	0018      	movs	r0, r3
 8000b14:	46bd      	mov	sp, r7
 8000b16:	b002      	add	sp, #8
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b084      	sub	sp, #16
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	60f8      	str	r0, [r7, #12]
 8000b22:	60b9      	str	r1, [r7, #8]
 8000b24:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b2a:	68ba      	ldr	r2, [r7, #8]
 8000b2c:	211f      	movs	r1, #31
 8000b2e:	400a      	ands	r2, r1
 8000b30:	210f      	movs	r1, #15
 8000b32:	4091      	lsls	r1, r2
 8000b34:	000a      	movs	r2, r1
 8000b36:	43d2      	mvns	r2, r2
 8000b38:	401a      	ands	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	0e9b      	lsrs	r3, r3, #26
 8000b3e:	210f      	movs	r1, #15
 8000b40:	4019      	ands	r1, r3
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	201f      	movs	r0, #31
 8000b46:	4003      	ands	r3, r0
 8000b48:	4099      	lsls	r1, r3
 8000b4a:	000b      	movs	r3, r1
 8000b4c:	431a      	orrs	r2, r3
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	b004      	add	sp, #16
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b082      	sub	sp, #8
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
 8000b62:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	035b      	lsls	r3, r3, #13
 8000b6c:	0b5b      	lsrs	r3, r3, #13
 8000b6e:	431a      	orrs	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b74:	46c0      	nop			; (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b002      	add	sp, #8
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	0352      	lsls	r2, r2, #13
 8000b8e:	0b52      	lsrs	r2, r2, #13
 8000b90:	43d2      	mvns	r2, r2
 8000b92:	401a      	ands	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b002      	add	sp, #8
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	695b      	ldr	r3, [r3, #20]
 8000bb0:	68ba      	ldr	r2, [r7, #8]
 8000bb2:	0212      	lsls	r2, r2, #8
 8000bb4:	43d2      	mvns	r2, r2
 8000bb6:	401a      	ands	r2, r3
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	021b      	lsls	r3, r3, #8
 8000bbc:	6879      	ldr	r1, [r7, #4]
 8000bbe:	400b      	ands	r3, r1
 8000bc0:	4904      	ldr	r1, [pc, #16]	; (8000bd4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000bc2:	400b      	ands	r3, r1
 8000bc4:	431a      	orrs	r2, r3
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b004      	add	sp, #16
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	07ffff00 	.word	0x07ffff00

08000bd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <LL_ADC_EnableInternalRegulator+0x24>)
 8000be6:	4013      	ands	r3, r2
 8000be8:	2280      	movs	r2, #128	; 0x80
 8000bea:	0552      	lsls	r2, r2, #21
 8000bec:	431a      	orrs	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	6fffffe8 	.word	0x6fffffe8

08000c00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	689a      	ldr	r2, [r3, #8]
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	055b      	lsls	r3, r3, #21
 8000c10:	401a      	ands	r2, r3
 8000c12:	2380      	movs	r3, #128	; 0x80
 8000c14:	055b      	lsls	r3, r3, #21
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d101      	bne.n	8000c1e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e000      	b.n	8000c20 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b002      	add	sp, #8
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	2201      	movs	r2, #1
 8000c36:	4013      	ands	r3, r2
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d101      	bne.n	8000c40 <LL_ADC_IsEnabled+0x18>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e000      	b.n	8000c42 <LL_ADC_IsEnabled+0x1a>
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	2204      	movs	r2, #4
 8000c58:	4013      	ands	r3, r2
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d101      	bne.n	8000c62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e000      	b.n	8000c64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b002      	add	sp, #8
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b088      	sub	sp, #32
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c74:	231f      	movs	r3, #31
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d101      	bne.n	8000c92 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e17f      	b.n	8000f92 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d10a      	bne.n	8000cb0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff fcbb 	bl	8000618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2254      	movs	r2, #84	; 0x54
 8000cac:	2100      	movs	r1, #0
 8000cae:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f7ff ffa3 	bl	8000c00 <LL_ADC_IsInternalRegulatorEnabled>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d115      	bne.n	8000cea <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f7ff ff88 	bl	8000bd8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000cc8:	4bb4      	ldr	r3, [pc, #720]	; (8000f9c <HAL_ADC_Init+0x330>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	49b4      	ldr	r1, [pc, #720]	; (8000fa0 <HAL_ADC_Init+0x334>)
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f7ff fa16 	bl	8000100 <__udivsi3>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000cdc:	e002      	b.n	8000ce4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1f9      	bne.n	8000cde <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f7ff ff86 	bl	8000c00 <LL_ADC_IsInternalRegulatorEnabled>
 8000cf4:	1e03      	subs	r3, r0, #0
 8000cf6:	d10f      	bne.n	8000d18 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cfc:	2210      	movs	r2, #16
 8000cfe:	431a      	orrs	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d08:	2201      	movs	r2, #1
 8000d0a:	431a      	orrs	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000d10:	231f      	movs	r3, #31
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff ff94 	bl	8000c4a <LL_ADC_REG_IsConversionOngoing>
 8000d22:	0003      	movs	r3, r0
 8000d24:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d2a:	2210      	movs	r2, #16
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	d000      	beq.n	8000d32 <HAL_ADC_Init+0xc6>
 8000d30:	e122      	b.n	8000f78 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d000      	beq.n	8000d3a <HAL_ADC_Init+0xce>
 8000d38:	e11e      	b.n	8000f78 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d3e:	4a99      	ldr	r2, [pc, #612]	; (8000fa4 <HAL_ADC_Init+0x338>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	2202      	movs	r2, #2
 8000d44:	431a      	orrs	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f7ff ff6a 	bl	8000c28 <LL_ADC_IsEnabled>
 8000d54:	1e03      	subs	r3, r0, #0
 8000d56:	d000      	beq.n	8000d5a <HAL_ADC_Init+0xee>
 8000d58:	e0ad      	b.n	8000eb6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7e1b      	ldrb	r3, [r3, #24]
 8000d62:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d64:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	7e5b      	ldrb	r3, [r3, #25]
 8000d6a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000d6c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	7e9b      	ldrb	r3, [r3, #26]
 8000d72:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000d74:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <HAL_ADC_Init+0x118>
 8000d7e:	2380      	movs	r3, #128	; 0x80
 8000d80:	015b      	lsls	r3, r3, #5
 8000d82:	e000      	b.n	8000d86 <HAL_ADC_Init+0x11a>
 8000d84:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000d86:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000d8c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	691b      	ldr	r3, [r3, #16]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	da04      	bge.n	8000da0 <HAL_ADC_Init+0x134>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	085b      	lsrs	r3, r3, #1
 8000d9e:	e001      	b.n	8000da4 <HAL_ADC_Init+0x138>
 8000da0:	2380      	movs	r3, #128	; 0x80
 8000da2:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000da4:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	212c      	movs	r1, #44	; 0x2c
 8000daa:	5c5b      	ldrb	r3, [r3, r1]
 8000dac:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000dae:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2220      	movs	r2, #32
 8000dba:	5c9b      	ldrb	r3, [r3, r2]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d115      	bne.n	8000dec <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7e9b      	ldrb	r3, [r3, #26]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d105      	bne.n	8000dd4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	2280      	movs	r2, #128	; 0x80
 8000dcc:	0252      	lsls	r2, r2, #9
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
 8000dd2:	e00b      	b.n	8000dec <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd8:	2220      	movs	r2, #32
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000de4:	2201      	movs	r2, #1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00a      	beq.n	8000e0a <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000df8:	23e0      	movs	r3, #224	; 0xe0
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000e02:	4313      	orrs	r3, r2
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	4a65      	ldr	r2, [pc, #404]	; (8000fa8 <HAL_ADC_Init+0x33c>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	0019      	movs	r1, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	0f9b      	lsrs	r3, r3, #30
 8000e26:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	697a      	ldr	r2, [r7, #20]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	223c      	movs	r2, #60	; 0x3c
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d111      	bne.n	8000e62 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	0f9b      	lsrs	r3, r3, #30
 8000e44:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e4a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000e50:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000e56:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	4a50      	ldr	r2, [pc, #320]	; (8000fac <HAL_ADC_Init+0x340>)
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	0019      	movs	r1, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	430a      	orrs	r2, r1
 8000e76:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	23c0      	movs	r3, #192	; 0xc0
 8000e7e:	061b      	lsls	r3, r3, #24
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d018      	beq.n	8000eb6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	05db      	lsls	r3, r3, #23
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d012      	beq.n	8000eb6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	061b      	lsls	r3, r3, #24
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d00c      	beq.n	8000eb6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000e9c:	4b44      	ldr	r3, [pc, #272]	; (8000fb0 <HAL_ADC_Init+0x344>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a44      	ldr	r2, [pc, #272]	; (8000fb4 <HAL_ADC_Init+0x348>)
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	23f0      	movs	r3, #240	; 0xf0
 8000eac:	039b      	lsls	r3, r3, #14
 8000eae:	401a      	ands	r2, r3
 8000eb0:	4b3f      	ldr	r3, [pc, #252]	; (8000fb0 <HAL_ADC_Init+0x344>)
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6818      	ldr	r0, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ebe:	001a      	movs	r2, r3
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	f7ff fdf6 	bl	8000ab2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6818      	ldr	r0, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ece:	493a      	ldr	r1, [pc, #232]	; (8000fb8 <HAL_ADC_Init+0x34c>)
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	f7ff fdee 	bl	8000ab2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	691b      	ldr	r3, [r3, #16]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d109      	bne.n	8000ef2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2110      	movs	r1, #16
 8000eea:	4249      	negs	r1, r1
 8000eec:	430a      	orrs	r2, r1
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28
 8000ef0:	e018      	b.n	8000f24 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	691a      	ldr	r2, [r3, #16]
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	039b      	lsls	r3, r3, #14
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d112      	bne.n	8000f24 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	221c      	movs	r2, #28
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2210      	movs	r2, #16
 8000f12:	4252      	negs	r2, r2
 8000f14:	409a      	lsls	r2, r3
 8000f16:	0011      	movs	r1, r2
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	430a      	orrs	r2, r1
 8000f22:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f7ff fdde 	bl	8000aec <LL_ADC_GetSamplingTimeCommonChannels>
 8000f30:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d10b      	bne.n	8000f52 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f44:	2203      	movs	r2, #3
 8000f46:	4393      	bics	r3, r2
 8000f48:	2201      	movs	r2, #1
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f50:	e01c      	b.n	8000f8c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f56:	2212      	movs	r2, #18
 8000f58:	4393      	bics	r3, r2
 8000f5a:	2210      	movs	r2, #16
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f66:	2201      	movs	r2, #1
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8000f6e:	231f      	movs	r3, #31
 8000f70:	18fb      	adds	r3, r7, r3
 8000f72:	2201      	movs	r2, #1
 8000f74:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f76:	e009      	b.n	8000f8c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f7c:	2210      	movs	r2, #16
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000f84:	231f      	movs	r3, #31
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	2201      	movs	r2, #1
 8000f8a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000f8c:	231f      	movs	r3, #31
 8000f8e:	18fb      	adds	r3, r7, r3
 8000f90:	781b      	ldrb	r3, [r3, #0]
}
 8000f92:	0018      	movs	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b008      	add	sp, #32
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	20000000 	.word	0x20000000
 8000fa0:	00030d40 	.word	0x00030d40
 8000fa4:	fffffefd 	.word	0xfffffefd
 8000fa8:	fffe0201 	.word	0xfffe0201
 8000fac:	1ffffc02 	.word	0x1ffffc02
 8000fb0:	40012708 	.word	0x40012708
 8000fb4:	ffc3ffff 	.word	0xffc3ffff
 8000fb8:	07ffff04 	.word	0x07ffff04

08000fbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fc6:	2317      	movs	r3, #23
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2254      	movs	r2, #84	; 0x54
 8000fd6:	5c9b      	ldrb	r3, [r3, r2]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d101      	bne.n	8000fe0 <HAL_ADC_ConfigChannel+0x24>
 8000fdc:	2302      	movs	r3, #2
 8000fde:	e1c0      	b.n	8001362 <HAL_ADC_ConfigChannel+0x3a6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2254      	movs	r2, #84	; 0x54
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff fe2c 	bl	8000c4a <LL_ADC_REG_IsConversionOngoing>
 8000ff2:	1e03      	subs	r3, r0, #0
 8000ff4:	d000      	beq.n	8000ff8 <HAL_ADC_ConfigChannel+0x3c>
 8000ff6:	e1a3      	b.n	8001340 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d100      	bne.n	8001002 <HAL_ADC_ConfigChannel+0x46>
 8001000:	e143      	b.n	800128a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	691a      	ldr	r2, [r3, #16]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	061b      	lsls	r3, r3, #24
 800100a:	429a      	cmp	r2, r3
 800100c:	d004      	beq.n	8001018 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001012:	4ac1      	ldr	r2, [pc, #772]	; (8001318 <HAL_ADC_ConfigChannel+0x35c>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d108      	bne.n	800102a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	0019      	movs	r1, r3
 8001022:	0010      	movs	r0, r2
 8001024:	f7ff fd99 	bl	8000b5a <LL_ADC_REG_SetSequencerChAdd>
 8001028:	e0c9      	b.n	80011be <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	211f      	movs	r1, #31
 8001034:	400b      	ands	r3, r1
 8001036:	210f      	movs	r1, #15
 8001038:	4099      	lsls	r1, r3
 800103a:	000b      	movs	r3, r1
 800103c:	43db      	mvns	r3, r3
 800103e:	4013      	ands	r3, r2
 8001040:	0019      	movs	r1, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	035b      	lsls	r3, r3, #13
 8001048:	0b5b      	lsrs	r3, r3, #13
 800104a:	d105      	bne.n	8001058 <HAL_ADC_ConfigChannel+0x9c>
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	0e9b      	lsrs	r3, r3, #26
 8001052:	221f      	movs	r2, #31
 8001054:	4013      	ands	r3, r2
 8001056:	e098      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2201      	movs	r2, #1
 800105e:	4013      	ands	r3, r2
 8001060:	d000      	beq.n	8001064 <HAL_ADC_ConfigChannel+0xa8>
 8001062:	e091      	b.n	8001188 <HAL_ADC_ConfigChannel+0x1cc>
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2202      	movs	r2, #2
 800106a:	4013      	ands	r3, r2
 800106c:	d000      	beq.n	8001070 <HAL_ADC_ConfigChannel+0xb4>
 800106e:	e089      	b.n	8001184 <HAL_ADC_ConfigChannel+0x1c8>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2204      	movs	r2, #4
 8001076:	4013      	ands	r3, r2
 8001078:	d000      	beq.n	800107c <HAL_ADC_ConfigChannel+0xc0>
 800107a:	e081      	b.n	8001180 <HAL_ADC_ConfigChannel+0x1c4>
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2208      	movs	r2, #8
 8001082:	4013      	ands	r3, r2
 8001084:	d000      	beq.n	8001088 <HAL_ADC_ConfigChannel+0xcc>
 8001086:	e079      	b.n	800117c <HAL_ADC_ConfigChannel+0x1c0>
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2210      	movs	r2, #16
 800108e:	4013      	ands	r3, r2
 8001090:	d000      	beq.n	8001094 <HAL_ADC_ConfigChannel+0xd8>
 8001092:	e071      	b.n	8001178 <HAL_ADC_ConfigChannel+0x1bc>
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2220      	movs	r2, #32
 800109a:	4013      	ands	r3, r2
 800109c:	d000      	beq.n	80010a0 <HAL_ADC_ConfigChannel+0xe4>
 800109e:	e069      	b.n	8001174 <HAL_ADC_ConfigChannel+0x1b8>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2240      	movs	r2, #64	; 0x40
 80010a6:	4013      	ands	r3, r2
 80010a8:	d000      	beq.n	80010ac <HAL_ADC_ConfigChannel+0xf0>
 80010aa:	e061      	b.n	8001170 <HAL_ADC_ConfigChannel+0x1b4>
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2280      	movs	r2, #128	; 0x80
 80010b2:	4013      	ands	r3, r2
 80010b4:	d000      	beq.n	80010b8 <HAL_ADC_ConfigChannel+0xfc>
 80010b6:	e059      	b.n	800116c <HAL_ADC_ConfigChannel+0x1b0>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4013      	ands	r3, r2
 80010c2:	d151      	bne.n	8001168 <HAL_ADC_ConfigChannel+0x1ac>
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	2380      	movs	r3, #128	; 0x80
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	4013      	ands	r3, r2
 80010ce:	d149      	bne.n	8001164 <HAL_ADC_ConfigChannel+0x1a8>
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	4013      	ands	r3, r2
 80010da:	d141      	bne.n	8001160 <HAL_ADC_ConfigChannel+0x1a4>
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	4013      	ands	r3, r2
 80010e6:	d139      	bne.n	800115c <HAL_ADC_ConfigChannel+0x1a0>
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	015b      	lsls	r3, r3, #5
 80010f0:	4013      	ands	r3, r2
 80010f2:	d131      	bne.n	8001158 <HAL_ADC_ConfigChannel+0x19c>
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2380      	movs	r3, #128	; 0x80
 80010fa:	019b      	lsls	r3, r3, #6
 80010fc:	4013      	ands	r3, r2
 80010fe:	d129      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x198>
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	2380      	movs	r3, #128	; 0x80
 8001106:	01db      	lsls	r3, r3, #7
 8001108:	4013      	ands	r3, r2
 800110a:	d121      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x194>
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	4013      	ands	r3, r2
 8001116:	d119      	bne.n	800114c <HAL_ADC_ConfigChannel+0x190>
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	025b      	lsls	r3, r3, #9
 8001120:	4013      	ands	r3, r2
 8001122:	d111      	bne.n	8001148 <HAL_ADC_ConfigChannel+0x18c>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	2380      	movs	r3, #128	; 0x80
 800112a:	029b      	lsls	r3, r3, #10
 800112c:	4013      	ands	r3, r2
 800112e:	d109      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x188>
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	2380      	movs	r3, #128	; 0x80
 8001136:	02db      	lsls	r3, r3, #11
 8001138:	4013      	ands	r3, r2
 800113a:	d001      	beq.n	8001140 <HAL_ADC_ConfigChannel+0x184>
 800113c:	2312      	movs	r3, #18
 800113e:	e024      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001140:	2300      	movs	r3, #0
 8001142:	e022      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001144:	2311      	movs	r3, #17
 8001146:	e020      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001148:	2310      	movs	r3, #16
 800114a:	e01e      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 800114c:	230f      	movs	r3, #15
 800114e:	e01c      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001150:	230e      	movs	r3, #14
 8001152:	e01a      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001154:	230d      	movs	r3, #13
 8001156:	e018      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001158:	230c      	movs	r3, #12
 800115a:	e016      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 800115c:	230b      	movs	r3, #11
 800115e:	e014      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001160:	230a      	movs	r3, #10
 8001162:	e012      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001164:	2309      	movs	r3, #9
 8001166:	e010      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001168:	2308      	movs	r3, #8
 800116a:	e00e      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 800116c:	2307      	movs	r3, #7
 800116e:	e00c      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001170:	2306      	movs	r3, #6
 8001172:	e00a      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001174:	2305      	movs	r3, #5
 8001176:	e008      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001178:	2304      	movs	r3, #4
 800117a:	e006      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 800117c:	2303      	movs	r3, #3
 800117e:	e004      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001180:	2302      	movs	r3, #2
 8001182:	e002      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001184:	2301      	movs	r3, #1
 8001186:	e000      	b.n	800118a <HAL_ADC_ConfigChannel+0x1ce>
 8001188:	2300      	movs	r3, #0
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	6852      	ldr	r2, [r2, #4]
 800118e:	201f      	movs	r0, #31
 8001190:	4002      	ands	r2, r0
 8001192:	4093      	lsls	r3, r2
 8001194:	000a      	movs	r2, r1
 8001196:	431a      	orrs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d808      	bhi.n	80011be <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6818      	ldr	r0, [r3, #0]
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	6859      	ldr	r1, [r3, #4]
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	001a      	movs	r2, r3
 80011ba:	f7ff fcae 	bl	8000b1a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6819      	ldr	r1, [r3, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	001a      	movs	r2, r3
 80011cc:	f7ff fce8 	bl	8000ba0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	db00      	blt.n	80011da <HAL_ADC_ConfigChannel+0x21e>
 80011d8:	e0bc      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80011da:	4b50      	ldr	r3, [pc, #320]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff fc5b 	bl	8000a98 <LL_ADC_GetCommonPathInternalCh>
 80011e2:	0003      	movs	r3, r0
 80011e4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a4d      	ldr	r2, [pc, #308]	; (8001320 <HAL_ADC_ConfigChannel+0x364>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d122      	bne.n	8001236 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	041b      	lsls	r3, r3, #16
 80011f6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011f8:	d11d      	bne.n	8001236 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	2280      	movs	r2, #128	; 0x80
 80011fe:	0412      	lsls	r2, r2, #16
 8001200:	4313      	orrs	r3, r2
 8001202:	4a46      	ldr	r2, [pc, #280]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 8001204:	0019      	movs	r1, r3
 8001206:	0010      	movs	r0, r2
 8001208:	f7ff fc32 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800120c:	4b45      	ldr	r3, [pc, #276]	; (8001324 <HAL_ADC_ConfigChannel+0x368>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4945      	ldr	r1, [pc, #276]	; (8001328 <HAL_ADC_ConfigChannel+0x36c>)
 8001212:	0018      	movs	r0, r3
 8001214:	f7fe ff74 	bl	8000100 <__udivsi3>
 8001218:	0003      	movs	r3, r0
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	0013      	movs	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	189b      	adds	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001226:	e002      	b.n	800122e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3b01      	subs	r3, #1
 800122c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1f9      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001234:	e08e      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a3c      	ldr	r2, [pc, #240]	; (800132c <HAL_ADC_ConfigChannel+0x370>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d10e      	bne.n	800125e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	045b      	lsls	r3, r3, #17
 8001246:	4013      	ands	r3, r2
 8001248:	d109      	bne.n	800125e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2280      	movs	r2, #128	; 0x80
 800124e:	0452      	lsls	r2, r2, #17
 8001250:	4313      	orrs	r3, r2
 8001252:	4a32      	ldr	r2, [pc, #200]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 8001254:	0019      	movs	r1, r3
 8001256:	0010      	movs	r0, r2
 8001258:	f7ff fc0a 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
 800125c:	e07a      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a33      	ldr	r2, [pc, #204]	; (8001330 <HAL_ADC_ConfigChannel+0x374>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d000      	beq.n	800126a <HAL_ADC_ConfigChannel+0x2ae>
 8001268:	e074      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	2380      	movs	r3, #128	; 0x80
 800126e:	03db      	lsls	r3, r3, #15
 8001270:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001272:	d000      	beq.n	8001276 <HAL_ADC_ConfigChannel+0x2ba>
 8001274:	e06e      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	2280      	movs	r2, #128	; 0x80
 800127a:	03d2      	lsls	r2, r2, #15
 800127c:	4313      	orrs	r3, r2
 800127e:	4a27      	ldr	r2, [pc, #156]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 8001280:	0019      	movs	r1, r3
 8001282:	0010      	movs	r0, r2
 8001284:	f7ff fbf4 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
 8001288:	e064      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	691a      	ldr	r2, [r3, #16]
 800128e:	2380      	movs	r3, #128	; 0x80
 8001290:	061b      	lsls	r3, r3, #24
 8001292:	429a      	cmp	r2, r3
 8001294:	d004      	beq.n	80012a0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800129a:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <HAL_ADC_ConfigChannel+0x35c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d107      	bne.n	80012b0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	0019      	movs	r1, r3
 80012aa:	0010      	movs	r0, r2
 80012ac:	f7ff fc66 	bl	8000b7c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	da4d      	bge.n	8001354 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80012b8:	4b18      	ldr	r3, [pc, #96]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff fbec 	bl	8000a98 <LL_ADC_GetCommonPathInternalCh>
 80012c0:	0003      	movs	r3, r0
 80012c2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a15      	ldr	r2, [pc, #84]	; (8001320 <HAL_ADC_ConfigChannel+0x364>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d108      	bne.n	80012e0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4a18      	ldr	r2, [pc, #96]	; (8001334 <HAL_ADC_ConfigChannel+0x378>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	4a11      	ldr	r2, [pc, #68]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 80012d6:	0019      	movs	r1, r3
 80012d8:	0010      	movs	r0, r2
 80012da:	f7ff fbc9 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
 80012de:	e039      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a11      	ldr	r2, [pc, #68]	; (800132c <HAL_ADC_ConfigChannel+0x370>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d108      	bne.n	80012fc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4a12      	ldr	r2, [pc, #72]	; (8001338 <HAL_ADC_ConfigChannel+0x37c>)
 80012ee:	4013      	ands	r3, r2
 80012f0:	4a0a      	ldr	r2, [pc, #40]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 80012f2:	0019      	movs	r1, r3
 80012f4:	0010      	movs	r0, r2
 80012f6:	f7ff fbbb 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
 80012fa:	e02b      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <HAL_ADC_ConfigChannel+0x374>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d126      	bne.n	8001354 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	4a0c      	ldr	r2, [pc, #48]	; (800133c <HAL_ADC_ConfigChannel+0x380>)
 800130a:	4013      	ands	r3, r2
 800130c:	4a03      	ldr	r2, [pc, #12]	; (800131c <HAL_ADC_ConfigChannel+0x360>)
 800130e:	0019      	movs	r1, r3
 8001310:	0010      	movs	r0, r2
 8001312:	f7ff fbad 	bl	8000a70 <LL_ADC_SetCommonPathInternalCh>
 8001316:	e01d      	b.n	8001354 <HAL_ADC_ConfigChannel+0x398>
 8001318:	80000004 	.word	0x80000004
 800131c:	40012708 	.word	0x40012708
 8001320:	b0001000 	.word	0xb0001000
 8001324:	20000000 	.word	0x20000000
 8001328:	00030d40 	.word	0x00030d40
 800132c:	b8004000 	.word	0xb8004000
 8001330:	b4002000 	.word	0xb4002000
 8001334:	ff7fffff 	.word	0xff7fffff
 8001338:	feffffff 	.word	0xfeffffff
 800133c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001344:	2220      	movs	r2, #32
 8001346:	431a      	orrs	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800134c:	2317      	movs	r3, #23
 800134e:	18fb      	adds	r3, r7, r3
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2254      	movs	r2, #84	; 0x54
 8001358:	2100      	movs	r1, #0
 800135a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800135c:	2317      	movs	r3, #23
 800135e:	18fb      	adds	r3, r7, r3
 8001360:	781b      	ldrb	r3, [r3, #0]
}
 8001362:	0018      	movs	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	b006      	add	sp, #24
 8001368:	bd80      	pop	{r7, pc}
 800136a:	46c0      	nop			; (mov r8, r8)

0800136c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	0002      	movs	r2, r0
 8001374:	6039      	str	r1, [r7, #0]
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800137a:	1dfb      	adds	r3, r7, #7
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b7f      	cmp	r3, #127	; 0x7f
 8001380:	d828      	bhi.n	80013d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001382:	4a2f      	ldr	r2, [pc, #188]	; (8001440 <__NVIC_SetPriority+0xd4>)
 8001384:	1dfb      	adds	r3, r7, #7
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b25b      	sxtb	r3, r3
 800138a:	089b      	lsrs	r3, r3, #2
 800138c:	33c0      	adds	r3, #192	; 0xc0
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	589b      	ldr	r3, [r3, r2]
 8001392:	1dfa      	adds	r2, r7, #7
 8001394:	7812      	ldrb	r2, [r2, #0]
 8001396:	0011      	movs	r1, r2
 8001398:	2203      	movs	r2, #3
 800139a:	400a      	ands	r2, r1
 800139c:	00d2      	lsls	r2, r2, #3
 800139e:	21ff      	movs	r1, #255	; 0xff
 80013a0:	4091      	lsls	r1, r2
 80013a2:	000a      	movs	r2, r1
 80013a4:	43d2      	mvns	r2, r2
 80013a6:	401a      	ands	r2, r3
 80013a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	019b      	lsls	r3, r3, #6
 80013ae:	22ff      	movs	r2, #255	; 0xff
 80013b0:	401a      	ands	r2, r3
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	0018      	movs	r0, r3
 80013b8:	2303      	movs	r3, #3
 80013ba:	4003      	ands	r3, r0
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013c0:	481f      	ldr	r0, [pc, #124]	; (8001440 <__NVIC_SetPriority+0xd4>)
 80013c2:	1dfb      	adds	r3, r7, #7
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	b25b      	sxtb	r3, r3
 80013c8:	089b      	lsrs	r3, r3, #2
 80013ca:	430a      	orrs	r2, r1
 80013cc:	33c0      	adds	r3, #192	; 0xc0
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013d2:	e031      	b.n	8001438 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013d4:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <__NVIC_SetPriority+0xd8>)
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	0019      	movs	r1, r3
 80013dc:	230f      	movs	r3, #15
 80013de:	400b      	ands	r3, r1
 80013e0:	3b08      	subs	r3, #8
 80013e2:	089b      	lsrs	r3, r3, #2
 80013e4:	3306      	adds	r3, #6
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	18d3      	adds	r3, r2, r3
 80013ea:	3304      	adds	r3, #4
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	1dfa      	adds	r2, r7, #7
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	0011      	movs	r1, r2
 80013f4:	2203      	movs	r2, #3
 80013f6:	400a      	ands	r2, r1
 80013f8:	00d2      	lsls	r2, r2, #3
 80013fa:	21ff      	movs	r1, #255	; 0xff
 80013fc:	4091      	lsls	r1, r2
 80013fe:	000a      	movs	r2, r1
 8001400:	43d2      	mvns	r2, r2
 8001402:	401a      	ands	r2, r3
 8001404:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	019b      	lsls	r3, r3, #6
 800140a:	22ff      	movs	r2, #255	; 0xff
 800140c:	401a      	ands	r2, r3
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	0018      	movs	r0, r3
 8001414:	2303      	movs	r3, #3
 8001416:	4003      	ands	r3, r0
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <__NVIC_SetPriority+0xd8>)
 800141e:	1dfb      	adds	r3, r7, #7
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	001c      	movs	r4, r3
 8001424:	230f      	movs	r3, #15
 8001426:	4023      	ands	r3, r4
 8001428:	3b08      	subs	r3, #8
 800142a:	089b      	lsrs	r3, r3, #2
 800142c:	430a      	orrs	r2, r1
 800142e:	3306      	adds	r3, #6
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	18c3      	adds	r3, r0, r3
 8001434:	3304      	adds	r3, #4
 8001436:	601a      	str	r2, [r3, #0]
}
 8001438:	46c0      	nop			; (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b003      	add	sp, #12
 800143e:	bd90      	pop	{r4, r7, pc}
 8001440:	e000e100 	.word	0xe000e100
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	1e5a      	subs	r2, r3, #1
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	045b      	lsls	r3, r3, #17
 8001458:	429a      	cmp	r2, r3
 800145a:	d301      	bcc.n	8001460 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800145c:	2301      	movs	r3, #1
 800145e:	e010      	b.n	8001482 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001460:	4b0a      	ldr	r3, [pc, #40]	; (800148c <SysTick_Config+0x44>)
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	3a01      	subs	r2, #1
 8001466:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001468:	2301      	movs	r3, #1
 800146a:	425b      	negs	r3, r3
 800146c:	2103      	movs	r1, #3
 800146e:	0018      	movs	r0, r3
 8001470:	f7ff ff7c 	bl	800136c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <SysTick_Config+0x44>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800147a:	4b04      	ldr	r3, [pc, #16]	; (800148c <SysTick_Config+0x44>)
 800147c:	2207      	movs	r2, #7
 800147e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001480:	2300      	movs	r3, #0
}
 8001482:	0018      	movs	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	b002      	add	sp, #8
 8001488:	bd80      	pop	{r7, pc}
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	e000e010 	.word	0xe000e010

08001490 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
 800149a:	210f      	movs	r1, #15
 800149c:	187b      	adds	r3, r7, r1
 800149e:	1c02      	adds	r2, r0, #0
 80014a0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	187b      	adds	r3, r7, r1
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	b25b      	sxtb	r3, r3
 80014aa:	0011      	movs	r1, r2
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7ff ff5d 	bl	800136c <__NVIC_SetPriority>
}
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b004      	add	sp, #16
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff ffbf 	bl	8001448 <SysTick_Config>
 80014ca:	0003      	movs	r3, r0
}
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e2:	e147      	b.n	8001774 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2101      	movs	r1, #1
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	4091      	lsls	r1, r2
 80014ee:	000a      	movs	r2, r1
 80014f0:	4013      	ands	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d100      	bne.n	80014fc <HAL_GPIO_Init+0x28>
 80014fa:	e138      	b.n	800176e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2203      	movs	r2, #3
 8001502:	4013      	ands	r3, r2
 8001504:	2b01      	cmp	r3, #1
 8001506:	d005      	beq.n	8001514 <HAL_GPIO_Init+0x40>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2203      	movs	r2, #3
 800150e:	4013      	ands	r3, r2
 8001510:	2b02      	cmp	r3, #2
 8001512:	d130      	bne.n	8001576 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	2203      	movs	r2, #3
 8001520:	409a      	lsls	r2, r3
 8001522:	0013      	movs	r3, r2
 8001524:	43da      	mvns	r2, r3
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4013      	ands	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	409a      	lsls	r2, r3
 8001536:	0013      	movs	r3, r2
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800154a:	2201      	movs	r2, #1
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	409a      	lsls	r2, r3
 8001550:	0013      	movs	r3, r2
 8001552:	43da      	mvns	r2, r3
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4013      	ands	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	091b      	lsrs	r3, r3, #4
 8001560:	2201      	movs	r2, #1
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	409a      	lsls	r2, r3
 8001568:	0013      	movs	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	4313      	orrs	r3, r2
 800156e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2203      	movs	r2, #3
 800157c:	4013      	ands	r3, r2
 800157e:	2b03      	cmp	r3, #3
 8001580:	d017      	beq.n	80015b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	2203      	movs	r2, #3
 800158e:	409a      	lsls	r2, r3
 8001590:	0013      	movs	r3, r2
 8001592:	43da      	mvns	r2, r3
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4013      	ands	r3, r2
 8001598:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	689a      	ldr	r2, [r3, #8]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	409a      	lsls	r2, r3
 80015a4:	0013      	movs	r3, r2
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	2203      	movs	r2, #3
 80015b8:	4013      	ands	r3, r2
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d123      	bne.n	8001606 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	08da      	lsrs	r2, r3, #3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3208      	adds	r2, #8
 80015c6:	0092      	lsls	r2, r2, #2
 80015c8:	58d3      	ldr	r3, [r2, r3]
 80015ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	2207      	movs	r2, #7
 80015d0:	4013      	ands	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	220f      	movs	r2, #15
 80015d6:	409a      	lsls	r2, r3
 80015d8:	0013      	movs	r3, r2
 80015da:	43da      	mvns	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	691a      	ldr	r2, [r3, #16]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2107      	movs	r1, #7
 80015ea:	400b      	ands	r3, r1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	409a      	lsls	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	08da      	lsrs	r2, r3, #3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	3208      	adds	r2, #8
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	6939      	ldr	r1, [r7, #16]
 8001604:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	2203      	movs	r2, #3
 8001612:	409a      	lsls	r2, r3
 8001614:	0013      	movs	r3, r2
 8001616:	43da      	mvns	r2, r3
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	4013      	ands	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2203      	movs	r2, #3
 8001624:	401a      	ands	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	23c0      	movs	r3, #192	; 0xc0
 8001640:	029b      	lsls	r3, r3, #10
 8001642:	4013      	ands	r3, r2
 8001644:	d100      	bne.n	8001648 <HAL_GPIO_Init+0x174>
 8001646:	e092      	b.n	800176e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001648:	4a50      	ldr	r2, [pc, #320]	; (800178c <HAL_GPIO_Init+0x2b8>)
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3318      	adds	r3, #24
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	589b      	ldr	r3, [r3, r2]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	2203      	movs	r2, #3
 800165a:	4013      	ands	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	220f      	movs	r2, #15
 8001660:	409a      	lsls	r2, r3
 8001662:	0013      	movs	r3, r2
 8001664:	43da      	mvns	r2, r3
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	23a0      	movs	r3, #160	; 0xa0
 8001670:	05db      	lsls	r3, r3, #23
 8001672:	429a      	cmp	r2, r3
 8001674:	d013      	beq.n	800169e <HAL_GPIO_Init+0x1ca>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a45      	ldr	r2, [pc, #276]	; (8001790 <HAL_GPIO_Init+0x2bc>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d00d      	beq.n	800169a <HAL_GPIO_Init+0x1c6>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a44      	ldr	r2, [pc, #272]	; (8001794 <HAL_GPIO_Init+0x2c0>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d007      	beq.n	8001696 <HAL_GPIO_Init+0x1c2>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a43      	ldr	r2, [pc, #268]	; (8001798 <HAL_GPIO_Init+0x2c4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d101      	bne.n	8001692 <HAL_GPIO_Init+0x1be>
 800168e:	2303      	movs	r3, #3
 8001690:	e006      	b.n	80016a0 <HAL_GPIO_Init+0x1cc>
 8001692:	2305      	movs	r3, #5
 8001694:	e004      	b.n	80016a0 <HAL_GPIO_Init+0x1cc>
 8001696:	2302      	movs	r3, #2
 8001698:	e002      	b.n	80016a0 <HAL_GPIO_Init+0x1cc>
 800169a:	2301      	movs	r3, #1
 800169c:	e000      	b.n	80016a0 <HAL_GPIO_Init+0x1cc>
 800169e:	2300      	movs	r3, #0
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	2103      	movs	r1, #3
 80016a4:	400a      	ands	r2, r1
 80016a6:	00d2      	lsls	r2, r2, #3
 80016a8:	4093      	lsls	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80016b0:	4936      	ldr	r1, [pc, #216]	; (800178c <HAL_GPIO_Init+0x2b8>)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	089b      	lsrs	r3, r3, #2
 80016b6:	3318      	adds	r3, #24
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016be:	4b33      	ldr	r3, [pc, #204]	; (800178c <HAL_GPIO_Init+0x2b8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	43da      	mvns	r2, r3
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4013      	ands	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	035b      	lsls	r3, r3, #13
 80016d6:	4013      	ands	r3, r2
 80016d8:	d003      	beq.n	80016e2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016e2:	4b2a      	ldr	r3, [pc, #168]	; (800178c <HAL_GPIO_Init+0x2b8>)
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <HAL_GPIO_Init+0x2b8>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	43da      	mvns	r2, r3
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	039b      	lsls	r3, r3, #14
 8001700:	4013      	ands	r3, r2
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800170c:	4b1f      	ldr	r3, [pc, #124]	; (800178c <HAL_GPIO_Init+0x2b8>)
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001712:	4a1e      	ldr	r2, [pc, #120]	; (800178c <HAL_GPIO_Init+0x2b8>)
 8001714:	2384      	movs	r3, #132	; 0x84
 8001716:	58d3      	ldr	r3, [r2, r3]
 8001718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	43da      	mvns	r2, r3
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	4013      	ands	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	029b      	lsls	r3, r3, #10
 800172c:	4013      	ands	r3, r2
 800172e:	d003      	beq.n	8001738 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001738:	4914      	ldr	r1, [pc, #80]	; (800178c <HAL_GPIO_Init+0x2b8>)
 800173a:	2284      	movs	r2, #132	; 0x84
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001740:	4a12      	ldr	r2, [pc, #72]	; (800178c <HAL_GPIO_Init+0x2b8>)
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	58d3      	ldr	r3, [r2, r3]
 8001746:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	43da      	mvns	r2, r3
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4013      	ands	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685a      	ldr	r2, [r3, #4]
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	025b      	lsls	r3, r3, #9
 800175a:	4013      	ands	r3, r2
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4313      	orrs	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001766:	4909      	ldr	r1, [pc, #36]	; (800178c <HAL_GPIO_Init+0x2b8>)
 8001768:	2280      	movs	r2, #128	; 0x80
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	3301      	adds	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	40da      	lsrs	r2, r3
 800177c:	1e13      	subs	r3, r2, #0
 800177e:	d000      	beq.n	8001782 <HAL_GPIO_Init+0x2ae>
 8001780:	e6b0      	b.n	80014e4 <HAL_GPIO_Init+0x10>
  }
}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	b006      	add	sp, #24
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021800 	.word	0x40021800
 8001790:	50000400 	.word	0x50000400
 8001794:	50000800 	.word	0x50000800
 8001798:	50000c00 	.word	0x50000c00

0800179c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	0008      	movs	r0, r1
 80017a6:	0011      	movs	r1, r2
 80017a8:	1cbb      	adds	r3, r7, #2
 80017aa:	1c02      	adds	r2, r0, #0
 80017ac:	801a      	strh	r2, [r3, #0]
 80017ae:	1c7b      	adds	r3, r7, #1
 80017b0:	1c0a      	adds	r2, r1, #0
 80017b2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017b4:	1c7b      	adds	r3, r7, #1
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017bc:	1cbb      	adds	r3, r7, #2
 80017be:	881a      	ldrh	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017c4:	e003      	b.n	80017ce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017c6:	1cbb      	adds	r3, r7, #2
 80017c8:	881a      	ldrh	r2, [r3, #0]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	46bd      	mov	sp, r7
 80017d2:	b002      	add	sp, #8
 80017d4:	bd80      	pop	{r7, pc}
	...

080017d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80017e0:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a19      	ldr	r2, [pc, #100]	; (800184c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80017e6:	4013      	ands	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d11f      	bne.n	800183c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80017fc:	4b14      	ldr	r3, [pc, #80]	; (8001850 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	0013      	movs	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	189b      	adds	r3, r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4912      	ldr	r1, [pc, #72]	; (8001854 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800180a:	0018      	movs	r0, r3
 800180c:	f7fe fc78 	bl	8000100 <__udivsi3>
 8001810:	0003      	movs	r3, r0
 8001812:	3301      	adds	r3, #1
 8001814:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001816:	e008      	b.n	800182a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	3b01      	subs	r3, #1
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	e001      	b.n	800182a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e009      	b.n	800183e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800182c:	695a      	ldr	r2, [r3, #20]
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	401a      	ands	r2, r3
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	429a      	cmp	r2, r3
 800183a:	d0ed      	beq.n	8001818 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	0018      	movs	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	b004      	add	sp, #16
 8001844:	bd80      	pop	{r7, pc}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	40007000 	.word	0x40007000
 800184c:	fffff9ff 	.word	0xfffff9ff
 8001850:	20000000 	.word	0x20000000
 8001854:	000f4240 	.word	0x000f4240

08001858 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e2f3      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2201      	movs	r2, #1
 8001870:	4013      	ands	r3, r2
 8001872:	d100      	bne.n	8001876 <HAL_RCC_OscConfig+0x1e>
 8001874:	e07c      	b.n	8001970 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001876:	4bc3      	ldr	r3, [pc, #780]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	2238      	movs	r2, #56	; 0x38
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001880:	4bc0      	ldr	r3, [pc, #768]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	2203      	movs	r2, #3
 8001886:	4013      	ands	r3, r2
 8001888:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b10      	cmp	r3, #16
 800188e:	d102      	bne.n	8001896 <HAL_RCC_OscConfig+0x3e>
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	2b03      	cmp	r3, #3
 8001894:	d002      	beq.n	800189c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	2b08      	cmp	r3, #8
 800189a:	d10b      	bne.n	80018b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189c:	4bb9      	ldr	r3, [pc, #740]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	029b      	lsls	r3, r3, #10
 80018a4:	4013      	ands	r3, r2
 80018a6:	d062      	beq.n	800196e <HAL_RCC_OscConfig+0x116>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d15e      	bne.n	800196e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e2ce      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	025b      	lsls	r3, r3, #9
 80018bc:	429a      	cmp	r2, r3
 80018be:	d107      	bne.n	80018d0 <HAL_RCC_OscConfig+0x78>
 80018c0:	4bb0      	ldr	r3, [pc, #704]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4baf      	ldr	r3, [pc, #700]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018c6:	2180      	movs	r1, #128	; 0x80
 80018c8:	0249      	lsls	r1, r1, #9
 80018ca:	430a      	orrs	r2, r1
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	e020      	b.n	8001912 <HAL_RCC_OscConfig+0xba>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	23a0      	movs	r3, #160	; 0xa0
 80018d6:	02db      	lsls	r3, r3, #11
 80018d8:	429a      	cmp	r2, r3
 80018da:	d10e      	bne.n	80018fa <HAL_RCC_OscConfig+0xa2>
 80018dc:	4ba9      	ldr	r3, [pc, #676]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4ba8      	ldr	r3, [pc, #672]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018e2:	2180      	movs	r1, #128	; 0x80
 80018e4:	02c9      	lsls	r1, r1, #11
 80018e6:	430a      	orrs	r2, r1
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	4ba6      	ldr	r3, [pc, #664]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	4ba5      	ldr	r3, [pc, #660]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018f0:	2180      	movs	r1, #128	; 0x80
 80018f2:	0249      	lsls	r1, r1, #9
 80018f4:	430a      	orrs	r2, r1
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	e00b      	b.n	8001912 <HAL_RCC_OscConfig+0xba>
 80018fa:	4ba2      	ldr	r3, [pc, #648]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	4ba1      	ldr	r3, [pc, #644]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001900:	49a1      	ldr	r1, [pc, #644]	; (8001b88 <HAL_RCC_OscConfig+0x330>)
 8001902:	400a      	ands	r2, r1
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	4b9f      	ldr	r3, [pc, #636]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	4b9e      	ldr	r3, [pc, #632]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 800190c:	499f      	ldr	r1, [pc, #636]	; (8001b8c <HAL_RCC_OscConfig+0x334>)
 800190e:	400a      	ands	r2, r1
 8001910:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d014      	beq.n	8001944 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191a:	f7ff f89f 	bl	8000a5c <HAL_GetTick>
 800191e:	0003      	movs	r3, r0
 8001920:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001924:	f7ff f89a 	bl	8000a5c <HAL_GetTick>
 8001928:	0002      	movs	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b64      	cmp	r3, #100	; 0x64
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e28d      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001936:	4b93      	ldr	r3, [pc, #588]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	2380      	movs	r3, #128	; 0x80
 800193c:	029b      	lsls	r3, r3, #10
 800193e:	4013      	ands	r3, r2
 8001940:	d0f0      	beq.n	8001924 <HAL_RCC_OscConfig+0xcc>
 8001942:	e015      	b.n	8001970 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001944:	f7ff f88a 	bl	8000a5c <HAL_GetTick>
 8001948:	0003      	movs	r3, r0
 800194a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800194c:	e008      	b.n	8001960 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800194e:	f7ff f885 	bl	8000a5c <HAL_GetTick>
 8001952:	0002      	movs	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b64      	cmp	r3, #100	; 0x64
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e278      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001960:	4b88      	ldr	r3, [pc, #544]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	029b      	lsls	r3, r3, #10
 8001968:	4013      	ands	r3, r2
 800196a:	d1f0      	bne.n	800194e <HAL_RCC_OscConfig+0xf6>
 800196c:	e000      	b.n	8001970 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2202      	movs	r2, #2
 8001976:	4013      	ands	r3, r2
 8001978:	d100      	bne.n	800197c <HAL_RCC_OscConfig+0x124>
 800197a:	e099      	b.n	8001ab0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800197c:	4b81      	ldr	r3, [pc, #516]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2238      	movs	r2, #56	; 0x38
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001986:	4b7f      	ldr	r3, [pc, #508]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	2203      	movs	r2, #3
 800198c:	4013      	ands	r3, r2
 800198e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2b10      	cmp	r3, #16
 8001994:	d102      	bne.n	800199c <HAL_RCC_OscConfig+0x144>
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	2b02      	cmp	r3, #2
 800199a:	d002      	beq.n	80019a2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d135      	bne.n	8001a0e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019a2:	4b78      	ldr	r3, [pc, #480]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	4013      	ands	r3, r2
 80019ac:	d005      	beq.n	80019ba <HAL_RCC_OscConfig+0x162>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e24b      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ba:	4b72      	ldr	r3, [pc, #456]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	4a74      	ldr	r2, [pc, #464]	; (8001b90 <HAL_RCC_OscConfig+0x338>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	0019      	movs	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	021a      	lsls	r2, r3, #8
 80019ca:	4b6e      	ldr	r3, [pc, #440]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019cc:	430a      	orrs	r2, r1
 80019ce:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d112      	bne.n	80019fc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80019d6:	4b6b      	ldr	r3, [pc, #428]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a6e      	ldr	r2, [pc, #440]	; (8001b94 <HAL_RCC_OscConfig+0x33c>)
 80019dc:	4013      	ands	r3, r2
 80019de:	0019      	movs	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	4b67      	ldr	r3, [pc, #412]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019e6:	430a      	orrs	r2, r1
 80019e8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80019ea:	4b66      	ldr	r3, [pc, #408]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	0adb      	lsrs	r3, r3, #11
 80019f0:	2207      	movs	r2, #7
 80019f2:	4013      	ands	r3, r2
 80019f4:	4a68      	ldr	r2, [pc, #416]	; (8001b98 <HAL_RCC_OscConfig+0x340>)
 80019f6:	40da      	lsrs	r2, r3
 80019f8:	4b68      	ldr	r3, [pc, #416]	; (8001b9c <HAL_RCC_OscConfig+0x344>)
 80019fa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019fc:	4b68      	ldr	r3, [pc, #416]	; (8001ba0 <HAL_RCC_OscConfig+0x348>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	0018      	movs	r0, r3
 8001a02:	f7fe ffcf 	bl	80009a4 <HAL_InitTick>
 8001a06:	1e03      	subs	r3, r0, #0
 8001a08:	d051      	beq.n	8001aae <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e221      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d030      	beq.n	8001a78 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001a16:	4b5b      	ldr	r3, [pc, #364]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a5e      	ldr	r2, [pc, #376]	; (8001b94 <HAL_RCC_OscConfig+0x33c>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	0019      	movs	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691a      	ldr	r2, [r3, #16]
 8001a24:	4b57      	ldr	r3, [pc, #348]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001a2a:	4b56      	ldr	r3, [pc, #344]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4b55      	ldr	r3, [pc, #340]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a30:	2180      	movs	r1, #128	; 0x80
 8001a32:	0049      	lsls	r1, r1, #1
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a38:	f7ff f810 	bl	8000a5c <HAL_GetTick>
 8001a3c:	0003      	movs	r3, r0
 8001a3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a40:	e008      	b.n	8001a54 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a42:	f7ff f80b 	bl	8000a5c <HAL_GetTick>
 8001a46:	0002      	movs	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e1fe      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a54:	4b4b      	ldr	r3, [pc, #300]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	2380      	movs	r3, #128	; 0x80
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d0f0      	beq.n	8001a42 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a60:	4b48      	ldr	r3, [pc, #288]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	4a4a      	ldr	r2, [pc, #296]	; (8001b90 <HAL_RCC_OscConfig+0x338>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	0019      	movs	r1, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	021a      	lsls	r2, r3, #8
 8001a70:	4b44      	ldr	r3, [pc, #272]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	430a      	orrs	r2, r1
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	e01b      	b.n	8001ab0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001a78:	4b42      	ldr	r3, [pc, #264]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001a7e:	4949      	ldr	r1, [pc, #292]	; (8001ba4 <HAL_RCC_OscConfig+0x34c>)
 8001a80:	400a      	ands	r2, r1
 8001a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a84:	f7fe ffea 	bl	8000a5c <HAL_GetTick>
 8001a88:	0003      	movs	r3, r0
 8001a8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a8e:	f7fe ffe5 	bl	8000a5c <HAL_GetTick>
 8001a92:	0002      	movs	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e1d8      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001aa0:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	2380      	movs	r3, #128	; 0x80
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d1f0      	bne.n	8001a8e <HAL_RCC_OscConfig+0x236>
 8001aac:	e000      	b.n	8001ab0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2208      	movs	r2, #8
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d047      	beq.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001aba:	4b32      	ldr	r3, [pc, #200]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2238      	movs	r2, #56	; 0x38
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	2b18      	cmp	r3, #24
 8001ac4:	d10a      	bne.n	8001adc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001ac6:	4b2f      	ldr	r3, [pc, #188]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aca:	2202      	movs	r2, #2
 8001acc:	4013      	ands	r3, r2
 8001ace:	d03c      	beq.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d138      	bne.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e1ba      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d019      	beq.n	8001b18 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001ae4:	4b27      	ldr	r3, [pc, #156]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001ae6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ae8:	4b26      	ldr	r3, [pc, #152]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001aea:	2101      	movs	r1, #1
 8001aec:	430a      	orrs	r2, r1
 8001aee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7fe ffb4 	bl	8000a5c <HAL_GetTick>
 8001af4:	0003      	movs	r3, r0
 8001af6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001afa:	f7fe ffaf 	bl	8000a5c <HAL_GetTick>
 8001afe:	0002      	movs	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e1a2      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b0c:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b10:	2202      	movs	r2, #2
 8001b12:	4013      	ands	r3, r2
 8001b14:	d0f1      	beq.n	8001afa <HAL_RCC_OscConfig+0x2a2>
 8001b16:	e018      	b.n	8001b4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001b18:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b1c:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b1e:	2101      	movs	r1, #1
 8001b20:	438a      	bics	r2, r1
 8001b22:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b24:	f7fe ff9a 	bl	8000a5c <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b2e:	f7fe ff95 	bl	8000a5c <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e188      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b40:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b44:	2202      	movs	r2, #2
 8001b46:	4013      	ands	r3, r2
 8001b48:	d1f1      	bne.n	8001b2e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2204      	movs	r2, #4
 8001b50:	4013      	ands	r3, r2
 8001b52:	d100      	bne.n	8001b56 <HAL_RCC_OscConfig+0x2fe>
 8001b54:	e0c6      	b.n	8001ce4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b56:	231f      	movs	r3, #31
 8001b58:	18fb      	adds	r3, r7, r3
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b5e:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2238      	movs	r2, #56	; 0x38
 8001b64:	4013      	ands	r3, r2
 8001b66:	2b20      	cmp	r3, #32
 8001b68:	d11e      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6e:	2202      	movs	r2, #2
 8001b70:	4013      	ands	r3, r2
 8001b72:	d100      	bne.n	8001b76 <HAL_RCC_OscConfig+0x31e>
 8001b74:	e0b6      	b.n	8001ce4 <HAL_RCC_OscConfig+0x48c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d000      	beq.n	8001b80 <HAL_RCC_OscConfig+0x328>
 8001b7e:	e0b1      	b.n	8001ce4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e166      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
 8001b84:	40021000 	.word	0x40021000
 8001b88:	fffeffff 	.word	0xfffeffff
 8001b8c:	fffbffff 	.word	0xfffbffff
 8001b90:	ffff80ff 	.word	0xffff80ff
 8001b94:	ffffc7ff 	.word	0xffffc7ff
 8001b98:	00f42400 	.word	0x00f42400
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004
 8001ba4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ba8:	4bac      	ldr	r3, [pc, #688]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001baa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	055b      	lsls	r3, r3, #21
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x360>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e000      	b.n	8001bba <HAL_RCC_OscConfig+0x362>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d011      	beq.n	8001be2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	4ba7      	ldr	r3, [pc, #668]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001bc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bc2:	4ba6      	ldr	r3, [pc, #664]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001bc4:	2180      	movs	r1, #128	; 0x80
 8001bc6:	0549      	lsls	r1, r1, #21
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	63da      	str	r2, [r3, #60]	; 0x3c
 8001bcc:	4ba3      	ldr	r3, [pc, #652]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001bce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bd0:	2380      	movs	r3, #128	; 0x80
 8001bd2:	055b      	lsls	r3, r3, #21
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001bda:	231f      	movs	r3, #31
 8001bdc:	18fb      	adds	r3, r7, r3
 8001bde:	2201      	movs	r2, #1
 8001be0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001be2:	4b9f      	ldr	r3, [pc, #636]	; (8001e60 <HAL_RCC_OscConfig+0x608>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	4013      	ands	r3, r2
 8001bec:	d11a      	bne.n	8001c24 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bee:	4b9c      	ldr	r3, [pc, #624]	; (8001e60 <HAL_RCC_OscConfig+0x608>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	4b9b      	ldr	r3, [pc, #620]	; (8001e60 <HAL_RCC_OscConfig+0x608>)
 8001bf4:	2180      	movs	r1, #128	; 0x80
 8001bf6:	0049      	lsls	r1, r1, #1
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe ff2e 	bl	8000a5c <HAL_GetTick>
 8001c00:	0003      	movs	r3, r0
 8001c02:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c06:	f7fe ff29 	bl	8000a5c <HAL_GetTick>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e11c      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c18:	4b91      	ldr	r3, [pc, #580]	; (8001e60 <HAL_RCC_OscConfig+0x608>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4013      	ands	r3, r2
 8001c22:	d0f0      	beq.n	8001c06 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d106      	bne.n	8001c3a <HAL_RCC_OscConfig+0x3e2>
 8001c2c:	4b8b      	ldr	r3, [pc, #556]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c30:	4b8a      	ldr	r3, [pc, #552]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c32:	2101      	movs	r1, #1
 8001c34:	430a      	orrs	r2, r1
 8001c36:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c38:	e01c      	b.n	8001c74 <HAL_RCC_OscConfig+0x41c>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	2b05      	cmp	r3, #5
 8001c40:	d10c      	bne.n	8001c5c <HAL_RCC_OscConfig+0x404>
 8001c42:	4b86      	ldr	r3, [pc, #536]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c46:	4b85      	ldr	r3, [pc, #532]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c48:	2104      	movs	r1, #4
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c4e:	4b83      	ldr	r3, [pc, #524]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c52:	4b82      	ldr	r3, [pc, #520]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c54:	2101      	movs	r1, #1
 8001c56:	430a      	orrs	r2, r1
 8001c58:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c5a:	e00b      	b.n	8001c74 <HAL_RCC_OscConfig+0x41c>
 8001c5c:	4b7f      	ldr	r3, [pc, #508]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c60:	4b7e      	ldr	r3, [pc, #504]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c62:	2101      	movs	r1, #1
 8001c64:	438a      	bics	r2, r1
 8001c66:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c68:	4b7c      	ldr	r3, [pc, #496]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c6c:	4b7b      	ldr	r3, [pc, #492]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c6e:	2104      	movs	r1, #4
 8001c70:	438a      	bics	r2, r1
 8001c72:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d014      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7c:	f7fe feee 	bl	8000a5c <HAL_GetTick>
 8001c80:	0003      	movs	r3, r0
 8001c82:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c84:	e009      	b.n	8001c9a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c86:	f7fe fee9 	bl	8000a5c <HAL_GetTick>
 8001c8a:	0002      	movs	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	4a74      	ldr	r2, [pc, #464]	; (8001e64 <HAL_RCC_OscConfig+0x60c>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e0db      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c9a:	4b70      	ldr	r3, [pc, #448]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d0f0      	beq.n	8001c86 <HAL_RCC_OscConfig+0x42e>
 8001ca4:	e013      	b.n	8001cce <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca6:	f7fe fed9 	bl	8000a5c <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cae:	e009      	b.n	8001cc4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb0:	f7fe fed4 	bl	8000a5c <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	4a6a      	ldr	r2, [pc, #424]	; (8001e64 <HAL_RCC_OscConfig+0x60c>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e0c6      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cc4:	4b65      	ldr	r3, [pc, #404]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc8:	2202      	movs	r2, #2
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d1f0      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001cce:	231f      	movs	r3, #31
 8001cd0:	18fb      	adds	r3, r7, r3
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d105      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001cd8:	4b60      	ldr	r3, [pc, #384]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001cda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cdc:	4b5f      	ldr	r3, [pc, #380]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001cde:	4962      	ldr	r1, [pc, #392]	; (8001e68 <HAL_RCC_OscConfig+0x610>)
 8001ce0:	400a      	ands	r2, r1
 8001ce2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x496>
 8001cec:	e0b0      	b.n	8001e50 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cee:	4b5b      	ldr	r3, [pc, #364]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2238      	movs	r2, #56	; 0x38
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b10      	cmp	r3, #16
 8001cf8:	d100      	bne.n	8001cfc <HAL_RCC_OscConfig+0x4a4>
 8001cfa:	e078      	b.n	8001dee <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d153      	bne.n	8001dac <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d04:	4b55      	ldr	r3, [pc, #340]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	4b54      	ldr	r3, [pc, #336]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d0a:	4958      	ldr	r1, [pc, #352]	; (8001e6c <HAL_RCC_OscConfig+0x614>)
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d10:	f7fe fea4 	bl	8000a5c <HAL_GetTick>
 8001d14:	0003      	movs	r3, r0
 8001d16:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1a:	f7fe fe9f 	bl	8000a5c <HAL_GetTick>
 8001d1e:	0002      	movs	r2, r0
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e092      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d2c:	4b4b      	ldr	r3, [pc, #300]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	049b      	lsls	r3, r3, #18
 8001d34:	4013      	ands	r3, r2
 8001d36:	d1f0      	bne.n	8001d1a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d38:	4b48      	ldr	r3, [pc, #288]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	4a4c      	ldr	r2, [pc, #304]	; (8001e70 <HAL_RCC_OscConfig+0x618>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	0019      	movs	r1, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a1a      	ldr	r2, [r3, #32]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	4b3e      	ldr	r3, [pc, #248]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d62:	430a      	orrs	r2, r1
 8001d64:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d66:	4b3d      	ldr	r3, [pc, #244]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4b3c      	ldr	r3, [pc, #240]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d6c:	2180      	movs	r1, #128	; 0x80
 8001d6e:	0449      	lsls	r1, r1, #17
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001d74:	4b39      	ldr	r3, [pc, #228]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001d7a:	2180      	movs	r1, #128	; 0x80
 8001d7c:	0549      	lsls	r1, r1, #21
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d82:	f7fe fe6b 	bl	8000a5c <HAL_GetTick>
 8001d86:	0003      	movs	r3, r0
 8001d88:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8c:	f7fe fe66 	bl	8000a5c <HAL_GetTick>
 8001d90:	0002      	movs	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e059      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d9e:	4b2f      	ldr	r3, [pc, #188]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	049b      	lsls	r3, r3, #18
 8001da6:	4013      	ands	r3, r2
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x534>
 8001daa:	e051      	b.n	8001e50 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dac:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001db2:	492e      	ldr	r1, [pc, #184]	; (8001e6c <HAL_RCC_OscConfig+0x614>)
 8001db4:	400a      	ands	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db8:	f7fe fe50 	bl	8000a5c <HAL_GetTick>
 8001dbc:	0003      	movs	r3, r0
 8001dbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc2:	f7fe fe4b 	bl	8000a5c <HAL_GetTick>
 8001dc6:	0002      	movs	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e03e      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dd4:	4b21      	ldr	r3, [pc, #132]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	2380      	movs	r3, #128	; 0x80
 8001dda:	049b      	lsls	r3, r3, #18
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d1f0      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001de0:	4b1e      	ldr	r3, [pc, #120]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	4b1d      	ldr	r3, [pc, #116]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001de6:	4923      	ldr	r1, [pc, #140]	; (8001e74 <HAL_RCC_OscConfig+0x61c>)
 8001de8:	400a      	ands	r2, r1
 8001dea:	60da      	str	r2, [r3, #12]
 8001dec:	e030      	b.n	8001e50 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d101      	bne.n	8001dfa <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e02b      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001dfa:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <HAL_RCC_OscConfig+0x604>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	2203      	movs	r2, #3
 8001e04:	401a      	ands	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d11e      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	2270      	movs	r2, #112	; 0x70
 8001e12:	401a      	ands	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d117      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	23fe      	movs	r3, #254	; 0xfe
 8001e20:	01db      	lsls	r3, r3, #7
 8001e22:	401a      	ands	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e28:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d10e      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	23f8      	movs	r3, #248	; 0xf8
 8001e32:	039b      	lsls	r3, r3, #14
 8001e34:	401a      	ands	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d106      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	0f5b      	lsrs	r3, r3, #29
 8001e42:	075a      	lsls	r2, r3, #29
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d001      	beq.n	8001e50 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	0018      	movs	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b008      	add	sp, #32
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40007000 	.word	0x40007000
 8001e64:	00001388 	.word	0x00001388
 8001e68:	efffffff 	.word	0xefffffff
 8001e6c:	feffffff 	.word	0xfeffffff
 8001e70:	1fc1808c 	.word	0x1fc1808c
 8001e74:	effefffc 	.word	0xeffefffc

08001e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0e9      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e8c:	4b76      	ldr	r3, [pc, #472]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2207      	movs	r2, #7
 8001e92:	4013      	ands	r3, r2
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d91e      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9a:	4b73      	ldr	r3, [pc, #460]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2207      	movs	r2, #7
 8001ea0:	4393      	bics	r3, r2
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	4b70      	ldr	r3, [pc, #448]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001eac:	f7fe fdd6 	bl	8000a5c <HAL_GetTick>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eb4:	e009      	b.n	8001eca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eb6:	f7fe fdd1 	bl	8000a5c <HAL_GetTick>
 8001eba:	0002      	movs	r2, r0
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	4a6a      	ldr	r2, [pc, #424]	; (800206c <HAL_RCC_ClockConfig+0x1f4>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0ca      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eca:	4b67      	ldr	r3, [pc, #412]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2207      	movs	r2, #7
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d1ee      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2202      	movs	r2, #2
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d015      	beq.n	8001f0e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d006      	beq.n	8001efa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001eec:	4b60      	ldr	r3, [pc, #384]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	4b5f      	ldr	r3, [pc, #380]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef2:	21e0      	movs	r1, #224	; 0xe0
 8001ef4:	01c9      	lsls	r1, r1, #7
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001efa:	4b5d      	ldr	r3, [pc, #372]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	4a5d      	ldr	r2, [pc, #372]	; (8002074 <HAL_RCC_ClockConfig+0x1fc>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	0019      	movs	r1, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	4b59      	ldr	r3, [pc, #356]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d057      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d107      	bne.n	8001f30 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f20:	4b53      	ldr	r3, [pc, #332]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	029b      	lsls	r3, r3, #10
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d12b      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e097      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d107      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f38:	4b4d      	ldr	r3, [pc, #308]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	049b      	lsls	r3, r3, #18
 8001f40:	4013      	ands	r3, r2
 8001f42:	d11f      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e08b      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d107      	bne.n	8001f60 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f50:	4b47      	ldr	r3, [pc, #284]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	4013      	ands	r3, r2
 8001f5a:	d113      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e07f      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d106      	bne.n	8001f76 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f68:	4b41      	ldr	r3, [pc, #260]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d108      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e074      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f76:	4b3e      	ldr	r3, [pc, #248]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d101      	bne.n	8001f84 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e06d      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f84:	4b3a      	ldr	r3, [pc, #232]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	2207      	movs	r2, #7
 8001f8a:	4393      	bics	r3, r2
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	4b37      	ldr	r3, [pc, #220]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001f94:	430a      	orrs	r2, r1
 8001f96:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f98:	f7fe fd60 	bl	8000a5c <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa0:	e009      	b.n	8001fb6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa2:	f7fe fd5b 	bl	8000a5c <HAL_GetTick>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	4a2f      	ldr	r2, [pc, #188]	; (800206c <HAL_RCC_ClockConfig+0x1f4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e054      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb6:	4b2e      	ldr	r3, [pc, #184]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	2238      	movs	r2, #56	; 0x38
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d1ec      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2207      	movs	r2, #7
 8001fce:	4013      	ands	r3, r2
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d21e      	bcs.n	8002014 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fd6:	4b24      	ldr	r3, [pc, #144]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2207      	movs	r2, #7
 8001fdc:	4393      	bics	r3, r2
 8001fde:	0019      	movs	r1, r3
 8001fe0:	4b21      	ldr	r3, [pc, #132]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8001fe2:	683a      	ldr	r2, [r7, #0]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fe8:	f7fe fd38 	bl	8000a5c <HAL_GetTick>
 8001fec:	0003      	movs	r3, r0
 8001fee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ff0:	e009      	b.n	8002006 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff2:	f7fe fd33 	bl	8000a5c <HAL_GetTick>
 8001ff6:	0002      	movs	r2, r0
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	4a1b      	ldr	r2, [pc, #108]	; (800206c <HAL_RCC_ClockConfig+0x1f4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e02c      	b.n	8002060 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002006:	4b18      	ldr	r3, [pc, #96]	; (8002068 <HAL_RCC_ClockConfig+0x1f0>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2207      	movs	r2, #7
 800200c:	4013      	ands	r3, r2
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d1ee      	bne.n	8001ff2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2204      	movs	r2, #4
 800201a:	4013      	ands	r3, r2
 800201c:	d009      	beq.n	8002032 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800201e:	4b14      	ldr	r3, [pc, #80]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	4a15      	ldr	r2, [pc, #84]	; (8002078 <HAL_RCC_ClockConfig+0x200>)
 8002024:	4013      	ands	r3, r2
 8002026:	0019      	movs	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	4b10      	ldr	r3, [pc, #64]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 800202e:	430a      	orrs	r2, r1
 8002030:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002032:	f000 f829 	bl	8002088 <HAL_RCC_GetSysClockFreq>
 8002036:	0001      	movs	r1, r0
 8002038:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <HAL_RCC_ClockConfig+0x1f8>)
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	220f      	movs	r2, #15
 8002040:	401a      	ands	r2, r3
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <HAL_RCC_ClockConfig+0x204>)
 8002044:	0092      	lsls	r2, r2, #2
 8002046:	58d3      	ldr	r3, [r2, r3]
 8002048:	221f      	movs	r2, #31
 800204a:	4013      	ands	r3, r2
 800204c:	000a      	movs	r2, r1
 800204e:	40da      	lsrs	r2, r3
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <HAL_RCC_ClockConfig+0x208>)
 8002052:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002054:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_RCC_ClockConfig+0x20c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0018      	movs	r0, r3
 800205a:	f7fe fca3 	bl	80009a4 <HAL_InitTick>
 800205e:	0003      	movs	r3, r0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b004      	add	sp, #16
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40022000 	.word	0x40022000
 800206c:	00001388 	.word	0x00001388
 8002070:	40021000 	.word	0x40021000
 8002074:	fffff0ff 	.word	0xfffff0ff
 8002078:	ffff8fff 	.word	0xffff8fff
 800207c:	08002c30 	.word	0x08002c30
 8002080:	20000000 	.word	0x20000000
 8002084:	20000004 	.word	0x20000004

08002088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800208e:	4b3c      	ldr	r3, [pc, #240]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2238      	movs	r2, #56	; 0x38
 8002094:	4013      	ands	r3, r2
 8002096:	d10f      	bne.n	80020b8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002098:	4b39      	ldr	r3, [pc, #228]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	0adb      	lsrs	r3, r3, #11
 800209e:	2207      	movs	r2, #7
 80020a0:	4013      	ands	r3, r2
 80020a2:	2201      	movs	r2, #1
 80020a4:	409a      	lsls	r2, r3
 80020a6:	0013      	movs	r3, r2
 80020a8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80020aa:	6839      	ldr	r1, [r7, #0]
 80020ac:	4835      	ldr	r0, [pc, #212]	; (8002184 <HAL_RCC_GetSysClockFreq+0xfc>)
 80020ae:	f7fe f827 	bl	8000100 <__udivsi3>
 80020b2:	0003      	movs	r3, r0
 80020b4:	613b      	str	r3, [r7, #16]
 80020b6:	e05d      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020b8:	4b31      	ldr	r3, [pc, #196]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	2238      	movs	r2, #56	; 0x38
 80020be:	4013      	ands	r3, r2
 80020c0:	2b08      	cmp	r3, #8
 80020c2:	d102      	bne.n	80020ca <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020c4:	4b30      	ldr	r3, [pc, #192]	; (8002188 <HAL_RCC_GetSysClockFreq+0x100>)
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	e054      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020ca:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2238      	movs	r2, #56	; 0x38
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b10      	cmp	r3, #16
 80020d4:	d138      	bne.n	8002148 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80020d6:	4b2a      	ldr	r3, [pc, #168]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2203      	movs	r2, #3
 80020dc:	4013      	ands	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020e0:	4b27      	ldr	r3, [pc, #156]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	091b      	lsrs	r3, r3, #4
 80020e6:	2207      	movs	r2, #7
 80020e8:	4013      	ands	r3, r2
 80020ea:	3301      	adds	r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d10d      	bne.n	8002110 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	4824      	ldr	r0, [pc, #144]	; (8002188 <HAL_RCC_GetSysClockFreq+0x100>)
 80020f8:	f7fe f802 	bl	8000100 <__udivsi3>
 80020fc:	0003      	movs	r3, r0
 80020fe:	0019      	movs	r1, r3
 8002100:	4b1f      	ldr	r3, [pc, #124]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	227f      	movs	r2, #127	; 0x7f
 8002108:	4013      	ands	r3, r2
 800210a:	434b      	muls	r3, r1
 800210c:	617b      	str	r3, [r7, #20]
        break;
 800210e:	e00d      	b.n	800212c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	481c      	ldr	r0, [pc, #112]	; (8002184 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002114:	f7fd fff4 	bl	8000100 <__udivsi3>
 8002118:	0003      	movs	r3, r0
 800211a:	0019      	movs	r1, r3
 800211c:	4b18      	ldr	r3, [pc, #96]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	227f      	movs	r2, #127	; 0x7f
 8002124:	4013      	ands	r3, r2
 8002126:	434b      	muls	r3, r1
 8002128:	617b      	str	r3, [r7, #20]
        break;
 800212a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800212c:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	0f5b      	lsrs	r3, r3, #29
 8002132:	2207      	movs	r2, #7
 8002134:	4013      	ands	r3, r2
 8002136:	3301      	adds	r3, #1
 8002138:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	6978      	ldr	r0, [r7, #20]
 800213e:	f7fd ffdf 	bl	8000100 <__udivsi3>
 8002142:	0003      	movs	r3, r0
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	e015      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002148:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2238      	movs	r2, #56	; 0x38
 800214e:	4013      	ands	r3, r2
 8002150:	2b20      	cmp	r3, #32
 8002152:	d103      	bne.n	800215c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002154:	2380      	movs	r3, #128	; 0x80
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	e00b      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <HAL_RCC_GetSysClockFreq+0xf8>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	2238      	movs	r2, #56	; 0x38
 8002162:	4013      	ands	r3, r2
 8002164:	2b18      	cmp	r3, #24
 8002166:	d103      	bne.n	8002170 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002168:	23fa      	movs	r3, #250	; 0xfa
 800216a:	01db      	lsls	r3, r3, #7
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	e001      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002174:	693b      	ldr	r3, [r7, #16]
}
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	b006      	add	sp, #24
 800217c:	bd80      	pop	{r7, pc}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	40021000 	.word	0x40021000
 8002184:	00f42400 	.word	0x00f42400
 8002188:	007a1200 	.word	0x007a1200

0800218c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002194:	2313      	movs	r3, #19
 8002196:	18fb      	adds	r3, r7, r3
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800219c:	2312      	movs	r3, #18
 800219e:	18fb      	adds	r3, r7, r3
 80021a0:	2200      	movs	r2, #0
 80021a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	029b      	lsls	r3, r3, #10
 80021ac:	4013      	ands	r3, r2
 80021ae:	d100      	bne.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80021b0:	e0a3      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021b2:	2011      	movs	r0, #17
 80021b4:	183b      	adds	r3, r7, r0
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ba:	4b7f      	ldr	r3, [pc, #508]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021be:	2380      	movs	r3, #128	; 0x80
 80021c0:	055b      	lsls	r3, r3, #21
 80021c2:	4013      	ands	r3, r2
 80021c4:	d110      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	4b7c      	ldr	r3, [pc, #496]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021ca:	4b7b      	ldr	r3, [pc, #492]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021cc:	2180      	movs	r1, #128	; 0x80
 80021ce:	0549      	lsls	r1, r1, #21
 80021d0:	430a      	orrs	r2, r1
 80021d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80021d4:	4b78      	ldr	r3, [pc, #480]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021d8:	2380      	movs	r3, #128	; 0x80
 80021da:	055b      	lsls	r3, r3, #21
 80021dc:	4013      	ands	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021e2:	183b      	adds	r3, r7, r0
 80021e4:	2201      	movs	r2, #1
 80021e6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021e8:	4b74      	ldr	r3, [pc, #464]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b73      	ldr	r3, [pc, #460]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ee:	2180      	movs	r1, #128	; 0x80
 80021f0:	0049      	lsls	r1, r1, #1
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021f6:	f7fe fc31 	bl	8000a5c <HAL_GetTick>
 80021fa:	0003      	movs	r3, r0
 80021fc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021fe:	e00b      	b.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002200:	f7fe fc2c 	bl	8000a5c <HAL_GetTick>
 8002204:	0002      	movs	r2, r0
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d904      	bls.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800220e:	2313      	movs	r3, #19
 8002210:	18fb      	adds	r3, r7, r3
 8002212:	2203      	movs	r2, #3
 8002214:	701a      	strb	r2, [r3, #0]
        break;
 8002216:	e005      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002218:	4b68      	ldr	r3, [pc, #416]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	4013      	ands	r3, r2
 8002222:	d0ed      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002224:	2313      	movs	r3, #19
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d154      	bne.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800222e:	4b62      	ldr	r3, [pc, #392]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002230:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002232:	23c0      	movs	r3, #192	; 0xc0
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4013      	ands	r3, r2
 8002238:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d019      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	429a      	cmp	r2, r3
 8002248:	d014      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800224a:	4b5b      	ldr	r3, [pc, #364]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800224c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224e:	4a5c      	ldr	r2, [pc, #368]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002250:	4013      	ands	r3, r2
 8002252:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002254:	4b58      	ldr	r3, [pc, #352]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002256:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002258:	4b57      	ldr	r3, [pc, #348]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800225a:	2180      	movs	r1, #128	; 0x80
 800225c:	0249      	lsls	r1, r1, #9
 800225e:	430a      	orrs	r2, r1
 8002260:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002262:	4b55      	ldr	r3, [pc, #340]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002264:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002266:	4b54      	ldr	r3, [pc, #336]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002268:	4956      	ldr	r1, [pc, #344]	; (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800226a:	400a      	ands	r2, r1
 800226c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800226e:	4b52      	ldr	r3, [pc, #328]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2201      	movs	r2, #1
 8002278:	4013      	ands	r3, r2
 800227a:	d016      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227c:	f7fe fbee 	bl	8000a5c <HAL_GetTick>
 8002280:	0003      	movs	r3, r0
 8002282:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002284:	e00c      	b.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002286:	f7fe fbe9 	bl	8000a5c <HAL_GetTick>
 800228a:	0002      	movs	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	4a4d      	ldr	r2, [pc, #308]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d904      	bls.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002296:	2313      	movs	r3, #19
 8002298:	18fb      	adds	r3, r7, r3
 800229a:	2203      	movs	r2, #3
 800229c:	701a      	strb	r2, [r3, #0]
            break;
 800229e:	e004      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a0:	4b45      	ldr	r3, [pc, #276]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80022a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022a4:	2202      	movs	r2, #2
 80022a6:	4013      	ands	r3, r2
 80022a8:	d0ed      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80022aa:	2313      	movs	r3, #19
 80022ac:	18fb      	adds	r3, r7, r3
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10a      	bne.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022b4:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	4a41      	ldr	r2, [pc, #260]	; (80023c0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	0019      	movs	r1, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695a      	ldr	r2, [r3, #20]
 80022c2:	4b3d      	ldr	r3, [pc, #244]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80022c4:	430a      	orrs	r2, r1
 80022c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80022c8:	e00c      	b.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022ca:	2312      	movs	r3, #18
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	2213      	movs	r2, #19
 80022d0:	18ba      	adds	r2, r7, r2
 80022d2:	7812      	ldrb	r2, [r2, #0]
 80022d4:	701a      	strb	r2, [r3, #0]
 80022d6:	e005      	b.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022d8:	2312      	movs	r3, #18
 80022da:	18fb      	adds	r3, r7, r3
 80022dc:	2213      	movs	r2, #19
 80022de:	18ba      	adds	r2, r7, r2
 80022e0:	7812      	ldrb	r2, [r2, #0]
 80022e2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022e4:	2311      	movs	r3, #17
 80022e6:	18fb      	adds	r3, r7, r3
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d105      	bne.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ee:	4b32      	ldr	r3, [pc, #200]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80022f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022f2:	4b31      	ldr	r3, [pc, #196]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80022f4:	4935      	ldr	r1, [pc, #212]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80022f6:	400a      	ands	r2, r1
 80022f8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	d009      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002304:	4b2c      	ldr	r3, [pc, #176]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	2203      	movs	r2, #3
 800230a:	4393      	bics	r3, r2
 800230c:	0019      	movs	r1, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685a      	ldr	r2, [r3, #4]
 8002312:	4b29      	ldr	r3, [pc, #164]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002314:	430a      	orrs	r2, r1
 8002316:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2220      	movs	r2, #32
 800231e:	4013      	ands	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002322:	4b25      	ldr	r3, [pc, #148]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002326:	4a2a      	ldr	r2, [pc, #168]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002328:	4013      	ands	r3, r2
 800232a:	0019      	movs	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	4b21      	ldr	r3, [pc, #132]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002332:	430a      	orrs	r2, r1
 8002334:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	2380      	movs	r3, #128	; 0x80
 800233c:	01db      	lsls	r3, r3, #7
 800233e:	4013      	ands	r3, r2
 8002340:	d015      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002342:	4b1d      	ldr	r3, [pc, #116]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	0899      	lsrs	r1, r3, #2
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	4b1a      	ldr	r3, [pc, #104]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002350:	430a      	orrs	r2, r1
 8002352:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	05db      	lsls	r3, r3, #23
 800235c:	429a      	cmp	r2, r3
 800235e:	d106      	bne.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002360:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	4b14      	ldr	r3, [pc, #80]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002366:	2180      	movs	r1, #128	; 0x80
 8002368:	0249      	lsls	r1, r1, #9
 800236a:	430a      	orrs	r2, r1
 800236c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	4013      	ands	r3, r2
 8002378:	d016      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800237a:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800237c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237e:	4a15      	ldr	r2, [pc, #84]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002380:	4013      	ands	r3, r2
 8002382:	0019      	movs	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800238a:	430a      	orrs	r2, r1
 800238c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	01db      	lsls	r3, r3, #7
 8002396:	429a      	cmp	r2, r3
 8002398:	d106      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800239a:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80023a0:	2180      	movs	r1, #128	; 0x80
 80023a2:	0249      	lsls	r1, r1, #9
 80023a4:	430a      	orrs	r2, r1
 80023a6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80023a8:	2312      	movs	r3, #18
 80023aa:	18fb      	adds	r3, r7, r3
 80023ac:	781b      	ldrb	r3, [r3, #0]
}
 80023ae:	0018      	movs	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	b006      	add	sp, #24
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40007000 	.word	0x40007000
 80023c0:	fffffcff 	.word	0xfffffcff
 80023c4:	fffeffff 	.word	0xfffeffff
 80023c8:	00001388 	.word	0x00001388
 80023cc:	efffffff 	.word	0xefffffff
 80023d0:	ffffcfff 	.word	0xffffcfff
 80023d4:	ffff3fff 	.word	0xffff3fff

080023d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e0a8      	b.n	800253c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d109      	bne.n	8002406 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	2382      	movs	r3, #130	; 0x82
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d009      	beq.n	8002412 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	61da      	str	r2, [r3, #28]
 8002404:	e005      	b.n	8002412 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	225d      	movs	r2, #93	; 0x5d
 800241c:	5c9b      	ldrb	r3, [r3, r2]
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d107      	bne.n	8002434 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	225c      	movs	r2, #92	; 0x5c
 8002428:	2100      	movs	r1, #0
 800242a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0018      	movs	r0, r3
 8002430:	f7fe f94e 	bl	80006d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	225d      	movs	r2, #93	; 0x5d
 8002438:	2102      	movs	r1, #2
 800243a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2140      	movs	r1, #64	; 0x40
 8002448:	438a      	bics	r2, r1
 800244a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	23e0      	movs	r3, #224	; 0xe0
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	429a      	cmp	r2, r3
 8002456:	d902      	bls.n	800245e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	e002      	b.n	8002464 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	015b      	lsls	r3, r3, #5
 8002462:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	23f0      	movs	r3, #240	; 0xf0
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	429a      	cmp	r2, r3
 800246e:	d008      	beq.n	8002482 <HAL_SPI_Init+0xaa>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	23e0      	movs	r3, #224	; 0xe0
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	429a      	cmp	r2, r3
 800247a:	d002      	beq.n	8002482 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	2382      	movs	r3, #130	; 0x82
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	401a      	ands	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6899      	ldr	r1, [r3, #8]
 8002490:	2384      	movs	r3, #132	; 0x84
 8002492:	021b      	lsls	r3, r3, #8
 8002494:	400b      	ands	r3, r1
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	2102      	movs	r1, #2
 800249e:	400b      	ands	r3, r1
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	2101      	movs	r1, #1
 80024a8:	400b      	ands	r3, r1
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6999      	ldr	r1, [r3, #24]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	400b      	ands	r3, r1
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	2138      	movs	r1, #56	; 0x38
 80024be:	400b      	ands	r3, r1
 80024c0:	431a      	orrs	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	2180      	movs	r1, #128	; 0x80
 80024c8:	400b      	ands	r3, r1
 80024ca:	431a      	orrs	r2, r3
 80024cc:	0011      	movs	r1, r2
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024d2:	2380      	movs	r3, #128	; 0x80
 80024d4:	019b      	lsls	r3, r3, #6
 80024d6:	401a      	ands	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	0c1b      	lsrs	r3, r3, #16
 80024e6:	2204      	movs	r2, #4
 80024e8:	401a      	ands	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	2110      	movs	r1, #16
 80024f0:	400b      	ands	r3, r1
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f8:	2108      	movs	r1, #8
 80024fa:	400b      	ands	r3, r1
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68d9      	ldr	r1, [r3, #12]
 8002502:	23f0      	movs	r3, #240	; 0xf0
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	400b      	ands	r3, r1
 8002508:	431a      	orrs	r2, r3
 800250a:	0011      	movs	r1, r2
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	2380      	movs	r3, #128	; 0x80
 8002510:	015b      	lsls	r3, r3, #5
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	430a      	orrs	r2, r1
 800251a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	69da      	ldr	r2, [r3, #28]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4907      	ldr	r1, [pc, #28]	; (8002544 <HAL_SPI_Init+0x16c>)
 8002528:	400a      	ands	r2, r1
 800252a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	225d      	movs	r2, #93	; 0x5d
 8002536:	2101      	movs	r1, #1
 8002538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	0018      	movs	r0, r3
 800253e:	46bd      	mov	sp, r7
 8002540:	b004      	add	sp, #16
 8002542:	bd80      	pop	{r7, pc}
 8002544:	fffff7ff 	.word	0xfffff7ff

08002548 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e04a      	b.n	80025f0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	223d      	movs	r2, #61	; 0x3d
 800255e:	5c9b      	ldrb	r3, [r3, r2]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d107      	bne.n	8002576 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	223c      	movs	r2, #60	; 0x3c
 800256a:	2100      	movs	r1, #0
 800256c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	0018      	movs	r0, r3
 8002572:	f7fe f991 	bl	8000898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	223d      	movs	r2, #61	; 0x3d
 800257a:	2102      	movs	r1, #2
 800257c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3304      	adds	r3, #4
 8002586:	0019      	movs	r1, r3
 8002588:	0010      	movs	r0, r2
 800258a:	f000 f939 	bl	8002800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2248      	movs	r2, #72	; 0x48
 8002592:	2101      	movs	r1, #1
 8002594:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	223e      	movs	r2, #62	; 0x3e
 800259a:	2101      	movs	r1, #1
 800259c:	5499      	strb	r1, [r3, r2]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	223f      	movs	r2, #63	; 0x3f
 80025a2:	2101      	movs	r1, #1
 80025a4:	5499      	strb	r1, [r3, r2]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2240      	movs	r2, #64	; 0x40
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2241      	movs	r2, #65	; 0x41
 80025b2:	2101      	movs	r1, #1
 80025b4:	5499      	strb	r1, [r3, r2]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2242      	movs	r2, #66	; 0x42
 80025ba:	2101      	movs	r1, #1
 80025bc:	5499      	strb	r1, [r3, r2]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2243      	movs	r2, #67	; 0x43
 80025c2:	2101      	movs	r1, #1
 80025c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2244      	movs	r2, #68	; 0x44
 80025ca:	2101      	movs	r1, #1
 80025cc:	5499      	strb	r1, [r3, r2]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2245      	movs	r2, #69	; 0x45
 80025d2:	2101      	movs	r1, #1
 80025d4:	5499      	strb	r1, [r3, r2]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2246      	movs	r2, #70	; 0x46
 80025da:	2101      	movs	r1, #1
 80025dc:	5499      	strb	r1, [r3, r2]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2247      	movs	r2, #71	; 0x47
 80025e2:	2101      	movs	r1, #1
 80025e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	223d      	movs	r2, #61	; 0x3d
 80025ea:	2101      	movs	r1, #1
 80025ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	0018      	movs	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b002      	add	sp, #8
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e04a      	b.n	80026a0 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	223d      	movs	r2, #61	; 0x3d
 800260e:	5c9b      	ldrb	r3, [r3, r2]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d107      	bne.n	8002626 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	223c      	movs	r2, #60	; 0x3c
 800261a:	2100      	movs	r1, #0
 800261c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	0018      	movs	r0, r3
 8002622:	f000 f841 	bl	80026a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	223d      	movs	r2, #61	; 0x3d
 800262a:	2102      	movs	r1, #2
 800262c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3304      	adds	r3, #4
 8002636:	0019      	movs	r1, r3
 8002638:	0010      	movs	r0, r2
 800263a:	f000 f8e1 	bl	8002800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2248      	movs	r2, #72	; 0x48
 8002642:	2101      	movs	r1, #1
 8002644:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	223e      	movs	r2, #62	; 0x3e
 800264a:	2101      	movs	r1, #1
 800264c:	5499      	strb	r1, [r3, r2]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	223f      	movs	r2, #63	; 0x3f
 8002652:	2101      	movs	r1, #1
 8002654:	5499      	strb	r1, [r3, r2]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2240      	movs	r2, #64	; 0x40
 800265a:	2101      	movs	r1, #1
 800265c:	5499      	strb	r1, [r3, r2]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2241      	movs	r2, #65	; 0x41
 8002662:	2101      	movs	r1, #1
 8002664:	5499      	strb	r1, [r3, r2]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2242      	movs	r2, #66	; 0x42
 800266a:	2101      	movs	r1, #1
 800266c:	5499      	strb	r1, [r3, r2]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2243      	movs	r2, #67	; 0x43
 8002672:	2101      	movs	r1, #1
 8002674:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2244      	movs	r2, #68	; 0x44
 800267a:	2101      	movs	r1, #1
 800267c:	5499      	strb	r1, [r3, r2]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2245      	movs	r2, #69	; 0x45
 8002682:	2101      	movs	r1, #1
 8002684:	5499      	strb	r1, [r3, r2]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2246      	movs	r2, #70	; 0x46
 800268a:	2101      	movs	r1, #1
 800268c:	5499      	strb	r1, [r3, r2]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2247      	movs	r2, #71	; 0x47
 8002692:	2101      	movs	r1, #1
 8002694:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	223d      	movs	r2, #61	; 0x3d
 800269a:	2101      	movs	r1, #1
 800269c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	0018      	movs	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b002      	add	sp, #8
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b002      	add	sp, #8
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026c4:	2317      	movs	r3, #23
 80026c6:	18fb      	adds	r3, r7, r3
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	223c      	movs	r2, #60	; 0x3c
 80026d0:	5c9b      	ldrb	r3, [r3, r2]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_TIM_IC_ConfigChannel+0x22>
 80026d6:	2302      	movs	r3, #2
 80026d8:	e08c      	b.n	80027f4 <HAL_TIM_IC_ConfigChannel+0x13c>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	223c      	movs	r2, #60	; 0x3c
 80026de:	2101      	movs	r1, #1
 80026e0:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11b      	bne.n	8002720 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6818      	ldr	r0, [r3, #0]
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	6819      	ldr	r1, [r3, #0]
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f000 f8ee 	bl	80028d8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	210c      	movs	r1, #12
 8002708:	438a      	bics	r2, r1
 800270a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6999      	ldr	r1, [r3, #24]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	619a      	str	r2, [r3, #24]
 800271e:	e062      	b.n	80027e6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b04      	cmp	r3, #4
 8002724:	d11c      	bne.n	8002760 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	6819      	ldr	r1, [r3, #0]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	f000 f921 	bl	800297c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699a      	ldr	r2, [r3, #24]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	492d      	ldr	r1, [pc, #180]	; (80027fc <HAL_TIM_IC_ConfigChannel+0x144>)
 8002746:	400a      	ands	r2, r1
 8002748:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6999      	ldr	r1, [r3, #24]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	021a      	lsls	r2, r3, #8
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	619a      	str	r2, [r3, #24]
 800275e:	e042      	b.n	80027e6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b08      	cmp	r3, #8
 8002764:	d11b      	bne.n	800279e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	6819      	ldr	r1, [r3, #0]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f000 f943 	bl	8002a00 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	69da      	ldr	r2, [r3, #28]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	210c      	movs	r1, #12
 8002786:	438a      	bics	r2, r1
 8002788:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69d9      	ldr	r1, [r3, #28]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	61da      	str	r2, [r3, #28]
 800279c:	e023      	b.n	80027e6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d11c      	bne.n	80027de <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6818      	ldr	r0, [r3, #0]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	6819      	ldr	r1, [r3, #0]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f000 f964 	bl	8002a80 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	69da      	ldr	r2, [r3, #28]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	490e      	ldr	r1, [pc, #56]	; (80027fc <HAL_TIM_IC_ConfigChannel+0x144>)
 80027c4:	400a      	ands	r2, r1
 80027c6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	69d9      	ldr	r1, [r3, #28]
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	021a      	lsls	r2, r3, #8
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	61da      	str	r2, [r3, #28]
 80027dc:	e003      	b.n	80027e6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80027de:	2317      	movs	r3, #23
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	223c      	movs	r2, #60	; 0x3c
 80027ea:	2100      	movs	r1, #0
 80027ec:	5499      	strb	r1, [r3, r2]

  return status;
 80027ee:	2317      	movs	r3, #23
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	781b      	ldrb	r3, [r3, #0]
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b006      	add	sp, #24
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	fffff3ff 	.word	0xfffff3ff

08002800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a2b      	ldr	r2, [pc, #172]	; (80028c0 <TIM_Base_SetConfig+0xc0>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d003      	beq.n	8002820 <TIM_Base_SetConfig+0x20>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a2a      	ldr	r2, [pc, #168]	; (80028c4 <TIM_Base_SetConfig+0xc4>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d108      	bne.n	8002832 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2270      	movs	r2, #112	; 0x70
 8002824:	4393      	bics	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	4313      	orrs	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a22      	ldr	r2, [pc, #136]	; (80028c0 <TIM_Base_SetConfig+0xc0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00f      	beq.n	800285a <TIM_Base_SetConfig+0x5a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a21      	ldr	r2, [pc, #132]	; (80028c4 <TIM_Base_SetConfig+0xc4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00b      	beq.n	800285a <TIM_Base_SetConfig+0x5a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a20      	ldr	r2, [pc, #128]	; (80028c8 <TIM_Base_SetConfig+0xc8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <TIM_Base_SetConfig+0x5a>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a1f      	ldr	r2, [pc, #124]	; (80028cc <TIM_Base_SetConfig+0xcc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d003      	beq.n	800285a <TIM_Base_SetConfig+0x5a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a1e      	ldr	r2, [pc, #120]	; (80028d0 <TIM_Base_SetConfig+0xd0>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d108      	bne.n	800286c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4a1d      	ldr	r2, [pc, #116]	; (80028d4 <TIM_Base_SetConfig+0xd4>)
 800285e:	4013      	ands	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4313      	orrs	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2280      	movs	r2, #128	; 0x80
 8002870:	4393      	bics	r3, r2
 8002872:	001a      	movs	r2, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a0a      	ldr	r2, [pc, #40]	; (80028c0 <TIM_Base_SetConfig+0xc0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d007      	beq.n	80028aa <TIM_Base_SetConfig+0xaa>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a0b      	ldr	r2, [pc, #44]	; (80028cc <TIM_Base_SetConfig+0xcc>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d003      	beq.n	80028aa <TIM_Base_SetConfig+0xaa>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <TIM_Base_SetConfig+0xd0>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d103      	bne.n	80028b2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	691a      	ldr	r2, [r3, #16]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	615a      	str	r2, [r3, #20]
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b004      	add	sp, #16
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40012c00 	.word	0x40012c00
 80028c4:	40000400 	.word	0x40000400
 80028c8:	40002000 	.word	0x40002000
 80028cc:	40014400 	.word	0x40014400
 80028d0:	40014800 	.word	0x40014800
 80028d4:	fffffcff 	.word	0xfffffcff

080028d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
 80028e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	2201      	movs	r2, #1
 80028ec:	4393      	bics	r3, r2
 80028ee:	001a      	movs	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a1c      	ldr	r2, [pc, #112]	; (8002974 <TIM_TI1_SetConfig+0x9c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d003      	beq.n	8002910 <TIM_TI1_SetConfig+0x38>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4a1b      	ldr	r2, [pc, #108]	; (8002978 <TIM_TI1_SetConfig+0xa0>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <TIM_TI1_SetConfig+0x3c>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <TIM_TI1_SetConfig+0x3e>
 8002914:	2300      	movs	r3, #0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <TIM_TI1_SetConfig+0x54>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	2203      	movs	r2, #3
 800291e:	4393      	bics	r3, r2
 8002920:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4313      	orrs	r3, r2
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	e003      	b.n	8002934 <TIM_TI1_SetConfig+0x5c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	2201      	movs	r2, #1
 8002930:	4313      	orrs	r3, r2
 8002932:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	22f0      	movs	r2, #240	; 0xf0
 8002938:	4393      	bics	r3, r2
 800293a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	22ff      	movs	r2, #255	; 0xff
 8002942:	4013      	ands	r3, r2
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	220a      	movs	r2, #10
 800294e:	4393      	bics	r3, r2
 8002950:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	220a      	movs	r2, #10
 8002956:	4013      	ands	r3, r2
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	621a      	str	r2, [r3, #32]
}
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	46bd      	mov	sp, r7
 800296e:	b006      	add	sp, #24
 8002970:	bd80      	pop	{r7, pc}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	40012c00 	.word	0x40012c00
 8002978:	40000400 	.word	0x40000400

0800297c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	2210      	movs	r2, #16
 8002990:	4393      	bics	r3, r2
 8002992:	001a      	movs	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	4a14      	ldr	r2, [pc, #80]	; (80029f8 <TIM_TI2_SetConfig+0x7c>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	4a10      	ldr	r2, [pc, #64]	; (80029fc <TIM_TI2_SetConfig+0x80>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	031b      	lsls	r3, r3, #12
 80029c2:	041b      	lsls	r3, r3, #16
 80029c4:	0c1b      	lsrs	r3, r3, #16
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	22a0      	movs	r2, #160	; 0xa0
 80029d0:	4393      	bics	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	22a0      	movs	r2, #160	; 0xa0
 80029da:	4013      	ands	r3, r2
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	621a      	str	r2, [r3, #32]
}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	46bd      	mov	sp, r7
 80029f2:	b006      	add	sp, #24
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	fffffcff 	.word	0xfffffcff
 80029fc:	ffff0fff 	.word	0xffff0fff

08002a00 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	4a19      	ldr	r2, [pc, #100]	; (8002a78 <TIM_TI3_SetConfig+0x78>)
 8002a14:	401a      	ands	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a1b      	ldr	r3, [r3, #32]
 8002a24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	4393      	bics	r3, r2
 8002a2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	22f0      	movs	r2, #240	; 0xf0
 8002a3a:	4393      	bics	r3, r2
 8002a3c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	22ff      	movs	r2, #255	; 0xff
 8002a44:	4013      	ands	r3, r2
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4a0b      	ldr	r2, [pc, #44]	; (8002a7c <TIM_TI3_SetConfig+0x7c>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	021a      	lsls	r2, r3, #8
 8002a58:	23a0      	movs	r3, #160	; 0xa0
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	621a      	str	r2, [r3, #32]
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b006      	add	sp, #24
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	fffffeff 	.word	0xfffffeff
 8002a7c:	fffff5ff 	.word	0xfffff5ff

08002a80 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	4a1a      	ldr	r2, [pc, #104]	; (8002afc <TIM_TI4_SetConfig+0x7c>)
 8002a94:	401a      	ands	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	4a15      	ldr	r2, [pc, #84]	; (8002b00 <TIM_TI4_SetConfig+0x80>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	021b      	lsls	r3, r3, #8
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	4a12      	ldr	r2, [pc, #72]	; (8002b04 <TIM_TI4_SetConfig+0x84>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	031b      	lsls	r3, r3, #12
 8002ac4:	041b      	lsls	r3, r3, #16
 8002ac6:	0c1b      	lsrs	r3, r3, #16
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4a0d      	ldr	r2, [pc, #52]	; (8002b08 <TIM_TI4_SetConfig+0x88>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	031a      	lsls	r2, r3, #12
 8002ada:	23a0      	movs	r3, #160	; 0xa0
 8002adc:	021b      	lsls	r3, r3, #8
 8002ade:	4013      	ands	r3, r2
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	621a      	str	r2, [r3, #32]
}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b006      	add	sp, #24
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	ffffefff 	.word	0xffffefff
 8002b00:	fffffcff 	.word	0xfffffcff
 8002b04:	ffff0fff 	.word	0xffff0fff
 8002b08:	ffff5fff 	.word	0xffff5fff

08002b0c <HAL_TIMEx_TISelection>:
  *  (**) Value not defined in all devices. \n
  *
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b18:	2317      	movs	r3, #23
 8002b1a:	18fb      	adds	r3, r7, r3
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]

  /* Check parameters */
  assert_param(IS_TIM_TISEL_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TISEL(TISelection));

  __HAL_LOCK(htim);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	223c      	movs	r2, #60	; 0x3c
 8002b24:	5c9b      	ldrb	r3, [r3, r2]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_TIMEx_TISelection+0x22>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e040      	b.n	8002bb0 <HAL_TIMEx_TISelection+0xa4>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	223c      	movs	r2, #60	; 0x3c
 8002b32:	2101      	movs	r1, #1
 8002b34:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d021      	beq.n	8002b80 <HAL_TIMEx_TISelection+0x74>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d82a      	bhi.n	8002b98 <HAL_TIMEx_TISelection+0x8c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <HAL_TIMEx_TISelection+0x44>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d00c      	beq.n	8002b68 <HAL_TIMEx_TISelection+0x5c>
 8002b4e:	e023      	b.n	8002b98 <HAL_TIMEx_TISelection+0x8c>
  {
    case TIM_CHANNEL_1:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b56:	220f      	movs	r2, #15
 8002b58:	4393      	bics	r3, r2
 8002b5a:	0019      	movs	r1, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8002b66:	e01c      	b.n	8002ba2 <HAL_TIMEx_TISelection+0x96>
    case TIM_CHANNEL_2:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b6e:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <HAL_TIMEx_TISelection+0xac>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	0019      	movs	r1, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8002b7e:	e010      	b.n	8002ba2 <HAL_TIMEx_TISelection+0x96>
    case TIM_CHANNEL_3:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b86:	4a0d      	ldr	r2, [pc, #52]	; (8002bbc <HAL_TIMEx_TISelection+0xb0>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8002b96:	e004      	b.n	8002ba2 <HAL_TIMEx_TISelection+0x96>
    default:
      status = HAL_ERROR;
 8002b98:	2317      	movs	r3, #23
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	701a      	strb	r2, [r3, #0]
      break;
 8002ba0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	223c      	movs	r2, #60	; 0x3c
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	5499      	strb	r1, [r3, r2]

  return status;
 8002baa:	2317      	movs	r3, #23
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	781b      	ldrb	r3, [r3, #0]
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b006      	add	sp, #24
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	fffff0ff 	.word	0xfffff0ff
 8002bbc:	fff0ffff 	.word	0xfff0ffff

08002bc0 <__libc_init_array>:
 8002bc0:	b570      	push	{r4, r5, r6, lr}
 8002bc2:	2600      	movs	r6, #0
 8002bc4:	4d0c      	ldr	r5, [pc, #48]	; (8002bf8 <__libc_init_array+0x38>)
 8002bc6:	4c0d      	ldr	r4, [pc, #52]	; (8002bfc <__libc_init_array+0x3c>)
 8002bc8:	1b64      	subs	r4, r4, r5
 8002bca:	10a4      	asrs	r4, r4, #2
 8002bcc:	42a6      	cmp	r6, r4
 8002bce:	d109      	bne.n	8002be4 <__libc_init_array+0x24>
 8002bd0:	2600      	movs	r6, #0
 8002bd2:	f000 f821 	bl	8002c18 <_init>
 8002bd6:	4d0a      	ldr	r5, [pc, #40]	; (8002c00 <__libc_init_array+0x40>)
 8002bd8:	4c0a      	ldr	r4, [pc, #40]	; (8002c04 <__libc_init_array+0x44>)
 8002bda:	1b64      	subs	r4, r4, r5
 8002bdc:	10a4      	asrs	r4, r4, #2
 8002bde:	42a6      	cmp	r6, r4
 8002be0:	d105      	bne.n	8002bee <__libc_init_array+0x2e>
 8002be2:	bd70      	pop	{r4, r5, r6, pc}
 8002be4:	00b3      	lsls	r3, r6, #2
 8002be6:	58eb      	ldr	r3, [r5, r3]
 8002be8:	4798      	blx	r3
 8002bea:	3601      	adds	r6, #1
 8002bec:	e7ee      	b.n	8002bcc <__libc_init_array+0xc>
 8002bee:	00b3      	lsls	r3, r6, #2
 8002bf0:	58eb      	ldr	r3, [r5, r3]
 8002bf2:	4798      	blx	r3
 8002bf4:	3601      	adds	r6, #1
 8002bf6:	e7f2      	b.n	8002bde <__libc_init_array+0x1e>
 8002bf8:	08002c70 	.word	0x08002c70
 8002bfc:	08002c70 	.word	0x08002c70
 8002c00:	08002c70 	.word	0x08002c70
 8002c04:	08002c74 	.word	0x08002c74

08002c08 <memset>:
 8002c08:	0003      	movs	r3, r0
 8002c0a:	1882      	adds	r2, r0, r2
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d100      	bne.n	8002c12 <memset+0xa>
 8002c10:	4770      	bx	lr
 8002c12:	7019      	strb	r1, [r3, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	e7f9      	b.n	8002c0c <memset+0x4>

08002c18 <_init>:
 8002c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1e:	bc08      	pop	{r3}
 8002c20:	469e      	mov	lr, r3
 8002c22:	4770      	bx	lr

08002c24 <_fini>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr
