// Seed: 2956387192
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = id_5 ? 1'h0 : id_1 ? 1'b0 : id_5;
  logic id_5;
  type_7(
      id_3, 1 & 1, 1'h0
  );
endmodule
