// Seed: 835539503
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    output wire id_14
);
  id_16 :
  assert property (@(posedge id_9 && 1 != "") id_9 - 1)
  else $display(id_16);
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3
    , id_14,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_6,
      id_9,
      id_4,
      id_7,
      id_5,
      id_1,
      id_10,
      id_1,
      id_7,
      id_6,
      id_12,
      id_6
  );
  assign modCall_1.id_14 = 0;
endmodule
