<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="MapLib" num="535" delta="unknown" >The following Virtex BUFG(s) is/are being retargetted to Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
<arg fmt="%s" index="1">BUFG symbol &quot;adc_ctrl_001/upload_clock&quot; (output signal=adc_ctrl_001/drck1_buf),
BUFGP symbol &quot;clk_BUFGP&quot; (output signal=clk_BUFGP)</arg>
</msg>

<msg type="info" file="MapLib" num="159" delta="unknown" >Net Timing constraints on signal <arg fmt="%s" index="1">clk</arg> are pushed forward through input buffer.
</msg>

<msg type="info" file="LIT" num="244" delta="unknown" >All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs in the schematic.
</msg>

<msg type="warning" file="PhysDesignRules" num="1063">Dangling pins on block:&lt;adc_ctrl_001/ram_1024_x_18/adc_ctrl_001/ram_1024_x_18.A&gt;:&lt;RAMB16_RAMB16A&gt;.  The block is configured to use an input parity pins. There is a dangling output parity pin.
</msg>

</messages>
