{
  "module_name": "mt8195-afe-clk.h",
  "hash_id": "bd3b41a5a86ca48ec21d313459fffaa6db8424923b6691cc1ad64f17a961e675",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8195/mt8195-afe-clk.h",
  "human_readable_source": " \n \n\n#ifndef _MT8195_AFE_CLK_H_\n#define _MT8195_AFE_CLK_H_\n\nenum {\n\t \n\tMT8195_CLK_XTAL_26M,\n\t \n\tMT8195_CLK_TOP_APLL1,\n\tMT8195_CLK_TOP_APLL2,\n\tMT8195_CLK_TOP_APLL12_DIV0,\n\tMT8195_CLK_TOP_APLL12_DIV1,\n\tMT8195_CLK_TOP_APLL12_DIV2,\n\tMT8195_CLK_TOP_APLL12_DIV3,\n\tMT8195_CLK_TOP_APLL12_DIV9,\n\t \n\tMT8195_CLK_TOP_A1SYS_HP_SEL,\n\tMT8195_CLK_TOP_AUD_INTBUS_SEL,\n\tMT8195_CLK_TOP_AUDIO_H_SEL,\n\tMT8195_CLK_TOP_AUDIO_LOCAL_BUS_SEL,\n\tMT8195_CLK_TOP_DPTX_M_SEL,\n\tMT8195_CLK_TOP_I2SO1_M_SEL,\n\tMT8195_CLK_TOP_I2SO2_M_SEL,\n\tMT8195_CLK_TOP_I2SI1_M_SEL,\n\tMT8195_CLK_TOP_I2SI2_M_SEL,\n\t \n\tMT8195_CLK_INFRA_AO_AUDIO_26M_B,\n\tMT8195_CLK_SCP_ADSP_AUDIODSP,\n\tMT8195_CLK_AUD_AFE,\n\tMT8195_CLK_AUD_APLL1_TUNER,\n\tMT8195_CLK_AUD_APLL2_TUNER,\n\tMT8195_CLK_AUD_APLL,\n\tMT8195_CLK_AUD_APLL2,\n\tMT8195_CLK_AUD_DAC,\n\tMT8195_CLK_AUD_ADC,\n\tMT8195_CLK_AUD_DAC_HIRES,\n\tMT8195_CLK_AUD_A1SYS_HP,\n\tMT8195_CLK_AUD_ADC_HIRES,\n\tMT8195_CLK_AUD_ADDA6_ADC,\n\tMT8195_CLK_AUD_ADDA6_ADC_HIRES,\n\tMT8195_CLK_AUD_I2SIN,\n\tMT8195_CLK_AUD_TDM_IN,\n\tMT8195_CLK_AUD_I2S_OUT,\n\tMT8195_CLK_AUD_TDM_OUT,\n\tMT8195_CLK_AUD_HDMI_OUT,\n\tMT8195_CLK_AUD_ASRC11,\n\tMT8195_CLK_AUD_ASRC12,\n\tMT8195_CLK_AUD_A1SYS,\n\tMT8195_CLK_AUD_A2SYS,\n\tMT8195_CLK_AUD_PCMIF,\n\tMT8195_CLK_AUD_MEMIF_UL1,\n\tMT8195_CLK_AUD_MEMIF_UL2,\n\tMT8195_CLK_AUD_MEMIF_UL3,\n\tMT8195_CLK_AUD_MEMIF_UL4,\n\tMT8195_CLK_AUD_MEMIF_UL5,\n\tMT8195_CLK_AUD_MEMIF_UL6,\n\tMT8195_CLK_AUD_MEMIF_UL8,\n\tMT8195_CLK_AUD_MEMIF_UL9,\n\tMT8195_CLK_AUD_MEMIF_UL10,\n\tMT8195_CLK_AUD_MEMIF_DL2,\n\tMT8195_CLK_AUD_MEMIF_DL3,\n\tMT8195_CLK_AUD_MEMIF_DL6,\n\tMT8195_CLK_AUD_MEMIF_DL7,\n\tMT8195_CLK_AUD_MEMIF_DL8,\n\tMT8195_CLK_AUD_MEMIF_DL10,\n\tMT8195_CLK_AUD_MEMIF_DL11,\n\tMT8195_CLK_NUM,\n};\n\nenum {\n\tMT8195_MCK_SEL_26M,\n\tMT8195_MCK_SEL_APLL1,\n\tMT8195_MCK_SEL_APLL2,\n\tMT8195_MCK_SEL_APLL3,\n\tMT8195_MCK_SEL_APLL4,\n\tMT8195_MCK_SEL_APLL5,\n\tMT8195_MCK_SEL_HDMIRX_APLL,\n\tMT8195_MCK_SEL_NUM,\n};\n\nenum {\n\tMT8195_AUD_PLL1,\n\tMT8195_AUD_PLL2,\n\tMT8195_AUD_PLL3,\n\tMT8195_AUD_PLL4,\n\tMT8195_AUD_PLL5,\n\tMT8195_AUD_PLL_NUM,\n};\n\nstruct mtk_base_afe;\n\nint mt8195_afe_get_mclk_source_clk_id(int sel);\nint mt8195_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll);\nint mt8195_afe_get_default_mclk_source_by_rate(int rate);\nint mt8195_afe_init_clock(struct mtk_base_afe *afe);\nint mt8195_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk);\nvoid mt8195_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk);\nint mt8195_afe_prepare_clk(struct mtk_base_afe *afe, struct clk *clk);\nvoid mt8195_afe_unprepare_clk(struct mtk_base_afe *afe, struct clk *clk);\nint mt8195_afe_enable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk);\nvoid mt8195_afe_disable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk);\nint mt8195_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk,\n\t\t\t    unsigned int rate);\nint mt8195_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk,\n\t\t\t      struct clk *parent);\nint mt8195_afe_enable_main_clock(struct mtk_base_afe *afe);\nint mt8195_afe_disable_main_clock(struct mtk_base_afe *afe);\nint mt8195_afe_enable_reg_rw_clk(struct mtk_base_afe *afe);\nint mt8195_afe_disable_reg_rw_clk(struct mtk_base_afe *afe);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}