

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 22:25:55 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        73|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 38 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 79 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 6 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:11]   --->   Operation 99 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:12]   --->   Operation 100 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 102 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 103 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.81ns)   --->   "%add_ln16 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 104 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 105 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 107 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %7, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:16]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 109 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln19" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 110 'getelementptr' 'SeparableConv2D_0_b_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%buffer = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 111 'load' 'buffer' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 112 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %out_d_0 to i17" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 113 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%buffer = load i13* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 114 'load' 'buffer' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i13 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 115 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 117 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 118 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 119 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 120 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 123 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln23_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 124 'bitconcatenate' 'shl_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %shl_ln23_1 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 125 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_2, %zext_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 126 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln23 to i16" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 127 'sext' 'sext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 128 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 129 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 130 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 131 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 132 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 133 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader4.loopexit, label %1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i5 %out_w_0 to i14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 135 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 136 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_7" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 137 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 138 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 139 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 140 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 15.9>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%buffer_0_0 = phi i16 [ %sext_ln19, %1 ], [ %add_ln23_48, %4 ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 141 'phi' 'buffer_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%in_d_0_0 = phi i16 [ 0, %1 ], [ %add_ln20, %4 ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 142 'phi' 'in_d_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.42ns)   --->   "%icmp_ln20 = icmp eq i16 %in_d_0_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 143 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.76ns)   --->   "br i1 %icmp_ln20, label %5, label %3" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i16 %in_d_0_0 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 145 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (5.58ns)   --->   "%mul_ln23 = mul i27 %zext_ln23_11, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 146 'mul' 'mul_ln23' <Predicate = (!icmp_ln20)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i27 %mul_ln23 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 147 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (2.40ns)   --->   "%add_ln23_1 = add i28 %zext_ln23_13, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 148 'add' 'add_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i28 %add_ln23_1 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 149 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (7.97ns)   --->   "%mul_ln23_111 = mul i57 %zext_ln23, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 150 'mul' 'mul_ln23_111' <Predicate = (!icmp_ln20)> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_111, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 151 'partselect' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 152 [32/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 152 'urem' 'urem_ln23' <Predicate = (!icmp_ln20)> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.03>
ST_7 : Operation 153 [31/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 153 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.03>
ST_8 : Operation 154 [30/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 154 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.03>
ST_9 : Operation 155 [29/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 155 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.03>
ST_10 : Operation 156 [28/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 156 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 157 [27/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 157 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.03>
ST_12 : Operation 158 [26/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 158 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.03>
ST_13 : Operation 159 [25/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 159 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.03>
ST_14 : Operation 160 [24/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 160 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.03>
ST_15 : Operation 161 [23/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 161 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.03>
ST_16 : Operation 162 [22/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 162 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.03>
ST_17 : Operation 163 [21/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 163 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.03>
ST_18 : Operation 164 [20/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 164 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.03>
ST_19 : Operation 165 [19/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 165 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.03>
ST_20 : Operation 166 [18/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 166 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.03>
ST_21 : Operation 167 [17/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 167 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.03>
ST_22 : Operation 168 [16/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 168 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.03>
ST_23 : Operation 169 [15/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 169 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.03>
ST_24 : Operation 170 [14/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 170 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.03>
ST_25 : Operation 171 [13/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 171 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.03>
ST_26 : Operation 172 [12/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 172 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.03>
ST_27 : Operation 173 [11/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 173 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.03>
ST_28 : Operation 174 [10/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 174 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.03>
ST_29 : Operation 175 [9/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 175 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.03>
ST_30 : Operation 176 [8/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 176 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.03>
ST_31 : Operation 177 [7/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 177 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.03>
ST_32 : Operation 178 [6/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 178 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.03>
ST_33 : Operation 179 [5/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 179 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.03>
ST_34 : Operation 180 [4/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 180 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.03>
ST_35 : Operation 181 [3/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 181 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.03>
ST_36 : Operation 182 [2/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 182 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i16 %in_d_0_0 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 183 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/32] (4.03ns)   --->   "%urem_ln23 = urem i28 %add_ln23_1, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 184 'urem' 'urem_ln23' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i28 %urem_ln23 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 185 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 186 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 187 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 188 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [2/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 189 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 190 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [2/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 191 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 192 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [2/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 193 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 194 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 195 [2/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 195 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 196 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 197 [2/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 197 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 198 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [2/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 199 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 200 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [2/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 201 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 202 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 202 'getelementptr' 'input_8_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 203 [2/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 203 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 204 'getelementptr' 'input_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 205 [2/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 205 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 206 'getelementptr' 'input_10_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 207 [2/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 207 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 208 'getelementptr' 'input_11_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [2/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 209 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 210 'getelementptr' 'input_12_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 211 [2/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 211 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 212 'getelementptr' 'input_13_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [2/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 213 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 214 'getelementptr' 'input_14_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [2/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 215 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 216 'getelementptr' 'input_15_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 217 [2/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 217 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_37 : Operation 218 [1/1] (2.07ns)   --->   "%add_ln23_2 = add i17 %zext_ln29_1, %zext_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 218 'add' 'add_ln23_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i17 %add_ln23_2 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 219 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 220 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 221 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 221 'load' 'SeparableConv2D_0_w_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 38 <SV = 37> <Delay = 15.9>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i19 %tmp to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 222 'zext' 'zext_ln23_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 223 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 223 'load' 'input_0_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 224 [1/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 224 'load' 'input_1_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 225 [1/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 225 'load' 'input_2_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 226 [1/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 226 'load' 'input_3_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 227 [1/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 227 'load' 'input_4_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 228 [1/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 228 'load' 'input_5_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 229 [1/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 229 'load' 'input_6_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 230 [1/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 230 'load' 'input_7_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 231 [1/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 231 'load' 'input_8_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 232 [1/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 232 'load' 'input_9_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 233 [1/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 233 'load' 'input_10_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 234 [1/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 234 'load' 'input_11_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 235 [1/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 235 'load' 'input_12_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 236 [1/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 236 'load' 'input_13_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 237 [1/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 237 'load' 'input_14_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 238 [1/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 238 'load' 'input_15_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 239 [1/1] (2.06ns)   --->   "%tmp_49 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load, i16 %input_1_load, i16 %input_2_load, i16 %input_3_load, i16 %input_4_load, i16 %input_5_load, i16 %input_6_load, i16 %input_7_load, i16 %input_8_load, i16 %input_9_load, i16 %input_10_load, i16 %input_11_load, i16 %input_12_load, i16 %input_13_load, i16 %input_14_load, i16 %input_15_load, i32 %zext_ln23_15)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 239 'mux' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i16 %tmp_49 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 240 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 241 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 241 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i15 %SeparableConv2D_0_w_2 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 242 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 243 [1/1] (5.58ns)   --->   "%mul_ln23_1 = mul i30 %sext_ln23_1, %sext_ln23_2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 243 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_1, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 244 'partselect' 'trunc_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln23_3 = add i16 %buffer_0_0, %trunc_ln" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 245 'add' 'add_ln23_3' <Predicate = (!icmp_ln20)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln20 = or i16 %in_d_0_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 246 'or' 'or_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 247 [1/1] (2.42ns)   --->   "%icmp_ln20_1 = icmp eq i16 %or_ln20, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 247 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [1/1] (1.76ns)   --->   "br i1 %icmp_ln20_1, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 248 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i16 %or_ln20 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 249 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i16 %or_ln20 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 250 'zext' 'zext_ln23_21' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (5.58ns)   --->   "%mul_ln23_2 = mul i27 %zext_ln23_21, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 251 'mul' 'mul_ln23_2' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i27 %mul_ln23_2 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 252 'zext' 'zext_ln23_23' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 253 [1/1] (2.40ns)   --->   "%add_ln23_4 = add i28 %zext_ln23_23, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 253 'add' 'add_ln23_4' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln23_230 = zext i28 %add_ln23_4 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 254 'zext' 'zext_ln23_230' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (7.97ns)   --->   "%mul_ln23_112 = mul i57 %zext_ln23_230, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 255 'mul' 'mul_ln23_112' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_225 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_112, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 256 'partselect' 'tmp_225' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 257 [32/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 257 'urem' 'urem_ln23_1' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 258 [1/1] (2.07ns)   --->   "%add_ln23_5 = add i17 %zext_ln29_1, %zext_ln23_19" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 258 'add' 'add_ln23_5' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i17 %add_ln23_5 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 259 'zext' 'zext_ln23_27' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_3 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 260 'getelementptr' 'SeparableConv2D_0_w_3' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_38 : Operation 261 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 261 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_38 : Operation 262 [1/1] (1.81ns)   --->   "%add_ln29 = add i14 %zext_ln23_5, %phi_mul" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 262 'add' 'add_ln29' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i14 %add_ln29 to i16" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 263 'zext' 'zext_ln29_3' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 264 [1/1] (1.81ns)   --->   "%add_ln29_1 = add i16 %sext_ln18, %zext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 264 'add' 'add_ln29_1' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i16 %add_ln29_1 to i34" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 265 'zext' 'zext_ln29_8' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 266 [1/1] (5.59ns)   --->   "%mul_ln29 = mul i34 74566, %zext_ln29_8" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 266 'mul' 'mul_ln29' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_224 = call i8 @_ssdm_op_PartSelect.i8.i34.i32.i32(i34 %mul_ln29, i32 26, i32 33)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 267 'partselect' 'tmp_224' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 268 [20/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 268 'urem' 'urem_ln29' <Predicate = (icmp_ln20_1) | (icmp_ln20)> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 15.9>
ST_39 : Operation 269 [31/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 269 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 270 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 270 'load' 'SeparableConv2D_0_w_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln20_1 = or i16 %in_d_0_0, 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 271 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i16 %or_ln20_1 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 272 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i16 %or_ln20_1 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 273 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 274 [1/1] (5.58ns)   --->   "%mul_ln23_4 = mul i27 %zext_ln23_31, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 274 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i27 %mul_ln23_4 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 275 'zext' 'zext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 276 [1/1] (2.40ns)   --->   "%add_ln23_6 = add i28 %zext_ln23_33, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 276 'add' 'add_ln23_6' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln23_231 = zext i28 %add_ln23_6 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 277 'zext' 'zext_ln23_231' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 278 [1/1] (7.97ns)   --->   "%mul_ln23_113 = mul i57 %zext_ln23_231, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 278 'mul' 'mul_ln23_113' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_226 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_113, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 279 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 280 [32/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 280 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 281 [1/1] (2.07ns)   --->   "%add_ln23_7 = add i17 %zext_ln29_1, %zext_ln23_29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 281 'add' 'add_ln23_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln23_36 = zext i17 %add_ln23_7 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 282 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_5 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_36" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 283 'getelementptr' 'SeparableConv2D_0_w_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 284 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 284 'load' 'SeparableConv2D_0_w_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln20_2 = or i16 %in_d_0_0, 3" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 285 'or' 'or_ln20_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i16 %or_ln20_2 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 286 'zext' 'zext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln23_51 = zext i16 %or_ln20_2 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 287 'zext' 'zext_ln23_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (5.58ns)   --->   "%mul_ln23_6 = mul i27 %zext_ln23_51, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 288 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln23_52 = zext i27 %mul_ln23_6 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 289 'zext' 'zext_ln23_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (2.40ns)   --->   "%add_ln23_8 = add i28 %zext_ln23_52, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 290 'add' 'add_ln23_8' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln23_232 = zext i28 %add_ln23_8 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 291 'zext' 'zext_ln23_232' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 292 [1/1] (7.97ns)   --->   "%mul_ln23_114 = mul i57 %zext_ln23_232, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 292 'mul' 'mul_ln23_114' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_227 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_114, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 293 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 294 [32/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 294 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 295 [1/1] (2.07ns)   --->   "%add_ln23_9 = add i17 %zext_ln29_1, %zext_ln23_37" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 295 'add' 'add_ln23_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln23_38 = zext i17 %add_ln23_9 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 296 'zext' 'zext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 297 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_7 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_38" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 297 'getelementptr' 'SeparableConv2D_0_w_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 298 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 298 'load' 'SeparableConv2D_0_w_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 40 <SV = 39> <Delay = 15.9>
ST_40 : Operation 299 [30/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 299 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 300 [31/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 300 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 301 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 301 'load' 'SeparableConv2D_0_w_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_40 : Operation 302 [31/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 302 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 303 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 303 'load' 'SeparableConv2D_0_w_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln20_3 = or i16 %in_d_0_0, 4" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 304 'or' 'or_ln20_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln23_54 = zext i16 %or_ln20_3 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 305 'zext' 'zext_ln23_54' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln23_55 = zext i16 %or_ln20_3 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 306 'zext' 'zext_ln23_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (5.58ns)   --->   "%mul_ln23_8 = mul i27 %zext_ln23_55, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 307 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln23_56 = zext i27 %mul_ln23_8 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 308 'zext' 'zext_ln23_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (2.40ns)   --->   "%add_ln23_10 = add i28 %zext_ln23_56, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 309 'add' 'add_ln23_10' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln23_233 = zext i28 %add_ln23_10 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 310 'zext' 'zext_ln23_233' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (7.97ns)   --->   "%mul_ln23_115 = mul i57 %zext_ln23_233, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 311 'mul' 'mul_ln23_115' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_228 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_115, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 312 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 313 [32/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 313 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 314 [1/1] (2.07ns)   --->   "%add_ln23_11 = add i17 %zext_ln29_1, %zext_ln23_54" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 314 'add' 'add_ln23_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln23_39 = zext i17 %add_ln23_11 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 315 'zext' 'zext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 316 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_9 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_39" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 316 'getelementptr' 'SeparableConv2D_0_w_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 317 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 317 'load' 'SeparableConv2D_0_w_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_40 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln20_4 = or i16 %in_d_0_0, 5" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 318 'or' 'or_ln20_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln23_58 = zext i16 %or_ln20_4 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 319 'zext' 'zext_ln23_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln23_59 = zext i16 %or_ln20_4 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 320 'zext' 'zext_ln23_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 321 [1/1] (5.58ns)   --->   "%mul_ln23_10 = mul i27 %zext_ln23_59, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 321 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln23_60 = zext i27 %mul_ln23_10 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 322 'zext' 'zext_ln23_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 323 [1/1] (2.40ns)   --->   "%add_ln23_12 = add i28 %zext_ln23_60, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 323 'add' 'add_ln23_12' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln23_234 = zext i28 %add_ln23_12 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 324 'zext' 'zext_ln23_234' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 325 [1/1] (7.97ns)   --->   "%mul_ln23_116 = mul i57 %zext_ln23_234, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 325 'mul' 'mul_ln23_116' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_229 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_116, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 326 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 327 [32/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 327 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 328 [1/1] (2.07ns)   --->   "%add_ln23_13 = add i17 %zext_ln29_1, %zext_ln23_58" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 328 'add' 'add_ln23_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln23_40 = zext i17 %add_ln23_13 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 329 'zext' 'zext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 330 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_11 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_40" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 330 'getelementptr' 'SeparableConv2D_0_w_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 331 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 331 'load' 'SeparableConv2D_0_w_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 41 <SV = 40> <Delay = 15.9>
ST_41 : Operation 332 [29/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 332 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 333 [30/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 333 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 334 [30/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 334 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 335 [31/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 335 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 336 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 336 'load' 'SeparableConv2D_0_w_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_41 : Operation 337 [31/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 337 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 338 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 338 'load' 'SeparableConv2D_0_w_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_41 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln20_5 = or i16 %in_d_0_0, 6" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 339 'or' 'or_ln20_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln23_62 = zext i16 %or_ln20_5 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 340 'zext' 'zext_ln23_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln23_63 = zext i16 %or_ln20_5 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 341 'zext' 'zext_ln23_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 342 [1/1] (5.58ns)   --->   "%mul_ln23_12 = mul i27 %zext_ln23_63, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 342 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln23_64 = zext i27 %mul_ln23_12 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 343 'zext' 'zext_ln23_64' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 344 [1/1] (2.40ns)   --->   "%add_ln23_14 = add i28 %zext_ln23_64, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 344 'add' 'add_ln23_14' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln23_235 = zext i28 %add_ln23_14 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 345 'zext' 'zext_ln23_235' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 346 [1/1] (7.97ns)   --->   "%mul_ln23_117 = mul i57 %zext_ln23_235, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 346 'mul' 'mul_ln23_117' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_230 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_117, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 347 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 348 [32/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 348 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 349 [1/1] (2.07ns)   --->   "%add_ln23_15 = add i17 %zext_ln29_1, %zext_ln23_62" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 349 'add' 'add_ln23_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln23_41 = zext i17 %add_ln23_15 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 350 'zext' 'zext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 351 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_13 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_41" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 351 'getelementptr' 'SeparableConv2D_0_w_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 352 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 352 'load' 'SeparableConv2D_0_w_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_41 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln20_6 = or i16 %in_d_0_0, 7" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 353 'or' 'or_ln20_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln23_66 = zext i16 %or_ln20_6 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 354 'zext' 'zext_ln23_66' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln23_67 = zext i16 %or_ln20_6 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 355 'zext' 'zext_ln23_67' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 356 [1/1] (5.58ns)   --->   "%mul_ln23_14 = mul i27 %zext_ln23_67, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 356 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln23_68 = zext i27 %mul_ln23_14 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 357 'zext' 'zext_ln23_68' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 358 [1/1] (2.40ns)   --->   "%add_ln23_16 = add i28 %zext_ln23_68, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 358 'add' 'add_ln23_16' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln23_236 = zext i28 %add_ln23_16 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 359 'zext' 'zext_ln23_236' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 360 [1/1] (7.97ns)   --->   "%mul_ln23_118 = mul i57 %zext_ln23_236, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 360 'mul' 'mul_ln23_118' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_231 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_118, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 361 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 362 [32/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 362 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 363 [1/1] (2.07ns)   --->   "%add_ln23_17 = add i17 %zext_ln29_1, %zext_ln23_66" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 363 'add' 'add_ln23_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln23_42 = zext i17 %add_ln23_17 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 364 'zext' 'zext_ln23_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 365 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_15 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_42" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 365 'getelementptr' 'SeparableConv2D_0_w_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 366 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 366 'load' 'SeparableConv2D_0_w_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 42 <SV = 41> <Delay = 15.9>
ST_42 : Operation 367 [28/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 367 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 368 [29/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 368 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 369 [29/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 369 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 370 [30/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 370 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 371 [30/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 371 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 372 [31/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 372 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 373 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 373 'load' 'SeparableConv2D_0_w_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_42 : Operation 374 [31/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 374 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 375 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 375 'load' 'SeparableConv2D_0_w_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln20_7 = or i16 %in_d_0_0, 8" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 376 'or' 'or_ln20_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln23_70 = zext i16 %or_ln20_7 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 377 'zext' 'zext_ln23_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln23_71 = zext i16 %or_ln20_7 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 378 'zext' 'zext_ln23_71' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 379 [1/1] (5.58ns)   --->   "%mul_ln23_16 = mul i27 %zext_ln23_71, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 379 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln23_72 = zext i27 %mul_ln23_16 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 380 'zext' 'zext_ln23_72' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 381 [1/1] (2.40ns)   --->   "%add_ln23_18 = add i28 %zext_ln23_72, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 381 'add' 'add_ln23_18' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln23_237 = zext i28 %add_ln23_18 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 382 'zext' 'zext_ln23_237' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (7.97ns)   --->   "%mul_ln23_119 = mul i57 %zext_ln23_237, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 383 'mul' 'mul_ln23_119' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_232 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_119, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 384 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 385 [32/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 385 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 386 [1/1] (2.07ns)   --->   "%add_ln23_19 = add i17 %zext_ln29_1, %zext_ln23_70" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 386 'add' 'add_ln23_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln23_43 = zext i17 %add_ln23_19 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 387 'zext' 'zext_ln23_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_17 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_43" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 388 'getelementptr' 'SeparableConv2D_0_w_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 389 'load' 'SeparableConv2D_0_w_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_42 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln20_8 = or i16 %in_d_0_0, 9" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 390 'or' 'or_ln20_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln23_74 = zext i16 %or_ln20_8 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 391 'zext' 'zext_ln23_74' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln23_75 = zext i16 %or_ln20_8 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 392 'zext' 'zext_ln23_75' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (5.58ns)   --->   "%mul_ln23_18 = mul i27 %zext_ln23_75, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 393 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln23_76 = zext i27 %mul_ln23_18 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 394 'zext' 'zext_ln23_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 395 [1/1] (2.40ns)   --->   "%add_ln23_20 = add i28 %zext_ln23_76, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 395 'add' 'add_ln23_20' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln23_238 = zext i28 %add_ln23_20 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 396 'zext' 'zext_ln23_238' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (7.97ns)   --->   "%mul_ln23_120 = mul i57 %zext_ln23_238, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 397 'mul' 'mul_ln23_120' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_233 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_120, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 398 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 399 [32/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 399 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 400 [1/1] (2.07ns)   --->   "%add_ln23_21 = add i17 %zext_ln29_1, %zext_ln23_74" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 400 'add' 'add_ln23_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln23_44 = zext i17 %add_ln23_21 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 401 'zext' 'zext_ln23_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 402 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_19 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_44" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 402 'getelementptr' 'SeparableConv2D_0_w_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 403 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 403 'load' 'SeparableConv2D_0_w_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 43 <SV = 42> <Delay = 15.9>
ST_43 : Operation 404 [27/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 404 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 405 [28/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 405 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 406 [28/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 406 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 407 [29/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 407 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 408 [29/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 408 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 409 [30/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 409 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 410 [30/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 410 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 411 [31/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 411 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 412 'load' 'SeparableConv2D_0_w_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_43 : Operation 413 [31/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 413 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 414 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 414 'load' 'SeparableConv2D_0_w_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_43 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln20_9 = or i16 %in_d_0_0, 10" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 415 'or' 'or_ln20_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln23_78 = zext i16 %or_ln20_9 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 416 'zext' 'zext_ln23_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln23_79 = zext i16 %or_ln20_9 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 417 'zext' 'zext_ln23_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 418 [1/1] (5.58ns)   --->   "%mul_ln23_20 = mul i27 %zext_ln23_79, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 418 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln23_80 = zext i27 %mul_ln23_20 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 419 'zext' 'zext_ln23_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 420 [1/1] (2.40ns)   --->   "%add_ln23_22 = add i28 %zext_ln23_80, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 420 'add' 'add_ln23_22' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln23_239 = zext i28 %add_ln23_22 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 421 'zext' 'zext_ln23_239' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 422 [1/1] (7.97ns)   --->   "%mul_ln23_121 = mul i57 %zext_ln23_239, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 422 'mul' 'mul_ln23_121' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_234 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_121, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 423 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 424 [32/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 424 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 425 [1/1] (2.07ns)   --->   "%add_ln23_23 = add i17 %zext_ln29_1, %zext_ln23_78" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 425 'add' 'add_ln23_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln23_45 = zext i17 %add_ln23_23 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 426 'zext' 'zext_ln23_45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 427 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_21 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_45" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 427 'getelementptr' 'SeparableConv2D_0_w_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 428 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 428 'load' 'SeparableConv2D_0_w_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_43 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln20_10 = or i16 %in_d_0_0, 11" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 429 'or' 'or_ln20_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln23_82 = zext i16 %or_ln20_10 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 430 'zext' 'zext_ln23_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln23_83 = zext i16 %or_ln20_10 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 431 'zext' 'zext_ln23_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 432 [1/1] (5.58ns)   --->   "%mul_ln23_22 = mul i27 %zext_ln23_83, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 432 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln23_84 = zext i27 %mul_ln23_22 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 433 'zext' 'zext_ln23_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 434 [1/1] (2.40ns)   --->   "%add_ln23_24 = add i28 %zext_ln23_84, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 434 'add' 'add_ln23_24' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln23_240 = zext i28 %add_ln23_24 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 435 'zext' 'zext_ln23_240' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 436 [1/1] (7.97ns)   --->   "%mul_ln23_122 = mul i57 %zext_ln23_240, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 436 'mul' 'mul_ln23_122' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_235 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_122, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 437 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 438 [32/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 438 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 439 [1/1] (2.07ns)   --->   "%add_ln23_25 = add i17 %zext_ln29_1, %zext_ln23_82" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 439 'add' 'add_ln23_25' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln23_46 = zext i17 %add_ln23_25 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 440 'zext' 'zext_ln23_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 441 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_23 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_46" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 441 'getelementptr' 'SeparableConv2D_0_w_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 442 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 442 'load' 'SeparableConv2D_0_w_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 443 [26/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 443 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 444 [27/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 444 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 445 [27/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 445 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 446 [28/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 446 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 447 [28/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 447 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 448 [29/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 448 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 449 [29/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 449 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 450 [30/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 450 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 451 [30/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 451 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 452 [31/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 452 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 453 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 453 'load' 'SeparableConv2D_0_w_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_44 : Operation 454 [31/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 454 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 455 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 455 'load' 'SeparableConv2D_0_w_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_44 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln20_11 = or i16 %in_d_0_0, 12" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 456 'or' 'or_ln20_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln23_86 = zext i16 %or_ln20_11 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 457 'zext' 'zext_ln23_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln23_87 = zext i16 %or_ln20_11 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 458 'zext' 'zext_ln23_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (5.58ns)   --->   "%mul_ln23_24 = mul i27 %zext_ln23_87, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 459 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln23_88 = zext i27 %mul_ln23_24 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 460 'zext' 'zext_ln23_88' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (2.40ns)   --->   "%add_ln23_26 = add i28 %zext_ln23_88, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 461 'add' 'add_ln23_26' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln23_241 = zext i28 %add_ln23_26 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 462 'zext' 'zext_ln23_241' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 463 [1/1] (7.97ns)   --->   "%mul_ln23_123 = mul i57 %zext_ln23_241, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 463 'mul' 'mul_ln23_123' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_236 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_123, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 464 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 465 [32/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 465 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 466 [1/1] (2.07ns)   --->   "%add_ln23_27 = add i17 %zext_ln29_1, %zext_ln23_86" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 466 'add' 'add_ln23_27' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln23_47 = zext i17 %add_ln23_27 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 467 'zext' 'zext_ln23_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 468 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_25 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_47" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 468 'getelementptr' 'SeparableConv2D_0_w_25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 469 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 469 'load' 'SeparableConv2D_0_w_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_44 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln20_12 = or i16 %in_d_0_0, 13" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 470 'or' 'or_ln20_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln23_90 = zext i16 %or_ln20_12 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 471 'zext' 'zext_ln23_90' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln23_91 = zext i16 %or_ln20_12 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 472 'zext' 'zext_ln23_91' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 473 [1/1] (5.58ns)   --->   "%mul_ln23_26 = mul i27 %zext_ln23_91, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 473 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln23_92 = zext i27 %mul_ln23_26 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 474 'zext' 'zext_ln23_92' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 475 [1/1] (2.40ns)   --->   "%add_ln23_28 = add i28 %zext_ln23_92, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 475 'add' 'add_ln23_28' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln23_242 = zext i28 %add_ln23_28 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 476 'zext' 'zext_ln23_242' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 477 [1/1] (7.97ns)   --->   "%mul_ln23_124 = mul i57 %zext_ln23_242, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 477 'mul' 'mul_ln23_124' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_237 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_124, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 478 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 479 [32/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 479 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 480 [1/1] (2.07ns)   --->   "%add_ln23_29 = add i17 %zext_ln29_1, %zext_ln23_90" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 480 'add' 'add_ln23_29' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln23_48 = zext i17 %add_ln23_29 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 481 'zext' 'zext_ln23_48' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 482 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_27 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_48" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 482 'getelementptr' 'SeparableConv2D_0_w_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 483 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 483 'load' 'SeparableConv2D_0_w_28' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 45 <SV = 44> <Delay = 15.9>
ST_45 : Operation 484 [25/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 484 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 485 [26/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 485 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 486 [26/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 486 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 487 [27/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 487 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 488 [27/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 488 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 489 [28/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 489 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 490 [28/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 490 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 491 [29/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 491 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 492 [29/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 492 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 493 [30/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 493 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 494 [30/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 494 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 495 [31/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 495 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 496 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 496 'load' 'SeparableConv2D_0_w_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_45 : Operation 497 [31/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 497 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 498 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 498 'load' 'SeparableConv2D_0_w_28' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_45 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln20_13 = or i16 %in_d_0_0, 14" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 499 'or' 'or_ln20_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln23_94 = zext i16 %or_ln20_13 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 500 'zext' 'zext_ln23_94' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln23_95 = zext i16 %or_ln20_13 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 501 'zext' 'zext_ln23_95' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 502 [1/1] (5.58ns)   --->   "%mul_ln23_28 = mul i27 %zext_ln23_95, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 502 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln23_96 = zext i27 %mul_ln23_28 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 503 'zext' 'zext_ln23_96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 504 [1/1] (2.40ns)   --->   "%add_ln23_30 = add i28 %zext_ln23_96, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 504 'add' 'add_ln23_30' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln23_243 = zext i28 %add_ln23_30 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 505 'zext' 'zext_ln23_243' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 506 [1/1] (7.97ns)   --->   "%mul_ln23_125 = mul i57 %zext_ln23_243, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 506 'mul' 'mul_ln23_125' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_238 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_125, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 507 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 508 [32/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 508 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [1/1] (2.07ns)   --->   "%add_ln23_31 = add i17 %zext_ln29_1, %zext_ln23_94" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 509 'add' 'add_ln23_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln23_49 = zext i17 %add_ln23_31 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 510 'zext' 'zext_ln23_49' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_29 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_49" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 511 'getelementptr' 'SeparableConv2D_0_w_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 512 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 512 'load' 'SeparableConv2D_0_w_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_45 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln20_14 = or i16 %in_d_0_0, 15" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 513 'or' 'or_ln20_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln23_98 = zext i16 %or_ln20_14 to i17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 514 'zext' 'zext_ln23_98' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln23_99 = zext i16 %or_ln20_14 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 515 'zext' 'zext_ln23_99' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (5.58ns)   --->   "%mul_ln23_30 = mul i27 %zext_ln23_99, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 516 'mul' 'mul_ln23_30' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln23_100 = zext i27 %mul_ln23_30 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 517 'zext' 'zext_ln23_100' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 518 [1/1] (2.40ns)   --->   "%add_ln23_32 = add i28 %zext_ln23_100, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 518 'add' 'add_ln23_32' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln23_244 = zext i28 %add_ln23_32 to i57" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 519 'zext' 'zext_ln23_244' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 520 [1/1] (7.97ns)   --->   "%mul_ln23_126 = mul i57 %zext_ln23_244, 305419897" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 520 'mul' 'mul_ln23_126' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_239 = call i19 @_ssdm_op_PartSelect.i19.i57.i32.i32(i57 %mul_ln23_126, i32 38, i32 56)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 521 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 522 [32/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 522 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 523 [1/1] (2.07ns)   --->   "%add_ln23_33 = add i17 %zext_ln29_1, %zext_ln23_98" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 523 'add' 'add_ln23_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln23_50 = zext i17 %add_ln23_33 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 524 'zext' 'zext_ln23_50' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_31 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_50" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 525 'getelementptr' 'SeparableConv2D_0_w_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 526 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 526 'load' 'SeparableConv2D_0_w_32' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_45 : Operation 527 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %in_d_0_0, 16" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 527 'add' 'add_ln20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.03>
ST_46 : Operation 528 [24/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 528 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 529 [25/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 529 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 530 [25/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 530 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 531 [26/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 531 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 532 [26/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 532 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 533 [27/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 533 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [27/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 534 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 535 [28/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 535 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 536 [28/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 536 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 537 [29/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 537 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 538 [29/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 538 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 539 [30/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 539 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 540 [30/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 540 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 541 [31/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 541 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 542 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 542 'load' 'SeparableConv2D_0_w_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_46 : Operation 543 [31/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 543 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 544 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 544 'load' 'SeparableConv2D_0_w_32' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 47 <SV = 46> <Delay = 4.03>
ST_47 : Operation 545 [23/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 545 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 546 [24/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 546 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 547 [24/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 547 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 548 [25/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 548 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 549 [25/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 549 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 550 [26/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 550 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 551 [26/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 551 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 552 [27/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 552 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 553 [27/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 553 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 554 [28/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 554 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 555 [28/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 555 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 556 [29/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 556 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 557 [29/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 557 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 558 [30/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 558 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 559 [30/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 559 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.03>
ST_48 : Operation 560 [22/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 560 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 561 [23/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 561 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 562 [23/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 562 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 563 [24/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 563 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 564 [24/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 564 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 565 [25/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 565 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 566 [25/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 566 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 567 [26/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 567 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 568 [26/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 568 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 569 [27/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 569 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 570 [27/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 570 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 571 [28/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 571 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 572 [28/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 572 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 573 [29/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 573 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 574 [29/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 574 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.03>
ST_49 : Operation 575 [21/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 575 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 576 [22/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 576 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 577 [22/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 577 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 578 [23/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 578 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 579 [23/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 579 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 580 [24/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 580 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 581 [24/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 581 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 582 [25/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 582 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 583 [25/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 583 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 584 [26/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 584 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 585 [26/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 585 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 586 [27/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 586 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 587 [27/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 587 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 588 [28/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 588 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 589 [28/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 589 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.03>
ST_50 : Operation 590 [20/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 590 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 591 [21/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 591 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 592 [21/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 592 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 593 [22/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 593 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 594 [22/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 594 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 595 [23/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 595 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 596 [23/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 596 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 597 [24/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 597 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 598 [24/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 598 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 599 [25/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 599 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 600 [25/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 600 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 601 [26/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 601 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 602 [26/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 602 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 603 [27/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 603 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 604 [27/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 604 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.03>
ST_51 : Operation 605 [19/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 605 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 606 [20/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 606 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 607 [20/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 607 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 608 [21/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 608 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 609 [21/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 609 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 610 [22/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 610 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 611 [22/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 611 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 612 [23/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 612 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 613 [23/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 613 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 614 [24/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 614 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 615 [24/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 615 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 616 [25/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 616 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 617 [25/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 617 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 618 [26/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 618 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 619 [26/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 619 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.03>
ST_52 : Operation 620 [18/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 620 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 621 [19/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 621 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 622 [19/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 622 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 623 [20/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 623 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 624 [20/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 624 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 625 [21/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 625 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 626 [21/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 626 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 627 [22/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 627 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 628 [22/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 628 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 629 [23/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 629 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 630 [23/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 630 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 631 [24/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 631 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 632 [24/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 632 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 633 [25/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 633 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 634 [25/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 634 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.03>
ST_53 : Operation 635 [17/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 635 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 636 [18/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 636 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 637 [18/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 637 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 638 [19/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 638 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 639 [19/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 639 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 640 [20/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 640 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 641 [20/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 641 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 642 [21/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 642 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 643 [21/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 643 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 644 [22/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 644 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 645 [22/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 645 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 646 [23/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 646 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 647 [23/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 647 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 648 [24/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 648 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 649 [24/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 649 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.03>
ST_54 : Operation 650 [16/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 650 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 651 [17/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 651 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 652 [17/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 652 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 653 [18/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 653 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 654 [18/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 654 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 655 [19/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 655 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 656 [19/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 656 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 657 [20/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 657 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 658 [20/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 658 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 659 [21/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 659 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 660 [21/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 660 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 661 [22/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 661 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 662 [22/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 662 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 663 [23/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 663 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 664 [23/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 664 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.03>
ST_55 : Operation 665 [15/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 665 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 666 [16/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 666 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 667 [16/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 667 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 668 [17/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 668 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 669 [17/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 669 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 670 [18/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 670 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 671 [18/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 671 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 672 [19/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 672 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 673 [19/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 673 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 674 [20/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 674 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 675 [20/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 675 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 676 [21/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 676 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 677 [21/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 677 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 678 [22/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 678 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 679 [22/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 679 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.03>
ST_56 : Operation 680 [14/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 680 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 681 [15/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 681 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 682 [15/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 682 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 683 [16/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 683 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 684 [16/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 684 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 685 [17/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 685 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 686 [17/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 686 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 687 [18/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 687 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 688 [18/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 688 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 689 [19/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 689 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 690 [19/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 690 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 691 [20/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 691 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 692 [20/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 692 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 693 [21/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 693 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 694 [21/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 694 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.03>
ST_57 : Operation 695 [13/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 695 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 696 [14/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 696 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 697 [14/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 697 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 698 [15/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 698 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 699 [15/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 699 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 700 [16/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 700 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 701 [16/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 701 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 702 [17/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 702 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 703 [17/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 703 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 704 [18/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 704 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 705 [18/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 705 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 706 [19/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 706 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 707 [19/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 707 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 708 [20/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 708 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 709 [20/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 709 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.03>
ST_58 : Operation 710 [12/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 710 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 711 [13/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 711 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 712 [13/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 712 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 713 [14/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 713 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 714 [14/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 714 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 715 [15/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 715 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 716 [15/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 716 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 717 [16/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 717 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 718 [16/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 718 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 719 [17/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 719 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 720 [17/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 720 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 721 [18/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 721 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 722 [18/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 722 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 723 [19/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 723 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 724 [19/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 724 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.03>
ST_59 : Operation 725 [11/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 725 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 726 [12/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 726 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 727 [12/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 727 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 728 [13/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 728 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 729 [13/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 729 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 730 [14/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 730 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 731 [14/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 731 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 732 [15/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 732 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 733 [15/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 733 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 734 [16/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 734 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 735 [16/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 735 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 736 [17/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 736 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 737 [17/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 737 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 738 [18/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 738 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 739 [18/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 739 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.03>
ST_60 : Operation 740 [10/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 740 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 741 [11/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 741 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 742 [11/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 742 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 743 [12/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 743 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 744 [12/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 744 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 745 [13/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 745 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 746 [13/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 746 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 747 [14/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 747 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 748 [14/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 748 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 749 [15/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 749 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 750 [15/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 750 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 751 [16/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 751 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 752 [16/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 752 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 753 [17/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 753 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 754 [17/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 754 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.03>
ST_61 : Operation 755 [9/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 755 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 756 [10/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 756 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 757 [10/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 757 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 758 [11/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 758 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 759 [11/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 759 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 760 [12/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 760 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 761 [12/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 761 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 762 [13/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 762 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 763 [13/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 763 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 764 [14/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 764 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 765 [14/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 765 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 766 [15/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 766 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 767 [15/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 767 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 768 [16/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 768 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 769 [16/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 769 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.03>
ST_62 : Operation 770 [8/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 770 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 771 [9/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 771 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 772 [9/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 772 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 773 [10/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 773 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 774 [10/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 774 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 775 [11/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 775 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 776 [11/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 776 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 777 [12/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 777 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 778 [12/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 778 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 779 [13/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 779 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 780 [13/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 780 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 781 [14/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 781 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 782 [14/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 782 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 783 [15/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 783 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 784 [15/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 784 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.03>
ST_63 : Operation 785 [7/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 785 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 786 [8/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 786 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 787 [8/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 787 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 788 [9/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 788 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 789 [9/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 789 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 790 [10/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 790 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 791 [10/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 791 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 792 [11/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 792 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 793 [11/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 793 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 794 [12/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 794 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 795 [12/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 795 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 796 [13/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 796 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 797 [13/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 797 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 798 [14/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 798 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 799 [14/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 799 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.03>
ST_64 : Operation 800 [6/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 800 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 801 [7/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 801 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 802 [7/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 802 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 803 [8/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 803 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 804 [8/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 804 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 805 [9/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 805 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 806 [9/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 806 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 807 [10/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 807 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 808 [10/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 808 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 809 [11/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 809 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 810 [11/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 810 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 811 [12/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 811 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 812 [12/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 812 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 813 [13/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 813 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 814 [13/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 814 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.03>
ST_65 : Operation 815 [5/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 815 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 816 [6/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 816 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 817 [6/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 817 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 818 [7/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 818 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 819 [7/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 819 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 820 [8/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 820 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 821 [8/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 821 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 822 [9/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 822 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 823 [9/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 823 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 824 [10/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 824 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 825 [10/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 825 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 826 [11/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 826 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 827 [11/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 827 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 828 [12/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 828 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 829 [12/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 829 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.03>
ST_66 : Operation 830 [4/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 830 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 831 [5/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 831 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 832 [5/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 832 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 833 [6/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 833 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 834 [6/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 834 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 835 [7/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 835 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 836 [7/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 836 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 837 [8/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 837 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 838 [8/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 838 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 839 [9/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 839 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 840 [9/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 840 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 841 [10/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 841 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 842 [10/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 842 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 843 [11/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 843 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 844 [11/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 844 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.03>
ST_67 : Operation 845 [3/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 845 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 846 [4/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 846 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 847 [4/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 847 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 848 [5/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 848 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 849 [5/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 849 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 850 [6/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 850 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 851 [6/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 851 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 852 [7/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 852 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 853 [7/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 853 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 854 [8/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 854 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 855 [8/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 855 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 856 [9/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 856 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 857 [9/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 857 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 858 [10/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 858 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 859 [10/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 859 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.03>
ST_68 : Operation 860 [2/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 860 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 861 [3/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 861 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 862 [3/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 862 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 863 [4/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 863 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 864 [4/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 864 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 865 [5/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 865 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 866 [5/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 866 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 867 [6/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 867 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 868 [6/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 868 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 869 [7/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 869 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 870 [7/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 870 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 871 [8/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 871 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 872 [8/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 872 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 873 [9/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 873 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 874 [9/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 874 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 875 [1/32] (4.03ns)   --->   "%urem_ln23_1 = urem i28 %add_ln23_4, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 875 'urem' 'urem_ln23_1' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i28 %urem_ln23_1 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 876 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 877 [1/1] (0.00ns)   --->   "%input_0_addr_49 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 877 'getelementptr' 'input_0_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 878 [2/2] (3.25ns)   --->   "%input_0_load_49 = load i16* %input_0_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 878 'load' 'input_0_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 879 [1/1] (0.00ns)   --->   "%input_1_addr_49 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 879 'getelementptr' 'input_1_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 880 [2/2] (3.25ns)   --->   "%input_1_load_49 = load i16* %input_1_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 880 'load' 'input_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 881 [1/1] (0.00ns)   --->   "%input_2_addr_49 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 881 'getelementptr' 'input_2_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 882 [2/2] (3.25ns)   --->   "%input_2_load_49 = load i16* %input_2_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 882 'load' 'input_2_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 883 [1/1] (0.00ns)   --->   "%input_3_addr_49 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 883 'getelementptr' 'input_3_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 884 [2/2] (3.25ns)   --->   "%input_3_load_49 = load i16* %input_3_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 884 'load' 'input_3_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 885 [1/1] (0.00ns)   --->   "%input_4_addr_49 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 885 'getelementptr' 'input_4_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 886 [2/2] (3.25ns)   --->   "%input_4_load_49 = load i16* %input_4_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 886 'load' 'input_4_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 887 [1/1] (0.00ns)   --->   "%input_5_addr_49 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 887 'getelementptr' 'input_5_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 888 [2/2] (3.25ns)   --->   "%input_5_load_49 = load i16* %input_5_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 888 'load' 'input_5_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 889 [1/1] (0.00ns)   --->   "%input_6_addr_49 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 889 'getelementptr' 'input_6_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 890 [2/2] (3.25ns)   --->   "%input_6_load_49 = load i16* %input_6_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 890 'load' 'input_6_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 891 [1/1] (0.00ns)   --->   "%input_7_addr_49 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 891 'getelementptr' 'input_7_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 892 [2/2] (3.25ns)   --->   "%input_7_load_49 = load i16* %input_7_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 892 'load' 'input_7_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 893 [1/1] (0.00ns)   --->   "%input_8_addr_49 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 893 'getelementptr' 'input_8_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 894 [2/2] (3.25ns)   --->   "%input_8_load_49 = load i16* %input_8_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 894 'load' 'input_8_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 895 [1/1] (0.00ns)   --->   "%input_9_addr_49 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 895 'getelementptr' 'input_9_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 896 [2/2] (3.25ns)   --->   "%input_9_load_49 = load i16* %input_9_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 896 'load' 'input_9_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 897 [1/1] (0.00ns)   --->   "%input_10_addr_49 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 897 'getelementptr' 'input_10_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 898 [2/2] (3.25ns)   --->   "%input_10_load_49 = load i16* %input_10_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 898 'load' 'input_10_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 899 [1/1] (0.00ns)   --->   "%input_11_addr_49 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 899 'getelementptr' 'input_11_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 900 [2/2] (3.25ns)   --->   "%input_11_load_49 = load i16* %input_11_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 900 'load' 'input_11_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 901 [1/1] (0.00ns)   --->   "%input_12_addr_49 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 901 'getelementptr' 'input_12_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 902 [2/2] (3.25ns)   --->   "%input_12_load_49 = load i16* %input_12_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 902 'load' 'input_12_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 903 [1/1] (0.00ns)   --->   "%input_13_addr_49 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 903 'getelementptr' 'input_13_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 904 [2/2] (3.25ns)   --->   "%input_13_load_49 = load i16* %input_13_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 904 'load' 'input_13_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 905 [1/1] (0.00ns)   --->   "%input_14_addr_49 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 905 'getelementptr' 'input_14_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 906 [2/2] (3.25ns)   --->   "%input_14_load_49 = load i16* %input_14_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 906 'load' 'input_14_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 907 [1/1] (0.00ns)   --->   "%input_15_addr_49 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 907 'getelementptr' 'input_15_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 908 [2/2] (3.25ns)   --->   "%input_15_load_49 = load i16* %input_15_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 908 'load' 'input_15_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_69 : Operation 909 [2/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 909 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 910 [2/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 910 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 911 [3/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 911 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 912 [3/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 912 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 913 [4/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 913 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 914 [4/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 914 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 915 [5/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 915 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 916 [5/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 916 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 917 [6/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 917 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 918 [6/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 918 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 919 [7/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 919 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 920 [7/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 920 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 921 [8/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 921 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 922 [8/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 922 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 12.9>
ST_70 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i19 %tmp_225 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 923 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 924 [1/2] (3.25ns)   --->   "%input_0_load_49 = load i16* %input_0_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 924 'load' 'input_0_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 925 [1/2] (3.25ns)   --->   "%input_1_load_49 = load i16* %input_1_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 925 'load' 'input_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 926 [1/2] (3.25ns)   --->   "%input_2_load_49 = load i16* %input_2_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 926 'load' 'input_2_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 927 [1/2] (3.25ns)   --->   "%input_3_load_49 = load i16* %input_3_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 927 'load' 'input_3_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 928 [1/2] (3.25ns)   --->   "%input_4_load_49 = load i16* %input_4_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 928 'load' 'input_4_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 929 [1/2] (3.25ns)   --->   "%input_5_load_49 = load i16* %input_5_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 929 'load' 'input_5_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 930 [1/2] (3.25ns)   --->   "%input_6_load_49 = load i16* %input_6_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 930 'load' 'input_6_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 931 [1/2] (3.25ns)   --->   "%input_7_load_49 = load i16* %input_7_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 931 'load' 'input_7_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 932 [1/2] (3.25ns)   --->   "%input_8_load_49 = load i16* %input_8_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 932 'load' 'input_8_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 933 [1/2] (3.25ns)   --->   "%input_9_load_49 = load i16* %input_9_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 933 'load' 'input_9_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 934 [1/2] (3.25ns)   --->   "%input_10_load_49 = load i16* %input_10_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 934 'load' 'input_10_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 935 [1/2] (3.25ns)   --->   "%input_11_load_49 = load i16* %input_11_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 935 'load' 'input_11_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 936 [1/2] (3.25ns)   --->   "%input_12_load_49 = load i16* %input_12_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 936 'load' 'input_12_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 937 [1/2] (3.25ns)   --->   "%input_13_load_49 = load i16* %input_13_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 937 'load' 'input_13_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 938 [1/2] (3.25ns)   --->   "%input_14_load_49 = load i16* %input_14_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 938 'load' 'input_14_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 939 [1/2] (3.25ns)   --->   "%input_15_load_49 = load i16* %input_15_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 939 'load' 'input_15_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 940 [1/1] (2.06ns)   --->   "%tmp_50 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_49, i16 %input_1_load_49, i16 %input_2_load_49, i16 %input_3_load_49, i16 %input_4_load_49, i16 %input_5_load_49, i16 %input_6_load_49, i16 %input_7_load_49, i16 %input_8_load_49, i16 %input_9_load_49, i16 %input_10_load_49, i16 %input_11_load_49, i16 %input_12_load_49, i16 %input_13_load_49, i16 %input_14_load_49, i16 %input_15_load_49, i32 %zext_ln23_25)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 940 'mux' 'tmp_50' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i16 %tmp_50 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 941 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i15 %SeparableConv2D_0_w_4 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 942 'sext' 'sext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 943 [1/1] (5.58ns)   --->   "%mul_ln23_3 = mul i30 %sext_ln23_3, %sext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 943 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_3, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 944 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 945 [1/32] (4.03ns)   --->   "%urem_ln23_2 = urem i28 %add_ln23_6, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 945 'urem' 'urem_ln23_2' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i28 %urem_ln23_2 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 946 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 947 [1/1] (0.00ns)   --->   "%input_0_addr_50 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 947 'getelementptr' 'input_0_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 948 [2/2] (3.25ns)   --->   "%input_0_load_50 = load i16* %input_0_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 948 'load' 'input_0_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 949 [1/1] (0.00ns)   --->   "%input_1_addr_50 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 949 'getelementptr' 'input_1_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 950 [2/2] (3.25ns)   --->   "%input_1_load_50 = load i16* %input_1_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 950 'load' 'input_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 951 [1/1] (0.00ns)   --->   "%input_2_addr_50 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 951 'getelementptr' 'input_2_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 952 [2/2] (3.25ns)   --->   "%input_2_load_50 = load i16* %input_2_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 952 'load' 'input_2_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 953 [1/1] (0.00ns)   --->   "%input_3_addr_50 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 953 'getelementptr' 'input_3_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 954 [2/2] (3.25ns)   --->   "%input_3_load_50 = load i16* %input_3_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 954 'load' 'input_3_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 955 [1/1] (0.00ns)   --->   "%input_4_addr_50 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 955 'getelementptr' 'input_4_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 956 [2/2] (3.25ns)   --->   "%input_4_load_50 = load i16* %input_4_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 956 'load' 'input_4_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 957 [1/1] (0.00ns)   --->   "%input_5_addr_50 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 957 'getelementptr' 'input_5_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 958 [2/2] (3.25ns)   --->   "%input_5_load_50 = load i16* %input_5_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 958 'load' 'input_5_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 959 [1/1] (0.00ns)   --->   "%input_6_addr_50 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 959 'getelementptr' 'input_6_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 960 [2/2] (3.25ns)   --->   "%input_6_load_50 = load i16* %input_6_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 960 'load' 'input_6_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 961 [1/1] (0.00ns)   --->   "%input_7_addr_50 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 961 'getelementptr' 'input_7_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 962 [2/2] (3.25ns)   --->   "%input_7_load_50 = load i16* %input_7_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 962 'load' 'input_7_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 963 [1/1] (0.00ns)   --->   "%input_8_addr_50 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 963 'getelementptr' 'input_8_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 964 [2/2] (3.25ns)   --->   "%input_8_load_50 = load i16* %input_8_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 964 'load' 'input_8_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 965 [1/1] (0.00ns)   --->   "%input_9_addr_50 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 965 'getelementptr' 'input_9_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 966 [2/2] (3.25ns)   --->   "%input_9_load_50 = load i16* %input_9_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 966 'load' 'input_9_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 967 [1/1] (0.00ns)   --->   "%input_10_addr_50 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 967 'getelementptr' 'input_10_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 968 [2/2] (3.25ns)   --->   "%input_10_load_50 = load i16* %input_10_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 968 'load' 'input_10_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 969 [1/1] (0.00ns)   --->   "%input_11_addr_50 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 969 'getelementptr' 'input_11_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 970 [2/2] (3.25ns)   --->   "%input_11_load_50 = load i16* %input_11_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 970 'load' 'input_11_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 971 [1/1] (0.00ns)   --->   "%input_12_addr_50 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 971 'getelementptr' 'input_12_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 972 [2/2] (3.25ns)   --->   "%input_12_load_50 = load i16* %input_12_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 972 'load' 'input_12_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 973 [1/1] (0.00ns)   --->   "%input_13_addr_50 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 973 'getelementptr' 'input_13_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 974 [2/2] (3.25ns)   --->   "%input_13_load_50 = load i16* %input_13_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 974 'load' 'input_13_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 975 [1/1] (0.00ns)   --->   "%input_14_addr_50 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 975 'getelementptr' 'input_14_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 976 [2/2] (3.25ns)   --->   "%input_14_load_50 = load i16* %input_14_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 976 'load' 'input_14_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 977 [1/1] (0.00ns)   --->   "%input_15_addr_50 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 977 'getelementptr' 'input_15_addr_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 978 [2/2] (3.25ns)   --->   "%input_15_load_50 = load i16* %input_15_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 978 'load' 'input_15_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 979 [1/32] (4.03ns)   --->   "%urem_ln23_3 = urem i28 %add_ln23_8, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 979 'urem' 'urem_ln23_3' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i28 %urem_ln23_3 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 980 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 981 [1/1] (0.00ns)   --->   "%input_0_addr_51 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 981 'getelementptr' 'input_0_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 982 [2/2] (3.25ns)   --->   "%input_0_load_51 = load i16* %input_0_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 982 'load' 'input_0_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 983 [1/1] (0.00ns)   --->   "%input_1_addr_51 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 983 'getelementptr' 'input_1_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 984 [2/2] (3.25ns)   --->   "%input_1_load_51 = load i16* %input_1_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 984 'load' 'input_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 985 [1/1] (0.00ns)   --->   "%input_2_addr_51 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 985 'getelementptr' 'input_2_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 986 [2/2] (3.25ns)   --->   "%input_2_load_51 = load i16* %input_2_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 986 'load' 'input_2_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 987 [1/1] (0.00ns)   --->   "%input_3_addr_51 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 987 'getelementptr' 'input_3_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 988 [2/2] (3.25ns)   --->   "%input_3_load_51 = load i16* %input_3_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 988 'load' 'input_3_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 989 [1/1] (0.00ns)   --->   "%input_4_addr_51 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 989 'getelementptr' 'input_4_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 990 [2/2] (3.25ns)   --->   "%input_4_load_51 = load i16* %input_4_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 990 'load' 'input_4_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 991 [1/1] (0.00ns)   --->   "%input_5_addr_51 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 991 'getelementptr' 'input_5_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 992 [2/2] (3.25ns)   --->   "%input_5_load_51 = load i16* %input_5_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 992 'load' 'input_5_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 993 [1/1] (0.00ns)   --->   "%input_6_addr_51 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 993 'getelementptr' 'input_6_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 994 [2/2] (3.25ns)   --->   "%input_6_load_51 = load i16* %input_6_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 994 'load' 'input_6_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 995 [1/1] (0.00ns)   --->   "%input_7_addr_51 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 995 'getelementptr' 'input_7_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 996 [2/2] (3.25ns)   --->   "%input_7_load_51 = load i16* %input_7_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 996 'load' 'input_7_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 997 [1/1] (0.00ns)   --->   "%input_8_addr_51 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 997 'getelementptr' 'input_8_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 998 [2/2] (3.25ns)   --->   "%input_8_load_51 = load i16* %input_8_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 998 'load' 'input_8_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 999 [1/1] (0.00ns)   --->   "%input_9_addr_51 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 999 'getelementptr' 'input_9_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1000 [2/2] (3.25ns)   --->   "%input_9_load_51 = load i16* %input_9_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1000 'load' 'input_9_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1001 [1/1] (0.00ns)   --->   "%input_10_addr_51 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1001 'getelementptr' 'input_10_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1002 [2/2] (3.25ns)   --->   "%input_10_load_51 = load i16* %input_10_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1002 'load' 'input_10_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1003 [1/1] (0.00ns)   --->   "%input_11_addr_51 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1003 'getelementptr' 'input_11_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1004 [2/2] (3.25ns)   --->   "%input_11_load_51 = load i16* %input_11_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1004 'load' 'input_11_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1005 [1/1] (0.00ns)   --->   "%input_12_addr_51 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1005 'getelementptr' 'input_12_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1006 [2/2] (3.25ns)   --->   "%input_12_load_51 = load i16* %input_12_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1006 'load' 'input_12_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1007 [1/1] (0.00ns)   --->   "%input_13_addr_51 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1007 'getelementptr' 'input_13_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1008 [2/2] (3.25ns)   --->   "%input_13_load_51 = load i16* %input_13_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1008 'load' 'input_13_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1009 [1/1] (0.00ns)   --->   "%input_14_addr_51 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1009 'getelementptr' 'input_14_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1010 [2/2] (3.25ns)   --->   "%input_14_load_51 = load i16* %input_14_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1010 'load' 'input_14_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1011 [1/1] (0.00ns)   --->   "%input_15_addr_51 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1011 'getelementptr' 'input_15_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1012 [2/2] (3.25ns)   --->   "%input_15_load_51 = load i16* %input_15_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1012 'load' 'input_15_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_70 : Operation 1013 [2/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1013 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1014 [2/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1014 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1015 [3/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1015 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1016 [3/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1016 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1017 [4/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1017 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1018 [4/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1018 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1019 [5/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1019 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1020 [5/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1020 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1021 [6/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1021 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1022 [6/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1022 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1023 [7/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1023 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1024 [7/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1024 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1025 [1/1] (2.07ns)   --->   "%add_ln23_34 = add i16 %add_ln23_3, %trunc_ln23_1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1025 'add' 'add_ln23_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 15.0>
ST_71 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i19 %tmp_226 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1026 'zext' 'zext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1027 [1/2] (3.25ns)   --->   "%input_0_load_50 = load i16* %input_0_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1027 'load' 'input_0_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1028 [1/2] (3.25ns)   --->   "%input_1_load_50 = load i16* %input_1_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1028 'load' 'input_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1029 [1/2] (3.25ns)   --->   "%input_2_load_50 = load i16* %input_2_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1029 'load' 'input_2_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1030 [1/2] (3.25ns)   --->   "%input_3_load_50 = load i16* %input_3_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1030 'load' 'input_3_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1031 [1/2] (3.25ns)   --->   "%input_4_load_50 = load i16* %input_4_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1031 'load' 'input_4_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1032 [1/2] (3.25ns)   --->   "%input_5_load_50 = load i16* %input_5_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1032 'load' 'input_5_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1033 [1/2] (3.25ns)   --->   "%input_6_load_50 = load i16* %input_6_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1033 'load' 'input_6_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1034 [1/2] (3.25ns)   --->   "%input_7_load_50 = load i16* %input_7_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1034 'load' 'input_7_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1035 [1/2] (3.25ns)   --->   "%input_8_load_50 = load i16* %input_8_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1035 'load' 'input_8_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1036 [1/2] (3.25ns)   --->   "%input_9_load_50 = load i16* %input_9_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1036 'load' 'input_9_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1037 [1/2] (3.25ns)   --->   "%input_10_load_50 = load i16* %input_10_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1037 'load' 'input_10_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1038 [1/2] (3.25ns)   --->   "%input_11_load_50 = load i16* %input_11_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1038 'load' 'input_11_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1039 [1/2] (3.25ns)   --->   "%input_12_load_50 = load i16* %input_12_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1039 'load' 'input_12_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1040 [1/2] (3.25ns)   --->   "%input_13_load_50 = load i16* %input_13_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1040 'load' 'input_13_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1041 [1/2] (3.25ns)   --->   "%input_14_load_50 = load i16* %input_14_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1041 'load' 'input_14_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1042 [1/2] (3.25ns)   --->   "%input_15_load_50 = load i16* %input_15_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1042 'load' 'input_15_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1043 [1/1] (2.06ns)   --->   "%tmp_51 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_50, i16 %input_1_load_50, i16 %input_2_load_50, i16 %input_3_load_50, i16 %input_4_load_50, i16 %input_5_load_50, i16 %input_6_load_50, i16 %input_7_load_50, i16 %input_8_load_50, i16 %input_9_load_50, i16 %input_10_load_50, i16 %input_11_load_50, i16 %input_12_load_50, i16 %input_13_load_50, i16 %input_14_load_50, i16 %input_15_load_50, i32 %zext_ln23_35)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1043 'mux' 'tmp_51' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i16 %tmp_51 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1044 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i15 %SeparableConv2D_0_w_6 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1045 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1046 [1/1] (5.58ns)   --->   "%mul_ln23_5 = mul i30 %sext_ln23_5, %sext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1046 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_5, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1047 'partselect' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln23_53 = zext i19 %tmp_227 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1048 'zext' 'zext_ln23_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1049 [1/2] (3.25ns)   --->   "%input_0_load_51 = load i16* %input_0_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1049 'load' 'input_0_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1050 [1/2] (3.25ns)   --->   "%input_1_load_51 = load i16* %input_1_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1050 'load' 'input_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1051 [1/2] (3.25ns)   --->   "%input_2_load_51 = load i16* %input_2_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1051 'load' 'input_2_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1052 [1/2] (3.25ns)   --->   "%input_3_load_51 = load i16* %input_3_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1052 'load' 'input_3_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1053 [1/2] (3.25ns)   --->   "%input_4_load_51 = load i16* %input_4_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1053 'load' 'input_4_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1054 [1/2] (3.25ns)   --->   "%input_5_load_51 = load i16* %input_5_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1054 'load' 'input_5_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1055 [1/2] (3.25ns)   --->   "%input_6_load_51 = load i16* %input_6_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1055 'load' 'input_6_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1056 [1/2] (3.25ns)   --->   "%input_7_load_51 = load i16* %input_7_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1056 'load' 'input_7_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1057 [1/2] (3.25ns)   --->   "%input_8_load_51 = load i16* %input_8_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1057 'load' 'input_8_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1058 [1/2] (3.25ns)   --->   "%input_9_load_51 = load i16* %input_9_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1058 'load' 'input_9_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1059 [1/2] (3.25ns)   --->   "%input_10_load_51 = load i16* %input_10_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1059 'load' 'input_10_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1060 [1/2] (3.25ns)   --->   "%input_11_load_51 = load i16* %input_11_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1060 'load' 'input_11_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1061 [1/2] (3.25ns)   --->   "%input_12_load_51 = load i16* %input_12_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1061 'load' 'input_12_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1062 [1/2] (3.25ns)   --->   "%input_13_load_51 = load i16* %input_13_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1062 'load' 'input_13_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1063 [1/2] (3.25ns)   --->   "%input_14_load_51 = load i16* %input_14_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1063 'load' 'input_14_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1064 [1/2] (3.25ns)   --->   "%input_15_load_51 = load i16* %input_15_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1064 'load' 'input_15_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1065 [1/1] (2.06ns)   --->   "%tmp_52 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_51, i16 %input_1_load_51, i16 %input_2_load_51, i16 %input_3_load_51, i16 %input_4_load_51, i16 %input_5_load_51, i16 %input_6_load_51, i16 %input_7_load_51, i16 %input_8_load_51, i16 %input_9_load_51, i16 %input_10_load_51, i16 %input_11_load_51, i16 %input_12_load_51, i16 %input_13_load_51, i16 %input_14_load_51, i16 %input_15_load_51, i32 %zext_ln23_53)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1065 'mux' 'tmp_52' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i16 %tmp_52 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1066 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i15 %SeparableConv2D_0_w_8 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1067 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1068 [1/1] (5.58ns)   --->   "%mul_ln23_7 = mul i30 %sext_ln23_7, %sext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1068 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_7, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1069 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1070 [1/32] (4.03ns)   --->   "%urem_ln23_4 = urem i28 %add_ln23_10, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1070 'urem' 'urem_ln23_4' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i28 %urem_ln23_4 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1071 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1072 [1/1] (0.00ns)   --->   "%input_0_addr_52 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1072 'getelementptr' 'input_0_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1073 [2/2] (3.25ns)   --->   "%input_0_load_52 = load i16* %input_0_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1073 'load' 'input_0_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1074 [1/1] (0.00ns)   --->   "%input_1_addr_52 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1074 'getelementptr' 'input_1_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1075 [2/2] (3.25ns)   --->   "%input_1_load_52 = load i16* %input_1_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1075 'load' 'input_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1076 [1/1] (0.00ns)   --->   "%input_2_addr_52 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1076 'getelementptr' 'input_2_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1077 [2/2] (3.25ns)   --->   "%input_2_load_52 = load i16* %input_2_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1077 'load' 'input_2_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1078 [1/1] (0.00ns)   --->   "%input_3_addr_52 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1078 'getelementptr' 'input_3_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1079 [2/2] (3.25ns)   --->   "%input_3_load_52 = load i16* %input_3_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1079 'load' 'input_3_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1080 [1/1] (0.00ns)   --->   "%input_4_addr_52 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1080 'getelementptr' 'input_4_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1081 [2/2] (3.25ns)   --->   "%input_4_load_52 = load i16* %input_4_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1081 'load' 'input_4_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1082 [1/1] (0.00ns)   --->   "%input_5_addr_52 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1082 'getelementptr' 'input_5_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1083 [2/2] (3.25ns)   --->   "%input_5_load_52 = load i16* %input_5_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1083 'load' 'input_5_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1084 [1/1] (0.00ns)   --->   "%input_6_addr_52 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1084 'getelementptr' 'input_6_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1085 [2/2] (3.25ns)   --->   "%input_6_load_52 = load i16* %input_6_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1085 'load' 'input_6_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1086 [1/1] (0.00ns)   --->   "%input_7_addr_52 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1086 'getelementptr' 'input_7_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1087 [2/2] (3.25ns)   --->   "%input_7_load_52 = load i16* %input_7_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1087 'load' 'input_7_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1088 [1/1] (0.00ns)   --->   "%input_8_addr_52 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1088 'getelementptr' 'input_8_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1089 [2/2] (3.25ns)   --->   "%input_8_load_52 = load i16* %input_8_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1089 'load' 'input_8_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1090 [1/1] (0.00ns)   --->   "%input_9_addr_52 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1090 'getelementptr' 'input_9_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1091 [2/2] (3.25ns)   --->   "%input_9_load_52 = load i16* %input_9_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1091 'load' 'input_9_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1092 [1/1] (0.00ns)   --->   "%input_10_addr_52 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1092 'getelementptr' 'input_10_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1093 [2/2] (3.25ns)   --->   "%input_10_load_52 = load i16* %input_10_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1093 'load' 'input_10_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1094 [1/1] (0.00ns)   --->   "%input_11_addr_52 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1094 'getelementptr' 'input_11_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1095 [2/2] (3.25ns)   --->   "%input_11_load_52 = load i16* %input_11_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1095 'load' 'input_11_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1096 [1/1] (0.00ns)   --->   "%input_12_addr_52 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1096 'getelementptr' 'input_12_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1097 [2/2] (3.25ns)   --->   "%input_12_load_52 = load i16* %input_12_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1097 'load' 'input_12_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1098 [1/1] (0.00ns)   --->   "%input_13_addr_52 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1098 'getelementptr' 'input_13_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1099 [2/2] (3.25ns)   --->   "%input_13_load_52 = load i16* %input_13_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1099 'load' 'input_13_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1100 [1/1] (0.00ns)   --->   "%input_14_addr_52 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1100 'getelementptr' 'input_14_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1101 [2/2] (3.25ns)   --->   "%input_14_load_52 = load i16* %input_14_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1101 'load' 'input_14_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1102 [1/1] (0.00ns)   --->   "%input_15_addr_52 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1102 'getelementptr' 'input_15_addr_52' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1103 [2/2] (3.25ns)   --->   "%input_15_load_52 = load i16* %input_15_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1103 'load' 'input_15_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1104 [1/32] (4.03ns)   --->   "%urem_ln23_5 = urem i28 %add_ln23_12, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1104 'urem' 'urem_ln23_5' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i28 %urem_ln23_5 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1105 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1106 [1/1] (0.00ns)   --->   "%input_0_addr_53 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1106 'getelementptr' 'input_0_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1107 [2/2] (3.25ns)   --->   "%input_0_load_53 = load i16* %input_0_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1107 'load' 'input_0_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1108 [1/1] (0.00ns)   --->   "%input_1_addr_53 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1108 'getelementptr' 'input_1_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1109 [2/2] (3.25ns)   --->   "%input_1_load_53 = load i16* %input_1_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1109 'load' 'input_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1110 [1/1] (0.00ns)   --->   "%input_2_addr_53 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1110 'getelementptr' 'input_2_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1111 [2/2] (3.25ns)   --->   "%input_2_load_53 = load i16* %input_2_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1111 'load' 'input_2_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1112 [1/1] (0.00ns)   --->   "%input_3_addr_53 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1112 'getelementptr' 'input_3_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1113 [2/2] (3.25ns)   --->   "%input_3_load_53 = load i16* %input_3_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1113 'load' 'input_3_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1114 [1/1] (0.00ns)   --->   "%input_4_addr_53 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1114 'getelementptr' 'input_4_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1115 [2/2] (3.25ns)   --->   "%input_4_load_53 = load i16* %input_4_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1115 'load' 'input_4_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1116 [1/1] (0.00ns)   --->   "%input_5_addr_53 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1116 'getelementptr' 'input_5_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1117 [2/2] (3.25ns)   --->   "%input_5_load_53 = load i16* %input_5_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1117 'load' 'input_5_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1118 [1/1] (0.00ns)   --->   "%input_6_addr_53 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1118 'getelementptr' 'input_6_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1119 [2/2] (3.25ns)   --->   "%input_6_load_53 = load i16* %input_6_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1119 'load' 'input_6_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1120 [1/1] (0.00ns)   --->   "%input_7_addr_53 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1120 'getelementptr' 'input_7_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1121 [2/2] (3.25ns)   --->   "%input_7_load_53 = load i16* %input_7_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1121 'load' 'input_7_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1122 [1/1] (0.00ns)   --->   "%input_8_addr_53 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1122 'getelementptr' 'input_8_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1123 [2/2] (3.25ns)   --->   "%input_8_load_53 = load i16* %input_8_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1123 'load' 'input_8_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1124 [1/1] (0.00ns)   --->   "%input_9_addr_53 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1124 'getelementptr' 'input_9_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1125 [2/2] (3.25ns)   --->   "%input_9_load_53 = load i16* %input_9_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1125 'load' 'input_9_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1126 [1/1] (0.00ns)   --->   "%input_10_addr_53 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1126 'getelementptr' 'input_10_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1127 [2/2] (3.25ns)   --->   "%input_10_load_53 = load i16* %input_10_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1127 'load' 'input_10_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1128 [1/1] (0.00ns)   --->   "%input_11_addr_53 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1128 'getelementptr' 'input_11_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1129 [2/2] (3.25ns)   --->   "%input_11_load_53 = load i16* %input_11_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1129 'load' 'input_11_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1130 [1/1] (0.00ns)   --->   "%input_12_addr_53 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1130 'getelementptr' 'input_12_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1131 [2/2] (3.25ns)   --->   "%input_12_load_53 = load i16* %input_12_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1131 'load' 'input_12_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1132 [1/1] (0.00ns)   --->   "%input_13_addr_53 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1132 'getelementptr' 'input_13_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1133 [2/2] (3.25ns)   --->   "%input_13_load_53 = load i16* %input_13_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1133 'load' 'input_13_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1134 [1/1] (0.00ns)   --->   "%input_14_addr_53 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1134 'getelementptr' 'input_14_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1135 [2/2] (3.25ns)   --->   "%input_14_load_53 = load i16* %input_14_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1135 'load' 'input_14_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1136 [1/1] (0.00ns)   --->   "%input_15_addr_53 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1136 'getelementptr' 'input_15_addr_53' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1137 [2/2] (3.25ns)   --->   "%input_15_load_53 = load i16* %input_15_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1137 'load' 'input_15_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_71 : Operation 1138 [2/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1138 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1139 [2/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1139 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1140 [3/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1140 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1141 [3/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1141 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1142 [4/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1142 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1143 [4/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1143 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1144 [5/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1144 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1145 [5/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1145 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1146 [6/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1146 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1147 [6/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1147 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1148 [1/1] (2.07ns)   --->   "%add_ln23_35 = add i16 %trunc_ln23_2, %trunc_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1148 'add' 'add_ln23_35' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1149 [1/1] (2.07ns)   --->   "%add_ln23_36 = add i16 %add_ln23_35, %add_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1149 'add' 'add_ln23_36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 12.9>
ST_72 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln23_57 = zext i19 %tmp_228 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1150 'zext' 'zext_ln23_57' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1151 [1/2] (3.25ns)   --->   "%input_0_load_52 = load i16* %input_0_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1151 'load' 'input_0_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1152 [1/2] (3.25ns)   --->   "%input_1_load_52 = load i16* %input_1_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1152 'load' 'input_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1153 [1/2] (3.25ns)   --->   "%input_2_load_52 = load i16* %input_2_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1153 'load' 'input_2_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1154 [1/2] (3.25ns)   --->   "%input_3_load_52 = load i16* %input_3_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1154 'load' 'input_3_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1155 [1/2] (3.25ns)   --->   "%input_4_load_52 = load i16* %input_4_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1155 'load' 'input_4_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1156 [1/2] (3.25ns)   --->   "%input_5_load_52 = load i16* %input_5_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1156 'load' 'input_5_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1157 [1/2] (3.25ns)   --->   "%input_6_load_52 = load i16* %input_6_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1157 'load' 'input_6_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1158 [1/2] (3.25ns)   --->   "%input_7_load_52 = load i16* %input_7_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1158 'load' 'input_7_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1159 [1/2] (3.25ns)   --->   "%input_8_load_52 = load i16* %input_8_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1159 'load' 'input_8_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1160 [1/2] (3.25ns)   --->   "%input_9_load_52 = load i16* %input_9_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1160 'load' 'input_9_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1161 [1/2] (3.25ns)   --->   "%input_10_load_52 = load i16* %input_10_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1161 'load' 'input_10_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1162 [1/2] (3.25ns)   --->   "%input_11_load_52 = load i16* %input_11_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1162 'load' 'input_11_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1163 [1/2] (3.25ns)   --->   "%input_12_load_52 = load i16* %input_12_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1163 'load' 'input_12_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1164 [1/2] (3.25ns)   --->   "%input_13_load_52 = load i16* %input_13_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1164 'load' 'input_13_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1165 [1/2] (3.25ns)   --->   "%input_14_load_52 = load i16* %input_14_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1165 'load' 'input_14_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1166 [1/2] (3.25ns)   --->   "%input_15_load_52 = load i16* %input_15_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1166 'load' 'input_15_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1167 [1/1] (2.06ns)   --->   "%tmp_53 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_52, i16 %input_1_load_52, i16 %input_2_load_52, i16 %input_3_load_52, i16 %input_4_load_52, i16 %input_5_load_52, i16 %input_6_load_52, i16 %input_7_load_52, i16 %input_8_load_52, i16 %input_9_load_52, i16 %input_10_load_52, i16 %input_11_load_52, i16 %input_12_load_52, i16 %input_13_load_52, i16 %input_14_load_52, i16 %input_15_load_52, i32 %zext_ln23_57)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1167 'mux' 'tmp_53' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln23_9 = sext i16 %tmp_53 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1168 'sext' 'sext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln23_10 = sext i15 %SeparableConv2D_0_w_10 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1169 'sext' 'sext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1170 [1/1] (5.58ns)   --->   "%mul_ln23_9 = mul i30 %sext_ln23_9, %sext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1170 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_9, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1171 'partselect' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln23_61 = zext i19 %tmp_229 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1172 'zext' 'zext_ln23_61' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1173 [1/2] (3.25ns)   --->   "%input_0_load_53 = load i16* %input_0_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1173 'load' 'input_0_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1174 [1/2] (3.25ns)   --->   "%input_1_load_53 = load i16* %input_1_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1174 'load' 'input_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1175 [1/2] (3.25ns)   --->   "%input_2_load_53 = load i16* %input_2_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1175 'load' 'input_2_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1176 [1/2] (3.25ns)   --->   "%input_3_load_53 = load i16* %input_3_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1176 'load' 'input_3_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1177 [1/2] (3.25ns)   --->   "%input_4_load_53 = load i16* %input_4_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1177 'load' 'input_4_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1178 [1/2] (3.25ns)   --->   "%input_5_load_53 = load i16* %input_5_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1178 'load' 'input_5_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1179 [1/2] (3.25ns)   --->   "%input_6_load_53 = load i16* %input_6_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1179 'load' 'input_6_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1180 [1/2] (3.25ns)   --->   "%input_7_load_53 = load i16* %input_7_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1180 'load' 'input_7_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1181 [1/2] (3.25ns)   --->   "%input_8_load_53 = load i16* %input_8_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1181 'load' 'input_8_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1182 [1/2] (3.25ns)   --->   "%input_9_load_53 = load i16* %input_9_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1182 'load' 'input_9_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1183 [1/2] (3.25ns)   --->   "%input_10_load_53 = load i16* %input_10_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1183 'load' 'input_10_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1184 [1/2] (3.25ns)   --->   "%input_11_load_53 = load i16* %input_11_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1184 'load' 'input_11_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1185 [1/2] (3.25ns)   --->   "%input_12_load_53 = load i16* %input_12_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1185 'load' 'input_12_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1186 [1/2] (3.25ns)   --->   "%input_13_load_53 = load i16* %input_13_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1186 'load' 'input_13_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1187 [1/2] (3.25ns)   --->   "%input_14_load_53 = load i16* %input_14_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1187 'load' 'input_14_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1188 [1/2] (3.25ns)   --->   "%input_15_load_53 = load i16* %input_15_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1188 'load' 'input_15_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1189 [1/1] (2.06ns)   --->   "%tmp_54 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_53, i16 %input_1_load_53, i16 %input_2_load_53, i16 %input_3_load_53, i16 %input_4_load_53, i16 %input_5_load_53, i16 %input_6_load_53, i16 %input_7_load_53, i16 %input_8_load_53, i16 %input_9_load_53, i16 %input_10_load_53, i16 %input_11_load_53, i16 %input_12_load_53, i16 %input_13_load_53, i16 %input_14_load_53, i16 %input_15_load_53, i32 %zext_ln23_61)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1189 'mux' 'tmp_54' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln23_11 = sext i16 %tmp_54 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1190 'sext' 'sext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln23_12 = sext i15 %SeparableConv2D_0_w_12 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1191 'sext' 'sext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1192 [1/1] (5.58ns)   --->   "%mul_ln23_11 = mul i30 %sext_ln23_11, %sext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1192 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_11, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1193 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1194 [1/32] (4.03ns)   --->   "%urem_ln23_6 = urem i28 %add_ln23_14, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1194 'urem' 'urem_ln23_6' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i28 %urem_ln23_6 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1195 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1196 [1/1] (0.00ns)   --->   "%input_0_addr_54 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1196 'getelementptr' 'input_0_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1197 [2/2] (3.25ns)   --->   "%input_0_load_54 = load i16* %input_0_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1197 'load' 'input_0_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1198 [1/1] (0.00ns)   --->   "%input_1_addr_54 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1198 'getelementptr' 'input_1_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1199 [2/2] (3.25ns)   --->   "%input_1_load_54 = load i16* %input_1_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1199 'load' 'input_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1200 [1/1] (0.00ns)   --->   "%input_2_addr_54 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1200 'getelementptr' 'input_2_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1201 [2/2] (3.25ns)   --->   "%input_2_load_54 = load i16* %input_2_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1201 'load' 'input_2_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1202 [1/1] (0.00ns)   --->   "%input_3_addr_54 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1202 'getelementptr' 'input_3_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1203 [2/2] (3.25ns)   --->   "%input_3_load_54 = load i16* %input_3_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1203 'load' 'input_3_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1204 [1/1] (0.00ns)   --->   "%input_4_addr_54 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1204 'getelementptr' 'input_4_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1205 [2/2] (3.25ns)   --->   "%input_4_load_54 = load i16* %input_4_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1205 'load' 'input_4_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1206 [1/1] (0.00ns)   --->   "%input_5_addr_54 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1206 'getelementptr' 'input_5_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1207 [2/2] (3.25ns)   --->   "%input_5_load_54 = load i16* %input_5_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1207 'load' 'input_5_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1208 [1/1] (0.00ns)   --->   "%input_6_addr_54 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1208 'getelementptr' 'input_6_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1209 [2/2] (3.25ns)   --->   "%input_6_load_54 = load i16* %input_6_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1209 'load' 'input_6_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1210 [1/1] (0.00ns)   --->   "%input_7_addr_54 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1210 'getelementptr' 'input_7_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1211 [2/2] (3.25ns)   --->   "%input_7_load_54 = load i16* %input_7_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1211 'load' 'input_7_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1212 [1/1] (0.00ns)   --->   "%input_8_addr_54 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1212 'getelementptr' 'input_8_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1213 [2/2] (3.25ns)   --->   "%input_8_load_54 = load i16* %input_8_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1213 'load' 'input_8_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1214 [1/1] (0.00ns)   --->   "%input_9_addr_54 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1214 'getelementptr' 'input_9_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1215 [2/2] (3.25ns)   --->   "%input_9_load_54 = load i16* %input_9_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1215 'load' 'input_9_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1216 [1/1] (0.00ns)   --->   "%input_10_addr_54 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1216 'getelementptr' 'input_10_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1217 [2/2] (3.25ns)   --->   "%input_10_load_54 = load i16* %input_10_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1217 'load' 'input_10_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1218 [1/1] (0.00ns)   --->   "%input_11_addr_54 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1218 'getelementptr' 'input_11_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1219 [2/2] (3.25ns)   --->   "%input_11_load_54 = load i16* %input_11_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1219 'load' 'input_11_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1220 [1/1] (0.00ns)   --->   "%input_12_addr_54 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1220 'getelementptr' 'input_12_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1221 [2/2] (3.25ns)   --->   "%input_12_load_54 = load i16* %input_12_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1221 'load' 'input_12_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1222 [1/1] (0.00ns)   --->   "%input_13_addr_54 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1222 'getelementptr' 'input_13_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1223 [2/2] (3.25ns)   --->   "%input_13_load_54 = load i16* %input_13_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1223 'load' 'input_13_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1224 [1/1] (0.00ns)   --->   "%input_14_addr_54 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1224 'getelementptr' 'input_14_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1225 [2/2] (3.25ns)   --->   "%input_14_load_54 = load i16* %input_14_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1225 'load' 'input_14_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1226 [1/1] (0.00ns)   --->   "%input_15_addr_54 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1226 'getelementptr' 'input_15_addr_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1227 [2/2] (3.25ns)   --->   "%input_15_load_54 = load i16* %input_15_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1227 'load' 'input_15_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1228 [1/32] (4.03ns)   --->   "%urem_ln23_7 = urem i28 %add_ln23_16, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1228 'urem' 'urem_ln23_7' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i28 %urem_ln23_7 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1229 'zext' 'zext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1230 [1/1] (0.00ns)   --->   "%input_0_addr_55 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1230 'getelementptr' 'input_0_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1231 [2/2] (3.25ns)   --->   "%input_0_load_55 = load i16* %input_0_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1231 'load' 'input_0_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1232 [1/1] (0.00ns)   --->   "%input_1_addr_55 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1232 'getelementptr' 'input_1_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1233 [2/2] (3.25ns)   --->   "%input_1_load_55 = load i16* %input_1_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1233 'load' 'input_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1234 [1/1] (0.00ns)   --->   "%input_2_addr_55 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1234 'getelementptr' 'input_2_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1235 [2/2] (3.25ns)   --->   "%input_2_load_55 = load i16* %input_2_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1235 'load' 'input_2_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1236 [1/1] (0.00ns)   --->   "%input_3_addr_55 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1236 'getelementptr' 'input_3_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1237 [2/2] (3.25ns)   --->   "%input_3_load_55 = load i16* %input_3_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1237 'load' 'input_3_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1238 [1/1] (0.00ns)   --->   "%input_4_addr_55 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1238 'getelementptr' 'input_4_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1239 [2/2] (3.25ns)   --->   "%input_4_load_55 = load i16* %input_4_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1239 'load' 'input_4_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1240 [1/1] (0.00ns)   --->   "%input_5_addr_55 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1240 'getelementptr' 'input_5_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1241 [2/2] (3.25ns)   --->   "%input_5_load_55 = load i16* %input_5_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1241 'load' 'input_5_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1242 [1/1] (0.00ns)   --->   "%input_6_addr_55 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1242 'getelementptr' 'input_6_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1243 [2/2] (3.25ns)   --->   "%input_6_load_55 = load i16* %input_6_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1243 'load' 'input_6_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1244 [1/1] (0.00ns)   --->   "%input_7_addr_55 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1244 'getelementptr' 'input_7_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1245 [2/2] (3.25ns)   --->   "%input_7_load_55 = load i16* %input_7_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1245 'load' 'input_7_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1246 [1/1] (0.00ns)   --->   "%input_8_addr_55 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1246 'getelementptr' 'input_8_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1247 [2/2] (3.25ns)   --->   "%input_8_load_55 = load i16* %input_8_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1247 'load' 'input_8_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1248 [1/1] (0.00ns)   --->   "%input_9_addr_55 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1248 'getelementptr' 'input_9_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1249 [2/2] (3.25ns)   --->   "%input_9_load_55 = load i16* %input_9_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1249 'load' 'input_9_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1250 [1/1] (0.00ns)   --->   "%input_10_addr_55 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1250 'getelementptr' 'input_10_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1251 [2/2] (3.25ns)   --->   "%input_10_load_55 = load i16* %input_10_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1251 'load' 'input_10_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1252 [1/1] (0.00ns)   --->   "%input_11_addr_55 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1252 'getelementptr' 'input_11_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1253 [2/2] (3.25ns)   --->   "%input_11_load_55 = load i16* %input_11_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1253 'load' 'input_11_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1254 [1/1] (0.00ns)   --->   "%input_12_addr_55 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1254 'getelementptr' 'input_12_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1255 [2/2] (3.25ns)   --->   "%input_12_load_55 = load i16* %input_12_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1255 'load' 'input_12_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1256 [1/1] (0.00ns)   --->   "%input_13_addr_55 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1256 'getelementptr' 'input_13_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1257 [2/2] (3.25ns)   --->   "%input_13_load_55 = load i16* %input_13_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1257 'load' 'input_13_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1258 [1/1] (0.00ns)   --->   "%input_14_addr_55 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1258 'getelementptr' 'input_14_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1259 [2/2] (3.25ns)   --->   "%input_14_load_55 = load i16* %input_14_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1259 'load' 'input_14_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1260 [1/1] (0.00ns)   --->   "%input_15_addr_55 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1260 'getelementptr' 'input_15_addr_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1261 [2/2] (3.25ns)   --->   "%input_15_load_55 = load i16* %input_15_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1261 'load' 'input_15_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_72 : Operation 1262 [2/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1262 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1263 [2/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1263 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1264 [3/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1264 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1265 [3/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1265 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1266 [4/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1266 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1267 [4/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1267 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1268 [5/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1268 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1269 [5/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1269 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1270 [1/1] (2.07ns)   --->   "%add_ln23_37 = add i16 %trunc_ln23_4, %trunc_ln23_5" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1270 'add' 'add_ln23_37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 17.1>
ST_73 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln23_65 = zext i19 %tmp_230 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1271 'zext' 'zext_ln23_65' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1272 [1/2] (3.25ns)   --->   "%input_0_load_54 = load i16* %input_0_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1272 'load' 'input_0_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1273 [1/2] (3.25ns)   --->   "%input_1_load_54 = load i16* %input_1_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1273 'load' 'input_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1274 [1/2] (3.25ns)   --->   "%input_2_load_54 = load i16* %input_2_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1274 'load' 'input_2_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1275 [1/2] (3.25ns)   --->   "%input_3_load_54 = load i16* %input_3_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1275 'load' 'input_3_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1276 [1/2] (3.25ns)   --->   "%input_4_load_54 = load i16* %input_4_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1276 'load' 'input_4_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1277 [1/2] (3.25ns)   --->   "%input_5_load_54 = load i16* %input_5_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1277 'load' 'input_5_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1278 [1/2] (3.25ns)   --->   "%input_6_load_54 = load i16* %input_6_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1278 'load' 'input_6_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1279 [1/2] (3.25ns)   --->   "%input_7_load_54 = load i16* %input_7_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1279 'load' 'input_7_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1280 [1/2] (3.25ns)   --->   "%input_8_load_54 = load i16* %input_8_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1280 'load' 'input_8_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1281 [1/2] (3.25ns)   --->   "%input_9_load_54 = load i16* %input_9_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1281 'load' 'input_9_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1282 [1/2] (3.25ns)   --->   "%input_10_load_54 = load i16* %input_10_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1282 'load' 'input_10_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1283 [1/2] (3.25ns)   --->   "%input_11_load_54 = load i16* %input_11_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1283 'load' 'input_11_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1284 [1/2] (3.25ns)   --->   "%input_12_load_54 = load i16* %input_12_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1284 'load' 'input_12_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1285 [1/2] (3.25ns)   --->   "%input_13_load_54 = load i16* %input_13_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1285 'load' 'input_13_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1286 [1/2] (3.25ns)   --->   "%input_14_load_54 = load i16* %input_14_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1286 'load' 'input_14_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1287 [1/2] (3.25ns)   --->   "%input_15_load_54 = load i16* %input_15_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1287 'load' 'input_15_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1288 [1/1] (2.06ns)   --->   "%tmp_55 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_54, i16 %input_1_load_54, i16 %input_2_load_54, i16 %input_3_load_54, i16 %input_4_load_54, i16 %input_5_load_54, i16 %input_6_load_54, i16 %input_7_load_54, i16 %input_8_load_54, i16 %input_9_load_54, i16 %input_10_load_54, i16 %input_11_load_54, i16 %input_12_load_54, i16 %input_13_load_54, i16 %input_14_load_54, i16 %input_15_load_54, i32 %zext_ln23_65)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1288 'mux' 'tmp_55' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln23_13 = sext i16 %tmp_55 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1289 'sext' 'sext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln23_14 = sext i15 %SeparableConv2D_0_w_14 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1290 'sext' 'sext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1291 [1/1] (5.58ns)   --->   "%mul_ln23_13 = mul i30 %sext_ln23_13, %sext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1291 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_13, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1292 'partselect' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln23_69 = zext i19 %tmp_231 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1293 'zext' 'zext_ln23_69' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1294 [1/2] (3.25ns)   --->   "%input_0_load_55 = load i16* %input_0_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1294 'load' 'input_0_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1295 [1/2] (3.25ns)   --->   "%input_1_load_55 = load i16* %input_1_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1295 'load' 'input_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1296 [1/2] (3.25ns)   --->   "%input_2_load_55 = load i16* %input_2_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1296 'load' 'input_2_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1297 [1/2] (3.25ns)   --->   "%input_3_load_55 = load i16* %input_3_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1297 'load' 'input_3_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1298 [1/2] (3.25ns)   --->   "%input_4_load_55 = load i16* %input_4_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1298 'load' 'input_4_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1299 [1/2] (3.25ns)   --->   "%input_5_load_55 = load i16* %input_5_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1299 'load' 'input_5_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1300 [1/2] (3.25ns)   --->   "%input_6_load_55 = load i16* %input_6_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1300 'load' 'input_6_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1301 [1/2] (3.25ns)   --->   "%input_7_load_55 = load i16* %input_7_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1301 'load' 'input_7_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1302 [1/2] (3.25ns)   --->   "%input_8_load_55 = load i16* %input_8_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1302 'load' 'input_8_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1303 [1/2] (3.25ns)   --->   "%input_9_load_55 = load i16* %input_9_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1303 'load' 'input_9_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1304 [1/2] (3.25ns)   --->   "%input_10_load_55 = load i16* %input_10_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1304 'load' 'input_10_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1305 [1/2] (3.25ns)   --->   "%input_11_load_55 = load i16* %input_11_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1305 'load' 'input_11_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1306 [1/2] (3.25ns)   --->   "%input_12_load_55 = load i16* %input_12_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1306 'load' 'input_12_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1307 [1/2] (3.25ns)   --->   "%input_13_load_55 = load i16* %input_13_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1307 'load' 'input_13_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1308 [1/2] (3.25ns)   --->   "%input_14_load_55 = load i16* %input_14_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1308 'load' 'input_14_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1309 [1/2] (3.25ns)   --->   "%input_15_load_55 = load i16* %input_15_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1309 'load' 'input_15_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1310 [1/1] (2.06ns)   --->   "%tmp_56 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_55, i16 %input_1_load_55, i16 %input_2_load_55, i16 %input_3_load_55, i16 %input_4_load_55, i16 %input_5_load_55, i16 %input_6_load_55, i16 %input_7_load_55, i16 %input_8_load_55, i16 %input_9_load_55, i16 %input_10_load_55, i16 %input_11_load_55, i16 %input_12_load_55, i16 %input_13_load_55, i16 %input_14_load_55, i16 %input_15_load_55, i32 %zext_ln23_69)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1310 'mux' 'tmp_56' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln23_15 = sext i16 %tmp_56 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1311 'sext' 'sext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln23_16 = sext i15 %SeparableConv2D_0_w_16 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1312 'sext' 'sext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1313 [1/1] (5.58ns)   --->   "%mul_ln23_15 = mul i30 %sext_ln23_15, %sext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1313 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_15, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1314 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1315 [1/32] (4.03ns)   --->   "%urem_ln23_8 = urem i28 %add_ln23_18, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1315 'urem' 'urem_ln23_8' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i28 %urem_ln23_8 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1316 'zext' 'zext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1317 [1/1] (0.00ns)   --->   "%input_0_addr_56 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1317 'getelementptr' 'input_0_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1318 [2/2] (3.25ns)   --->   "%input_0_load_56 = load i16* %input_0_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1318 'load' 'input_0_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1319 [1/1] (0.00ns)   --->   "%input_1_addr_56 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1319 'getelementptr' 'input_1_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1320 [2/2] (3.25ns)   --->   "%input_1_load_56 = load i16* %input_1_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1320 'load' 'input_1_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1321 [1/1] (0.00ns)   --->   "%input_2_addr_56 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1321 'getelementptr' 'input_2_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1322 [2/2] (3.25ns)   --->   "%input_2_load_56 = load i16* %input_2_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1322 'load' 'input_2_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1323 [1/1] (0.00ns)   --->   "%input_3_addr_56 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1323 'getelementptr' 'input_3_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1324 [2/2] (3.25ns)   --->   "%input_3_load_56 = load i16* %input_3_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1324 'load' 'input_3_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1325 [1/1] (0.00ns)   --->   "%input_4_addr_56 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1325 'getelementptr' 'input_4_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1326 [2/2] (3.25ns)   --->   "%input_4_load_56 = load i16* %input_4_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1326 'load' 'input_4_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1327 [1/1] (0.00ns)   --->   "%input_5_addr_56 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1327 'getelementptr' 'input_5_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1328 [2/2] (3.25ns)   --->   "%input_5_load_56 = load i16* %input_5_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1328 'load' 'input_5_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1329 [1/1] (0.00ns)   --->   "%input_6_addr_56 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1329 'getelementptr' 'input_6_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1330 [2/2] (3.25ns)   --->   "%input_6_load_56 = load i16* %input_6_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1330 'load' 'input_6_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1331 [1/1] (0.00ns)   --->   "%input_7_addr_56 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1331 'getelementptr' 'input_7_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1332 [2/2] (3.25ns)   --->   "%input_7_load_56 = load i16* %input_7_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1332 'load' 'input_7_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1333 [1/1] (0.00ns)   --->   "%input_8_addr_56 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1333 'getelementptr' 'input_8_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1334 [2/2] (3.25ns)   --->   "%input_8_load_56 = load i16* %input_8_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1334 'load' 'input_8_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1335 [1/1] (0.00ns)   --->   "%input_9_addr_56 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1335 'getelementptr' 'input_9_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1336 [2/2] (3.25ns)   --->   "%input_9_load_56 = load i16* %input_9_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1336 'load' 'input_9_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1337 [1/1] (0.00ns)   --->   "%input_10_addr_56 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1337 'getelementptr' 'input_10_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1338 [2/2] (3.25ns)   --->   "%input_10_load_56 = load i16* %input_10_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1338 'load' 'input_10_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1339 [1/1] (0.00ns)   --->   "%input_11_addr_56 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1339 'getelementptr' 'input_11_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1340 [2/2] (3.25ns)   --->   "%input_11_load_56 = load i16* %input_11_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1340 'load' 'input_11_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1341 [1/1] (0.00ns)   --->   "%input_12_addr_56 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1341 'getelementptr' 'input_12_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1342 [2/2] (3.25ns)   --->   "%input_12_load_56 = load i16* %input_12_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1342 'load' 'input_12_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1343 [1/1] (0.00ns)   --->   "%input_13_addr_56 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1343 'getelementptr' 'input_13_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1344 [2/2] (3.25ns)   --->   "%input_13_load_56 = load i16* %input_13_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1344 'load' 'input_13_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1345 [1/1] (0.00ns)   --->   "%input_14_addr_56 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1345 'getelementptr' 'input_14_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1346 [2/2] (3.25ns)   --->   "%input_14_load_56 = load i16* %input_14_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1346 'load' 'input_14_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1347 [1/1] (0.00ns)   --->   "%input_15_addr_56 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1347 'getelementptr' 'input_15_addr_56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1348 [2/2] (3.25ns)   --->   "%input_15_load_56 = load i16* %input_15_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1348 'load' 'input_15_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1349 [1/32] (4.03ns)   --->   "%urem_ln23_9 = urem i28 %add_ln23_20, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1349 'urem' 'urem_ln23_9' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i28 %urem_ln23_9 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1350 'zext' 'zext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1351 [1/1] (0.00ns)   --->   "%input_0_addr_57 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1351 'getelementptr' 'input_0_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1352 [2/2] (3.25ns)   --->   "%input_0_load_57 = load i16* %input_0_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1352 'load' 'input_0_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1353 [1/1] (0.00ns)   --->   "%input_1_addr_57 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1353 'getelementptr' 'input_1_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1354 [2/2] (3.25ns)   --->   "%input_1_load_57 = load i16* %input_1_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1354 'load' 'input_1_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1355 [1/1] (0.00ns)   --->   "%input_2_addr_57 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1355 'getelementptr' 'input_2_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1356 [2/2] (3.25ns)   --->   "%input_2_load_57 = load i16* %input_2_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1356 'load' 'input_2_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1357 [1/1] (0.00ns)   --->   "%input_3_addr_57 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1357 'getelementptr' 'input_3_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1358 [2/2] (3.25ns)   --->   "%input_3_load_57 = load i16* %input_3_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1358 'load' 'input_3_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1359 [1/1] (0.00ns)   --->   "%input_4_addr_57 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1359 'getelementptr' 'input_4_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1360 [2/2] (3.25ns)   --->   "%input_4_load_57 = load i16* %input_4_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1360 'load' 'input_4_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1361 [1/1] (0.00ns)   --->   "%input_5_addr_57 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1361 'getelementptr' 'input_5_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1362 [2/2] (3.25ns)   --->   "%input_5_load_57 = load i16* %input_5_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1362 'load' 'input_5_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1363 [1/1] (0.00ns)   --->   "%input_6_addr_57 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1363 'getelementptr' 'input_6_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1364 [2/2] (3.25ns)   --->   "%input_6_load_57 = load i16* %input_6_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1364 'load' 'input_6_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1365 [1/1] (0.00ns)   --->   "%input_7_addr_57 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1365 'getelementptr' 'input_7_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1366 [2/2] (3.25ns)   --->   "%input_7_load_57 = load i16* %input_7_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1366 'load' 'input_7_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1367 [1/1] (0.00ns)   --->   "%input_8_addr_57 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1367 'getelementptr' 'input_8_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1368 [2/2] (3.25ns)   --->   "%input_8_load_57 = load i16* %input_8_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1368 'load' 'input_8_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1369 [1/1] (0.00ns)   --->   "%input_9_addr_57 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1369 'getelementptr' 'input_9_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1370 [2/2] (3.25ns)   --->   "%input_9_load_57 = load i16* %input_9_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1370 'load' 'input_9_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1371 [1/1] (0.00ns)   --->   "%input_10_addr_57 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1371 'getelementptr' 'input_10_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1372 [2/2] (3.25ns)   --->   "%input_10_load_57 = load i16* %input_10_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1372 'load' 'input_10_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1373 [1/1] (0.00ns)   --->   "%input_11_addr_57 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1373 'getelementptr' 'input_11_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1374 [2/2] (3.25ns)   --->   "%input_11_load_57 = load i16* %input_11_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1374 'load' 'input_11_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1375 [1/1] (0.00ns)   --->   "%input_12_addr_57 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1375 'getelementptr' 'input_12_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1376 [2/2] (3.25ns)   --->   "%input_12_load_57 = load i16* %input_12_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1376 'load' 'input_12_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1377 [1/1] (0.00ns)   --->   "%input_13_addr_57 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1377 'getelementptr' 'input_13_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1378 [2/2] (3.25ns)   --->   "%input_13_load_57 = load i16* %input_13_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1378 'load' 'input_13_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1379 [1/1] (0.00ns)   --->   "%input_14_addr_57 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1379 'getelementptr' 'input_14_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1380 [2/2] (3.25ns)   --->   "%input_14_load_57 = load i16* %input_14_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1380 'load' 'input_14_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1381 [1/1] (0.00ns)   --->   "%input_15_addr_57 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1381 'getelementptr' 'input_15_addr_57' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1382 [2/2] (3.25ns)   --->   "%input_15_load_57 = load i16* %input_15_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1382 'load' 'input_15_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_73 : Operation 1383 [2/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1383 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1384 [2/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1384 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1385 [3/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1385 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1386 [3/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1386 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1387 [4/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1387 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1388 [4/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1388 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1389 [1/1] (2.07ns)   --->   "%add_ln23_38 = add i16 %trunc_ln23_6, %trunc_ln23_7" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1389 'add' 'add_ln23_38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1390 [1/1] (2.07ns)   --->   "%add_ln23_39 = add i16 %add_ln23_38, %add_ln23_37" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1390 'add' 'add_ln23_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1391 [1/1] (2.07ns)   --->   "%add_ln23_40 = add i16 %add_ln23_39, %add_ln23_36" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1391 'add' 'add_ln23_40' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 12.9>
ST_74 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln23_73 = zext i19 %tmp_232 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1392 'zext' 'zext_ln23_73' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1393 [1/2] (3.25ns)   --->   "%input_0_load_56 = load i16* %input_0_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1393 'load' 'input_0_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1394 [1/2] (3.25ns)   --->   "%input_1_load_56 = load i16* %input_1_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1394 'load' 'input_1_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1395 [1/2] (3.25ns)   --->   "%input_2_load_56 = load i16* %input_2_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1395 'load' 'input_2_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1396 [1/2] (3.25ns)   --->   "%input_3_load_56 = load i16* %input_3_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1396 'load' 'input_3_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1397 [1/2] (3.25ns)   --->   "%input_4_load_56 = load i16* %input_4_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1397 'load' 'input_4_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1398 [1/2] (3.25ns)   --->   "%input_5_load_56 = load i16* %input_5_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1398 'load' 'input_5_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1399 [1/2] (3.25ns)   --->   "%input_6_load_56 = load i16* %input_6_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1399 'load' 'input_6_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1400 [1/2] (3.25ns)   --->   "%input_7_load_56 = load i16* %input_7_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1400 'load' 'input_7_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1401 [1/2] (3.25ns)   --->   "%input_8_load_56 = load i16* %input_8_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1401 'load' 'input_8_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1402 [1/2] (3.25ns)   --->   "%input_9_load_56 = load i16* %input_9_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1402 'load' 'input_9_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1403 [1/2] (3.25ns)   --->   "%input_10_load_56 = load i16* %input_10_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1403 'load' 'input_10_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1404 [1/2] (3.25ns)   --->   "%input_11_load_56 = load i16* %input_11_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1404 'load' 'input_11_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1405 [1/2] (3.25ns)   --->   "%input_12_load_56 = load i16* %input_12_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1405 'load' 'input_12_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1406 [1/2] (3.25ns)   --->   "%input_13_load_56 = load i16* %input_13_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1406 'load' 'input_13_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1407 [1/2] (3.25ns)   --->   "%input_14_load_56 = load i16* %input_14_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1407 'load' 'input_14_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1408 [1/2] (3.25ns)   --->   "%input_15_load_56 = load i16* %input_15_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1408 'load' 'input_15_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1409 [1/1] (2.06ns)   --->   "%tmp_57 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_56, i16 %input_1_load_56, i16 %input_2_load_56, i16 %input_3_load_56, i16 %input_4_load_56, i16 %input_5_load_56, i16 %input_6_load_56, i16 %input_7_load_56, i16 %input_8_load_56, i16 %input_9_load_56, i16 %input_10_load_56, i16 %input_11_load_56, i16 %input_12_load_56, i16 %input_13_load_56, i16 %input_14_load_56, i16 %input_15_load_56, i32 %zext_ln23_73)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1409 'mux' 'tmp_57' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln23_17 = sext i16 %tmp_57 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1410 'sext' 'sext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln23_18 = sext i15 %SeparableConv2D_0_w_18 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1411 'sext' 'sext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1412 [1/1] (5.58ns)   --->   "%mul_ln23_17 = mul i30 %sext_ln23_17, %sext_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1412 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_17, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1413 'partselect' 'trunc_ln23_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln23_77 = zext i19 %tmp_233 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1414 'zext' 'zext_ln23_77' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1415 [1/2] (3.25ns)   --->   "%input_0_load_57 = load i16* %input_0_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1415 'load' 'input_0_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1416 [1/2] (3.25ns)   --->   "%input_1_load_57 = load i16* %input_1_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1416 'load' 'input_1_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1417 [1/2] (3.25ns)   --->   "%input_2_load_57 = load i16* %input_2_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1417 'load' 'input_2_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1418 [1/2] (3.25ns)   --->   "%input_3_load_57 = load i16* %input_3_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1418 'load' 'input_3_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1419 [1/2] (3.25ns)   --->   "%input_4_load_57 = load i16* %input_4_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1419 'load' 'input_4_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1420 [1/2] (3.25ns)   --->   "%input_5_load_57 = load i16* %input_5_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1420 'load' 'input_5_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1421 [1/2] (3.25ns)   --->   "%input_6_load_57 = load i16* %input_6_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1421 'load' 'input_6_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1422 [1/2] (3.25ns)   --->   "%input_7_load_57 = load i16* %input_7_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1422 'load' 'input_7_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1423 [1/2] (3.25ns)   --->   "%input_8_load_57 = load i16* %input_8_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1423 'load' 'input_8_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1424 [1/2] (3.25ns)   --->   "%input_9_load_57 = load i16* %input_9_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1424 'load' 'input_9_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1425 [1/2] (3.25ns)   --->   "%input_10_load_57 = load i16* %input_10_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1425 'load' 'input_10_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1426 [1/2] (3.25ns)   --->   "%input_11_load_57 = load i16* %input_11_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1426 'load' 'input_11_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1427 [1/2] (3.25ns)   --->   "%input_12_load_57 = load i16* %input_12_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1427 'load' 'input_12_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1428 [1/2] (3.25ns)   --->   "%input_13_load_57 = load i16* %input_13_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1428 'load' 'input_13_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1429 [1/2] (3.25ns)   --->   "%input_14_load_57 = load i16* %input_14_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1429 'load' 'input_14_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1430 [1/2] (3.25ns)   --->   "%input_15_load_57 = load i16* %input_15_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1430 'load' 'input_15_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1431 [1/1] (2.06ns)   --->   "%tmp_58 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_57, i16 %input_1_load_57, i16 %input_2_load_57, i16 %input_3_load_57, i16 %input_4_load_57, i16 %input_5_load_57, i16 %input_6_load_57, i16 %input_7_load_57, i16 %input_8_load_57, i16 %input_9_load_57, i16 %input_10_load_57, i16 %input_11_load_57, i16 %input_12_load_57, i16 %input_13_load_57, i16 %input_14_load_57, i16 %input_15_load_57, i32 %zext_ln23_77)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1431 'mux' 'tmp_58' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln23_19 = sext i16 %tmp_58 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1432 'sext' 'sext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln23_20 = sext i15 %SeparableConv2D_0_w_20 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1433 'sext' 'sext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1434 [1/1] (5.58ns)   --->   "%mul_ln23_19 = mul i30 %sext_ln23_19, %sext_ln23_20" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1434 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_19, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1435 'partselect' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1436 [1/32] (4.03ns)   --->   "%urem_ln23_10 = urem i28 %add_ln23_22, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1436 'urem' 'urem_ln23_10' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i28 %urem_ln23_10 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1437 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1438 [1/1] (0.00ns)   --->   "%input_0_addr_58 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1438 'getelementptr' 'input_0_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1439 [2/2] (3.25ns)   --->   "%input_0_load_58 = load i16* %input_0_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1439 'load' 'input_0_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1440 [1/1] (0.00ns)   --->   "%input_1_addr_58 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1440 'getelementptr' 'input_1_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1441 [2/2] (3.25ns)   --->   "%input_1_load_58 = load i16* %input_1_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1441 'load' 'input_1_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1442 [1/1] (0.00ns)   --->   "%input_2_addr_58 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1442 'getelementptr' 'input_2_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1443 [2/2] (3.25ns)   --->   "%input_2_load_58 = load i16* %input_2_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1443 'load' 'input_2_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1444 [1/1] (0.00ns)   --->   "%input_3_addr_58 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1444 'getelementptr' 'input_3_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1445 [2/2] (3.25ns)   --->   "%input_3_load_58 = load i16* %input_3_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1445 'load' 'input_3_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1446 [1/1] (0.00ns)   --->   "%input_4_addr_58 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1446 'getelementptr' 'input_4_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1447 [2/2] (3.25ns)   --->   "%input_4_load_58 = load i16* %input_4_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1447 'load' 'input_4_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1448 [1/1] (0.00ns)   --->   "%input_5_addr_58 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1448 'getelementptr' 'input_5_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1449 [2/2] (3.25ns)   --->   "%input_5_load_58 = load i16* %input_5_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1449 'load' 'input_5_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1450 [1/1] (0.00ns)   --->   "%input_6_addr_58 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1450 'getelementptr' 'input_6_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1451 [2/2] (3.25ns)   --->   "%input_6_load_58 = load i16* %input_6_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1451 'load' 'input_6_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1452 [1/1] (0.00ns)   --->   "%input_7_addr_58 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1452 'getelementptr' 'input_7_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1453 [2/2] (3.25ns)   --->   "%input_7_load_58 = load i16* %input_7_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1453 'load' 'input_7_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1454 [1/1] (0.00ns)   --->   "%input_8_addr_58 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1454 'getelementptr' 'input_8_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1455 [2/2] (3.25ns)   --->   "%input_8_load_58 = load i16* %input_8_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1455 'load' 'input_8_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1456 [1/1] (0.00ns)   --->   "%input_9_addr_58 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1456 'getelementptr' 'input_9_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1457 [2/2] (3.25ns)   --->   "%input_9_load_58 = load i16* %input_9_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1457 'load' 'input_9_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1458 [1/1] (0.00ns)   --->   "%input_10_addr_58 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1458 'getelementptr' 'input_10_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1459 [2/2] (3.25ns)   --->   "%input_10_load_58 = load i16* %input_10_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1459 'load' 'input_10_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1460 [1/1] (0.00ns)   --->   "%input_11_addr_58 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1460 'getelementptr' 'input_11_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1461 [2/2] (3.25ns)   --->   "%input_11_load_58 = load i16* %input_11_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1461 'load' 'input_11_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1462 [1/1] (0.00ns)   --->   "%input_12_addr_58 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1462 'getelementptr' 'input_12_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1463 [2/2] (3.25ns)   --->   "%input_12_load_58 = load i16* %input_12_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1463 'load' 'input_12_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1464 [1/1] (0.00ns)   --->   "%input_13_addr_58 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1464 'getelementptr' 'input_13_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1465 [2/2] (3.25ns)   --->   "%input_13_load_58 = load i16* %input_13_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1465 'load' 'input_13_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1466 [1/1] (0.00ns)   --->   "%input_14_addr_58 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1466 'getelementptr' 'input_14_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1467 [2/2] (3.25ns)   --->   "%input_14_load_58 = load i16* %input_14_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1467 'load' 'input_14_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1468 [1/1] (0.00ns)   --->   "%input_15_addr_58 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1468 'getelementptr' 'input_15_addr_58' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1469 [2/2] (3.25ns)   --->   "%input_15_load_58 = load i16* %input_15_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1469 'load' 'input_15_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1470 [1/32] (4.03ns)   --->   "%urem_ln23_11 = urem i28 %add_ln23_24, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1470 'urem' 'urem_ln23_11' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i28 %urem_ln23_11 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1471 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1472 [1/1] (0.00ns)   --->   "%input_0_addr_59 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1472 'getelementptr' 'input_0_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1473 [2/2] (3.25ns)   --->   "%input_0_load_59 = load i16* %input_0_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1473 'load' 'input_0_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1474 [1/1] (0.00ns)   --->   "%input_1_addr_59 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1474 'getelementptr' 'input_1_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1475 [2/2] (3.25ns)   --->   "%input_1_load_59 = load i16* %input_1_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1475 'load' 'input_1_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1476 [1/1] (0.00ns)   --->   "%input_2_addr_59 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1476 'getelementptr' 'input_2_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1477 [2/2] (3.25ns)   --->   "%input_2_load_59 = load i16* %input_2_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1477 'load' 'input_2_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1478 [1/1] (0.00ns)   --->   "%input_3_addr_59 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1478 'getelementptr' 'input_3_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1479 [2/2] (3.25ns)   --->   "%input_3_load_59 = load i16* %input_3_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1479 'load' 'input_3_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1480 [1/1] (0.00ns)   --->   "%input_4_addr_59 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1480 'getelementptr' 'input_4_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1481 [2/2] (3.25ns)   --->   "%input_4_load_59 = load i16* %input_4_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1481 'load' 'input_4_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1482 [1/1] (0.00ns)   --->   "%input_5_addr_59 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1482 'getelementptr' 'input_5_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1483 [2/2] (3.25ns)   --->   "%input_5_load_59 = load i16* %input_5_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1483 'load' 'input_5_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1484 [1/1] (0.00ns)   --->   "%input_6_addr_59 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1484 'getelementptr' 'input_6_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1485 [2/2] (3.25ns)   --->   "%input_6_load_59 = load i16* %input_6_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1485 'load' 'input_6_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1486 [1/1] (0.00ns)   --->   "%input_7_addr_59 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1486 'getelementptr' 'input_7_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1487 [2/2] (3.25ns)   --->   "%input_7_load_59 = load i16* %input_7_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1487 'load' 'input_7_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1488 [1/1] (0.00ns)   --->   "%input_8_addr_59 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1488 'getelementptr' 'input_8_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1489 [2/2] (3.25ns)   --->   "%input_8_load_59 = load i16* %input_8_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1489 'load' 'input_8_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1490 [1/1] (0.00ns)   --->   "%input_9_addr_59 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1490 'getelementptr' 'input_9_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1491 [2/2] (3.25ns)   --->   "%input_9_load_59 = load i16* %input_9_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1491 'load' 'input_9_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1492 [1/1] (0.00ns)   --->   "%input_10_addr_59 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1492 'getelementptr' 'input_10_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1493 [2/2] (3.25ns)   --->   "%input_10_load_59 = load i16* %input_10_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1493 'load' 'input_10_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1494 [1/1] (0.00ns)   --->   "%input_11_addr_59 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1494 'getelementptr' 'input_11_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1495 [2/2] (3.25ns)   --->   "%input_11_load_59 = load i16* %input_11_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1495 'load' 'input_11_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1496 [1/1] (0.00ns)   --->   "%input_12_addr_59 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1496 'getelementptr' 'input_12_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1497 [2/2] (3.25ns)   --->   "%input_12_load_59 = load i16* %input_12_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1497 'load' 'input_12_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1498 [1/1] (0.00ns)   --->   "%input_13_addr_59 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1498 'getelementptr' 'input_13_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1499 [2/2] (3.25ns)   --->   "%input_13_load_59 = load i16* %input_13_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1499 'load' 'input_13_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1500 [1/1] (0.00ns)   --->   "%input_14_addr_59 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1500 'getelementptr' 'input_14_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1501 [2/2] (3.25ns)   --->   "%input_14_load_59 = load i16* %input_14_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1501 'load' 'input_14_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1502 [1/1] (0.00ns)   --->   "%input_15_addr_59 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1502 'getelementptr' 'input_15_addr_59' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1503 [2/2] (3.25ns)   --->   "%input_15_load_59 = load i16* %input_15_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1503 'load' 'input_15_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1504 [2/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1504 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1505 [2/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1505 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1506 [3/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1506 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1507 [3/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1507 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1508 [1/1] (2.07ns)   --->   "%add_ln23_41 = add i16 %trunc_ln23_8, %trunc_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1508 'add' 'add_ln23_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 15.0>
ST_75 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln23_81 = zext i19 %tmp_234 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1509 'zext' 'zext_ln23_81' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1510 [1/2] (3.25ns)   --->   "%input_0_load_58 = load i16* %input_0_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1510 'load' 'input_0_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1511 [1/2] (3.25ns)   --->   "%input_1_load_58 = load i16* %input_1_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1511 'load' 'input_1_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1512 [1/2] (3.25ns)   --->   "%input_2_load_58 = load i16* %input_2_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1512 'load' 'input_2_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1513 [1/2] (3.25ns)   --->   "%input_3_load_58 = load i16* %input_3_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1513 'load' 'input_3_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1514 [1/2] (3.25ns)   --->   "%input_4_load_58 = load i16* %input_4_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1514 'load' 'input_4_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1515 [1/2] (3.25ns)   --->   "%input_5_load_58 = load i16* %input_5_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1515 'load' 'input_5_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1516 [1/2] (3.25ns)   --->   "%input_6_load_58 = load i16* %input_6_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1516 'load' 'input_6_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1517 [1/2] (3.25ns)   --->   "%input_7_load_58 = load i16* %input_7_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1517 'load' 'input_7_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1518 [1/2] (3.25ns)   --->   "%input_8_load_58 = load i16* %input_8_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1518 'load' 'input_8_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1519 [1/2] (3.25ns)   --->   "%input_9_load_58 = load i16* %input_9_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1519 'load' 'input_9_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1520 [1/2] (3.25ns)   --->   "%input_10_load_58 = load i16* %input_10_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1520 'load' 'input_10_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1521 [1/2] (3.25ns)   --->   "%input_11_load_58 = load i16* %input_11_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1521 'load' 'input_11_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1522 [1/2] (3.25ns)   --->   "%input_12_load_58 = load i16* %input_12_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1522 'load' 'input_12_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1523 [1/2] (3.25ns)   --->   "%input_13_load_58 = load i16* %input_13_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1523 'load' 'input_13_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1524 [1/2] (3.25ns)   --->   "%input_14_load_58 = load i16* %input_14_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1524 'load' 'input_14_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1525 [1/2] (3.25ns)   --->   "%input_15_load_58 = load i16* %input_15_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1525 'load' 'input_15_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1526 [1/1] (2.06ns)   --->   "%tmp_59 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_58, i16 %input_1_load_58, i16 %input_2_load_58, i16 %input_3_load_58, i16 %input_4_load_58, i16 %input_5_load_58, i16 %input_6_load_58, i16 %input_7_load_58, i16 %input_8_load_58, i16 %input_9_load_58, i16 %input_10_load_58, i16 %input_11_load_58, i16 %input_12_load_58, i16 %input_13_load_58, i16 %input_14_load_58, i16 %input_15_load_58, i32 %zext_ln23_81)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1526 'mux' 'tmp_59' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln23_21 = sext i16 %tmp_59 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1527 'sext' 'sext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln23_22 = sext i15 %SeparableConv2D_0_w_22 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1528 'sext' 'sext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1529 [1/1] (5.58ns)   --->   "%mul_ln23_21 = mul i30 %sext_ln23_21, %sext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1529 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_21, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1530 'partselect' 'trunc_ln23_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln23_85 = zext i19 %tmp_235 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1531 'zext' 'zext_ln23_85' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1532 [1/2] (3.25ns)   --->   "%input_0_load_59 = load i16* %input_0_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1532 'load' 'input_0_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1533 [1/2] (3.25ns)   --->   "%input_1_load_59 = load i16* %input_1_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1533 'load' 'input_1_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1534 [1/2] (3.25ns)   --->   "%input_2_load_59 = load i16* %input_2_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1534 'load' 'input_2_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1535 [1/2] (3.25ns)   --->   "%input_3_load_59 = load i16* %input_3_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1535 'load' 'input_3_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1536 [1/2] (3.25ns)   --->   "%input_4_load_59 = load i16* %input_4_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1536 'load' 'input_4_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1537 [1/2] (3.25ns)   --->   "%input_5_load_59 = load i16* %input_5_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1537 'load' 'input_5_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1538 [1/2] (3.25ns)   --->   "%input_6_load_59 = load i16* %input_6_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1538 'load' 'input_6_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1539 [1/2] (3.25ns)   --->   "%input_7_load_59 = load i16* %input_7_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1539 'load' 'input_7_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1540 [1/2] (3.25ns)   --->   "%input_8_load_59 = load i16* %input_8_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1540 'load' 'input_8_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1541 [1/2] (3.25ns)   --->   "%input_9_load_59 = load i16* %input_9_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1541 'load' 'input_9_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1542 [1/2] (3.25ns)   --->   "%input_10_load_59 = load i16* %input_10_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1542 'load' 'input_10_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1543 [1/2] (3.25ns)   --->   "%input_11_load_59 = load i16* %input_11_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1543 'load' 'input_11_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1544 [1/2] (3.25ns)   --->   "%input_12_load_59 = load i16* %input_12_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1544 'load' 'input_12_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1545 [1/2] (3.25ns)   --->   "%input_13_load_59 = load i16* %input_13_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1545 'load' 'input_13_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1546 [1/2] (3.25ns)   --->   "%input_14_load_59 = load i16* %input_14_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1546 'load' 'input_14_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1547 [1/2] (3.25ns)   --->   "%input_15_load_59 = load i16* %input_15_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1547 'load' 'input_15_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1548 [1/1] (2.06ns)   --->   "%tmp_60 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_59, i16 %input_1_load_59, i16 %input_2_load_59, i16 %input_3_load_59, i16 %input_4_load_59, i16 %input_5_load_59, i16 %input_6_load_59, i16 %input_7_load_59, i16 %input_8_load_59, i16 %input_9_load_59, i16 %input_10_load_59, i16 %input_11_load_59, i16 %input_12_load_59, i16 %input_13_load_59, i16 %input_14_load_59, i16 %input_15_load_59, i32 %zext_ln23_85)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1548 'mux' 'tmp_60' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln23_23 = sext i16 %tmp_60 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1549 'sext' 'sext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln23_24 = sext i15 %SeparableConv2D_0_w_24 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1550 'sext' 'sext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1551 [1/1] (5.58ns)   --->   "%mul_ln23_23 = mul i30 %sext_ln23_23, %sext_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1551 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_23, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1552 'partselect' 'trunc_ln23_11' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1553 [1/32] (4.03ns)   --->   "%urem_ln23_12 = urem i28 %add_ln23_26, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1553 'urem' 'urem_ln23_12' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i28 %urem_ln23_12 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1554 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1555 [1/1] (0.00ns)   --->   "%input_0_addr_60 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1555 'getelementptr' 'input_0_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1556 [2/2] (3.25ns)   --->   "%input_0_load_60 = load i16* %input_0_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1556 'load' 'input_0_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1557 [1/1] (0.00ns)   --->   "%input_1_addr_60 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1557 'getelementptr' 'input_1_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1558 [2/2] (3.25ns)   --->   "%input_1_load_60 = load i16* %input_1_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1558 'load' 'input_1_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1559 [1/1] (0.00ns)   --->   "%input_2_addr_60 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1559 'getelementptr' 'input_2_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1560 [2/2] (3.25ns)   --->   "%input_2_load_60 = load i16* %input_2_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1560 'load' 'input_2_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1561 [1/1] (0.00ns)   --->   "%input_3_addr_60 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1561 'getelementptr' 'input_3_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1562 [2/2] (3.25ns)   --->   "%input_3_load_60 = load i16* %input_3_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1562 'load' 'input_3_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1563 [1/1] (0.00ns)   --->   "%input_4_addr_60 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1563 'getelementptr' 'input_4_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1564 [2/2] (3.25ns)   --->   "%input_4_load_60 = load i16* %input_4_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1564 'load' 'input_4_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1565 [1/1] (0.00ns)   --->   "%input_5_addr_60 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1565 'getelementptr' 'input_5_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1566 [2/2] (3.25ns)   --->   "%input_5_load_60 = load i16* %input_5_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1566 'load' 'input_5_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1567 [1/1] (0.00ns)   --->   "%input_6_addr_60 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1567 'getelementptr' 'input_6_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1568 [2/2] (3.25ns)   --->   "%input_6_load_60 = load i16* %input_6_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1568 'load' 'input_6_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1569 [1/1] (0.00ns)   --->   "%input_7_addr_60 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1569 'getelementptr' 'input_7_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1570 [2/2] (3.25ns)   --->   "%input_7_load_60 = load i16* %input_7_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1570 'load' 'input_7_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1571 [1/1] (0.00ns)   --->   "%input_8_addr_60 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1571 'getelementptr' 'input_8_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1572 [2/2] (3.25ns)   --->   "%input_8_load_60 = load i16* %input_8_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1572 'load' 'input_8_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1573 [1/1] (0.00ns)   --->   "%input_9_addr_60 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1573 'getelementptr' 'input_9_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1574 [2/2] (3.25ns)   --->   "%input_9_load_60 = load i16* %input_9_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1574 'load' 'input_9_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1575 [1/1] (0.00ns)   --->   "%input_10_addr_60 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1575 'getelementptr' 'input_10_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1576 [2/2] (3.25ns)   --->   "%input_10_load_60 = load i16* %input_10_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1576 'load' 'input_10_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1577 [1/1] (0.00ns)   --->   "%input_11_addr_60 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1577 'getelementptr' 'input_11_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1578 [2/2] (3.25ns)   --->   "%input_11_load_60 = load i16* %input_11_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1578 'load' 'input_11_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1579 [1/1] (0.00ns)   --->   "%input_12_addr_60 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1579 'getelementptr' 'input_12_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1580 [2/2] (3.25ns)   --->   "%input_12_load_60 = load i16* %input_12_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1580 'load' 'input_12_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1581 [1/1] (0.00ns)   --->   "%input_13_addr_60 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1581 'getelementptr' 'input_13_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1582 [2/2] (3.25ns)   --->   "%input_13_load_60 = load i16* %input_13_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1582 'load' 'input_13_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1583 [1/1] (0.00ns)   --->   "%input_14_addr_60 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1583 'getelementptr' 'input_14_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1584 [2/2] (3.25ns)   --->   "%input_14_load_60 = load i16* %input_14_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1584 'load' 'input_14_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1585 [1/1] (0.00ns)   --->   "%input_15_addr_60 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1585 'getelementptr' 'input_15_addr_60' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1586 [2/2] (3.25ns)   --->   "%input_15_load_60 = load i16* %input_15_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1586 'load' 'input_15_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1587 [1/32] (4.03ns)   --->   "%urem_ln23_13 = urem i28 %add_ln23_28, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1587 'urem' 'urem_ln23_13' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i28 %urem_ln23_13 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1588 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1589 [1/1] (0.00ns)   --->   "%input_0_addr_61 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1589 'getelementptr' 'input_0_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1590 [2/2] (3.25ns)   --->   "%input_0_load_61 = load i16* %input_0_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1590 'load' 'input_0_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1591 [1/1] (0.00ns)   --->   "%input_1_addr_61 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1591 'getelementptr' 'input_1_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1592 [2/2] (3.25ns)   --->   "%input_1_load_61 = load i16* %input_1_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1592 'load' 'input_1_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1593 [1/1] (0.00ns)   --->   "%input_2_addr_61 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1593 'getelementptr' 'input_2_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1594 [2/2] (3.25ns)   --->   "%input_2_load_61 = load i16* %input_2_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1594 'load' 'input_2_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1595 [1/1] (0.00ns)   --->   "%input_3_addr_61 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1595 'getelementptr' 'input_3_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1596 [2/2] (3.25ns)   --->   "%input_3_load_61 = load i16* %input_3_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1596 'load' 'input_3_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1597 [1/1] (0.00ns)   --->   "%input_4_addr_61 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1597 'getelementptr' 'input_4_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1598 [2/2] (3.25ns)   --->   "%input_4_load_61 = load i16* %input_4_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1598 'load' 'input_4_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1599 [1/1] (0.00ns)   --->   "%input_5_addr_61 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1599 'getelementptr' 'input_5_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1600 [2/2] (3.25ns)   --->   "%input_5_load_61 = load i16* %input_5_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1600 'load' 'input_5_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1601 [1/1] (0.00ns)   --->   "%input_6_addr_61 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1601 'getelementptr' 'input_6_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1602 [2/2] (3.25ns)   --->   "%input_6_load_61 = load i16* %input_6_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1602 'load' 'input_6_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1603 [1/1] (0.00ns)   --->   "%input_7_addr_61 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1603 'getelementptr' 'input_7_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1604 [2/2] (3.25ns)   --->   "%input_7_load_61 = load i16* %input_7_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1604 'load' 'input_7_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1605 [1/1] (0.00ns)   --->   "%input_8_addr_61 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1605 'getelementptr' 'input_8_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1606 [2/2] (3.25ns)   --->   "%input_8_load_61 = load i16* %input_8_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1606 'load' 'input_8_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1607 [1/1] (0.00ns)   --->   "%input_9_addr_61 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1607 'getelementptr' 'input_9_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1608 [2/2] (3.25ns)   --->   "%input_9_load_61 = load i16* %input_9_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1608 'load' 'input_9_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1609 [1/1] (0.00ns)   --->   "%input_10_addr_61 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1609 'getelementptr' 'input_10_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1610 [2/2] (3.25ns)   --->   "%input_10_load_61 = load i16* %input_10_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1610 'load' 'input_10_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1611 [1/1] (0.00ns)   --->   "%input_11_addr_61 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1611 'getelementptr' 'input_11_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1612 [2/2] (3.25ns)   --->   "%input_11_load_61 = load i16* %input_11_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1612 'load' 'input_11_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1613 [1/1] (0.00ns)   --->   "%input_12_addr_61 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1613 'getelementptr' 'input_12_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1614 [2/2] (3.25ns)   --->   "%input_12_load_61 = load i16* %input_12_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1614 'load' 'input_12_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1615 [1/1] (0.00ns)   --->   "%input_13_addr_61 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1615 'getelementptr' 'input_13_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1616 [2/2] (3.25ns)   --->   "%input_13_load_61 = load i16* %input_13_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1616 'load' 'input_13_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1617 [1/1] (0.00ns)   --->   "%input_14_addr_61 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1617 'getelementptr' 'input_14_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1618 [2/2] (3.25ns)   --->   "%input_14_load_61 = load i16* %input_14_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1618 'load' 'input_14_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1619 [1/1] (0.00ns)   --->   "%input_15_addr_61 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1619 'getelementptr' 'input_15_addr_61' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1620 [2/2] (3.25ns)   --->   "%input_15_load_61 = load i16* %input_15_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1620 'load' 'input_15_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1621 [2/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1621 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1622 [2/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1622 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1623 [1/1] (2.07ns)   --->   "%add_ln23_42 = add i16 %trunc_ln23_10, %trunc_ln23_11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1623 'add' 'add_ln23_42' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1624 [1/1] (2.07ns)   --->   "%add_ln23_43 = add i16 %add_ln23_42, %add_ln23_41" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1624 'add' 'add_ln23_43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 12.9>
ST_76 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln23_89 = zext i19 %tmp_236 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1625 'zext' 'zext_ln23_89' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1626 [1/2] (3.25ns)   --->   "%input_0_load_60 = load i16* %input_0_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1626 'load' 'input_0_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1627 [1/2] (3.25ns)   --->   "%input_1_load_60 = load i16* %input_1_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1627 'load' 'input_1_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1628 [1/2] (3.25ns)   --->   "%input_2_load_60 = load i16* %input_2_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1628 'load' 'input_2_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1629 [1/2] (3.25ns)   --->   "%input_3_load_60 = load i16* %input_3_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1629 'load' 'input_3_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1630 [1/2] (3.25ns)   --->   "%input_4_load_60 = load i16* %input_4_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1630 'load' 'input_4_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1631 [1/2] (3.25ns)   --->   "%input_5_load_60 = load i16* %input_5_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1631 'load' 'input_5_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1632 [1/2] (3.25ns)   --->   "%input_6_load_60 = load i16* %input_6_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1632 'load' 'input_6_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1633 [1/2] (3.25ns)   --->   "%input_7_load_60 = load i16* %input_7_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1633 'load' 'input_7_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1634 [1/2] (3.25ns)   --->   "%input_8_load_60 = load i16* %input_8_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1634 'load' 'input_8_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1635 [1/2] (3.25ns)   --->   "%input_9_load_60 = load i16* %input_9_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1635 'load' 'input_9_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1636 [1/2] (3.25ns)   --->   "%input_10_load_60 = load i16* %input_10_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1636 'load' 'input_10_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1637 [1/2] (3.25ns)   --->   "%input_11_load_60 = load i16* %input_11_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1637 'load' 'input_11_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1638 [1/2] (3.25ns)   --->   "%input_12_load_60 = load i16* %input_12_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1638 'load' 'input_12_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1639 [1/2] (3.25ns)   --->   "%input_13_load_60 = load i16* %input_13_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1639 'load' 'input_13_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1640 [1/2] (3.25ns)   --->   "%input_14_load_60 = load i16* %input_14_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1640 'load' 'input_14_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1641 [1/2] (3.25ns)   --->   "%input_15_load_60 = load i16* %input_15_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1641 'load' 'input_15_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1642 [1/1] (2.06ns)   --->   "%tmp_61 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_60, i16 %input_1_load_60, i16 %input_2_load_60, i16 %input_3_load_60, i16 %input_4_load_60, i16 %input_5_load_60, i16 %input_6_load_60, i16 %input_7_load_60, i16 %input_8_load_60, i16 %input_9_load_60, i16 %input_10_load_60, i16 %input_11_load_60, i16 %input_12_load_60, i16 %input_13_load_60, i16 %input_14_load_60, i16 %input_15_load_60, i32 %zext_ln23_89)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1642 'mux' 'tmp_61' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln23_25 = sext i16 %tmp_61 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1643 'sext' 'sext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln23_26 = sext i15 %SeparableConv2D_0_w_26 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1644 'sext' 'sext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1645 [1/1] (5.58ns)   --->   "%mul_ln23_25 = mul i30 %sext_ln23_25, %sext_ln23_26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1645 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_25, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1646 'partselect' 'trunc_ln23_12' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln23_93 = zext i19 %tmp_237 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1647 'zext' 'zext_ln23_93' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1648 [1/2] (3.25ns)   --->   "%input_0_load_61 = load i16* %input_0_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1648 'load' 'input_0_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1649 [1/2] (3.25ns)   --->   "%input_1_load_61 = load i16* %input_1_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1649 'load' 'input_1_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1650 [1/2] (3.25ns)   --->   "%input_2_load_61 = load i16* %input_2_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1650 'load' 'input_2_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1651 [1/2] (3.25ns)   --->   "%input_3_load_61 = load i16* %input_3_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1651 'load' 'input_3_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1652 [1/2] (3.25ns)   --->   "%input_4_load_61 = load i16* %input_4_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1652 'load' 'input_4_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1653 [1/2] (3.25ns)   --->   "%input_5_load_61 = load i16* %input_5_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1653 'load' 'input_5_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1654 [1/2] (3.25ns)   --->   "%input_6_load_61 = load i16* %input_6_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1654 'load' 'input_6_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1655 [1/2] (3.25ns)   --->   "%input_7_load_61 = load i16* %input_7_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1655 'load' 'input_7_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1656 [1/2] (3.25ns)   --->   "%input_8_load_61 = load i16* %input_8_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1656 'load' 'input_8_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1657 [1/2] (3.25ns)   --->   "%input_9_load_61 = load i16* %input_9_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1657 'load' 'input_9_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1658 [1/2] (3.25ns)   --->   "%input_10_load_61 = load i16* %input_10_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1658 'load' 'input_10_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1659 [1/2] (3.25ns)   --->   "%input_11_load_61 = load i16* %input_11_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1659 'load' 'input_11_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1660 [1/2] (3.25ns)   --->   "%input_12_load_61 = load i16* %input_12_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1660 'load' 'input_12_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1661 [1/2] (3.25ns)   --->   "%input_13_load_61 = load i16* %input_13_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1661 'load' 'input_13_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1662 [1/2] (3.25ns)   --->   "%input_14_load_61 = load i16* %input_14_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1662 'load' 'input_14_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1663 [1/2] (3.25ns)   --->   "%input_15_load_61 = load i16* %input_15_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1663 'load' 'input_15_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1664 [1/1] (2.06ns)   --->   "%tmp_62 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_61, i16 %input_1_load_61, i16 %input_2_load_61, i16 %input_3_load_61, i16 %input_4_load_61, i16 %input_5_load_61, i16 %input_6_load_61, i16 %input_7_load_61, i16 %input_8_load_61, i16 %input_9_load_61, i16 %input_10_load_61, i16 %input_11_load_61, i16 %input_12_load_61, i16 %input_13_load_61, i16 %input_14_load_61, i16 %input_15_load_61, i32 %zext_ln23_93)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1664 'mux' 'tmp_62' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln23_27 = sext i16 %tmp_62 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1665 'sext' 'sext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln23_28 = sext i15 %SeparableConv2D_0_w_28 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1666 'sext' 'sext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1667 [1/1] (5.58ns)   --->   "%mul_ln23_27 = mul i30 %sext_ln23_27, %sext_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1667 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1668 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_27, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1668 'partselect' 'trunc_ln23_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1669 [1/32] (4.03ns)   --->   "%urem_ln23_14 = urem i28 %add_ln23_30, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1669 'urem' 'urem_ln23_14' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i28 %urem_ln23_14 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1670 'zext' 'zext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1671 [1/1] (0.00ns)   --->   "%input_0_addr_62 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1671 'getelementptr' 'input_0_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1672 [2/2] (3.25ns)   --->   "%input_0_load_62 = load i16* %input_0_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1672 'load' 'input_0_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1673 [1/1] (0.00ns)   --->   "%input_1_addr_62 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1673 'getelementptr' 'input_1_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1674 [2/2] (3.25ns)   --->   "%input_1_load_62 = load i16* %input_1_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1674 'load' 'input_1_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1675 [1/1] (0.00ns)   --->   "%input_2_addr_62 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1675 'getelementptr' 'input_2_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1676 [2/2] (3.25ns)   --->   "%input_2_load_62 = load i16* %input_2_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1676 'load' 'input_2_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1677 [1/1] (0.00ns)   --->   "%input_3_addr_62 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1677 'getelementptr' 'input_3_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1678 [2/2] (3.25ns)   --->   "%input_3_load_62 = load i16* %input_3_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1678 'load' 'input_3_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1679 [1/1] (0.00ns)   --->   "%input_4_addr_62 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1679 'getelementptr' 'input_4_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1680 [2/2] (3.25ns)   --->   "%input_4_load_62 = load i16* %input_4_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1680 'load' 'input_4_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1681 [1/1] (0.00ns)   --->   "%input_5_addr_62 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1681 'getelementptr' 'input_5_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1682 [2/2] (3.25ns)   --->   "%input_5_load_62 = load i16* %input_5_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1682 'load' 'input_5_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1683 [1/1] (0.00ns)   --->   "%input_6_addr_62 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1683 'getelementptr' 'input_6_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1684 [2/2] (3.25ns)   --->   "%input_6_load_62 = load i16* %input_6_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1684 'load' 'input_6_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1685 [1/1] (0.00ns)   --->   "%input_7_addr_62 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1685 'getelementptr' 'input_7_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1686 [2/2] (3.25ns)   --->   "%input_7_load_62 = load i16* %input_7_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1686 'load' 'input_7_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1687 [1/1] (0.00ns)   --->   "%input_8_addr_62 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1687 'getelementptr' 'input_8_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1688 [2/2] (3.25ns)   --->   "%input_8_load_62 = load i16* %input_8_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1688 'load' 'input_8_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1689 [1/1] (0.00ns)   --->   "%input_9_addr_62 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1689 'getelementptr' 'input_9_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1690 [2/2] (3.25ns)   --->   "%input_9_load_62 = load i16* %input_9_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1690 'load' 'input_9_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1691 [1/1] (0.00ns)   --->   "%input_10_addr_62 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1691 'getelementptr' 'input_10_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1692 [2/2] (3.25ns)   --->   "%input_10_load_62 = load i16* %input_10_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1692 'load' 'input_10_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1693 [1/1] (0.00ns)   --->   "%input_11_addr_62 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1693 'getelementptr' 'input_11_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1694 [2/2] (3.25ns)   --->   "%input_11_load_62 = load i16* %input_11_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1694 'load' 'input_11_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1695 [1/1] (0.00ns)   --->   "%input_12_addr_62 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1695 'getelementptr' 'input_12_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1696 [2/2] (3.25ns)   --->   "%input_12_load_62 = load i16* %input_12_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1696 'load' 'input_12_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1697 [1/1] (0.00ns)   --->   "%input_13_addr_62 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1697 'getelementptr' 'input_13_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1698 [2/2] (3.25ns)   --->   "%input_13_load_62 = load i16* %input_13_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1698 'load' 'input_13_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1699 [1/1] (0.00ns)   --->   "%input_14_addr_62 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1699 'getelementptr' 'input_14_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1700 [2/2] (3.25ns)   --->   "%input_14_load_62 = load i16* %input_14_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1700 'load' 'input_14_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1701 [1/1] (0.00ns)   --->   "%input_15_addr_62 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1701 'getelementptr' 'input_15_addr_62' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1702 [2/2] (3.25ns)   --->   "%input_15_load_62 = load i16* %input_15_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1702 'load' 'input_15_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1703 [1/32] (4.03ns)   --->   "%urem_ln23_15 = urem i28 %add_ln23_32, 900" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1703 'urem' 'urem_ln23_15' <Predicate = true> <Delay = 4.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i28 %urem_ln23_15 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1704 'zext' 'zext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1705 [1/1] (0.00ns)   --->   "%input_0_addr_63 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1705 'getelementptr' 'input_0_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1706 [2/2] (3.25ns)   --->   "%input_0_load_63 = load i16* %input_0_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1706 'load' 'input_0_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1707 [1/1] (0.00ns)   --->   "%input_1_addr_63 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1707 'getelementptr' 'input_1_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1708 [2/2] (3.25ns)   --->   "%input_1_load_63 = load i16* %input_1_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1708 'load' 'input_1_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1709 [1/1] (0.00ns)   --->   "%input_2_addr_63 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1709 'getelementptr' 'input_2_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1710 [2/2] (3.25ns)   --->   "%input_2_load_63 = load i16* %input_2_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1710 'load' 'input_2_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1711 [1/1] (0.00ns)   --->   "%input_3_addr_63 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1711 'getelementptr' 'input_3_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1712 [2/2] (3.25ns)   --->   "%input_3_load_63 = load i16* %input_3_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1712 'load' 'input_3_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1713 [1/1] (0.00ns)   --->   "%input_4_addr_63 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1713 'getelementptr' 'input_4_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1714 [2/2] (3.25ns)   --->   "%input_4_load_63 = load i16* %input_4_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1714 'load' 'input_4_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1715 [1/1] (0.00ns)   --->   "%input_5_addr_63 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1715 'getelementptr' 'input_5_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1716 [2/2] (3.25ns)   --->   "%input_5_load_63 = load i16* %input_5_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1716 'load' 'input_5_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1717 [1/1] (0.00ns)   --->   "%input_6_addr_63 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1717 'getelementptr' 'input_6_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1718 [2/2] (3.25ns)   --->   "%input_6_load_63 = load i16* %input_6_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1718 'load' 'input_6_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1719 [1/1] (0.00ns)   --->   "%input_7_addr_63 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1719 'getelementptr' 'input_7_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1720 [2/2] (3.25ns)   --->   "%input_7_load_63 = load i16* %input_7_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1720 'load' 'input_7_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1721 [1/1] (0.00ns)   --->   "%input_8_addr_63 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1721 'getelementptr' 'input_8_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1722 [2/2] (3.25ns)   --->   "%input_8_load_63 = load i16* %input_8_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1722 'load' 'input_8_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1723 [1/1] (0.00ns)   --->   "%input_9_addr_63 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1723 'getelementptr' 'input_9_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1724 [2/2] (3.25ns)   --->   "%input_9_load_63 = load i16* %input_9_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1724 'load' 'input_9_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1725 [1/1] (0.00ns)   --->   "%input_10_addr_63 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1725 'getelementptr' 'input_10_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1726 [2/2] (3.25ns)   --->   "%input_10_load_63 = load i16* %input_10_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1726 'load' 'input_10_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1727 [1/1] (0.00ns)   --->   "%input_11_addr_63 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1727 'getelementptr' 'input_11_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1728 [2/2] (3.25ns)   --->   "%input_11_load_63 = load i16* %input_11_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1728 'load' 'input_11_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1729 [1/1] (0.00ns)   --->   "%input_12_addr_63 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1729 'getelementptr' 'input_12_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1730 [2/2] (3.25ns)   --->   "%input_12_load_63 = load i16* %input_12_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1730 'load' 'input_12_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1731 [1/1] (0.00ns)   --->   "%input_13_addr_63 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1731 'getelementptr' 'input_13_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1732 [2/2] (3.25ns)   --->   "%input_13_load_63 = load i16* %input_13_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1732 'load' 'input_13_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1733 [1/1] (0.00ns)   --->   "%input_14_addr_63 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1733 'getelementptr' 'input_14_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1734 [2/2] (3.25ns)   --->   "%input_14_load_63 = load i16* %input_14_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1734 'load' 'input_14_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1735 [1/1] (0.00ns)   --->   "%input_15_addr_63 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln23_34" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1735 'getelementptr' 'input_15_addr_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1736 [2/2] (3.25ns)   --->   "%input_15_load_63 = load i16* %input_15_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1736 'load' 'input_15_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1737 [1/1] (2.07ns)   --->   "%add_ln23_44 = add i16 %trunc_ln23_12, %trunc_ln23_13" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1737 'add' 'add_ln23_44' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 17.1>
ST_77 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln23_97 = zext i19 %tmp_238 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1738 'zext' 'zext_ln23_97' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1739 [1/2] (3.25ns)   --->   "%input_0_load_62 = load i16* %input_0_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1739 'load' 'input_0_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1740 [1/2] (3.25ns)   --->   "%input_1_load_62 = load i16* %input_1_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1740 'load' 'input_1_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1741 [1/2] (3.25ns)   --->   "%input_2_load_62 = load i16* %input_2_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1741 'load' 'input_2_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1742 [1/2] (3.25ns)   --->   "%input_3_load_62 = load i16* %input_3_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1742 'load' 'input_3_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1743 [1/2] (3.25ns)   --->   "%input_4_load_62 = load i16* %input_4_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1743 'load' 'input_4_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1744 [1/2] (3.25ns)   --->   "%input_5_load_62 = load i16* %input_5_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1744 'load' 'input_5_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1745 [1/2] (3.25ns)   --->   "%input_6_load_62 = load i16* %input_6_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1745 'load' 'input_6_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1746 [1/2] (3.25ns)   --->   "%input_7_load_62 = load i16* %input_7_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1746 'load' 'input_7_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1747 [1/2] (3.25ns)   --->   "%input_8_load_62 = load i16* %input_8_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1747 'load' 'input_8_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1748 [1/2] (3.25ns)   --->   "%input_9_load_62 = load i16* %input_9_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1748 'load' 'input_9_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1749 [1/2] (3.25ns)   --->   "%input_10_load_62 = load i16* %input_10_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1749 'load' 'input_10_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1750 [1/2] (3.25ns)   --->   "%input_11_load_62 = load i16* %input_11_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1750 'load' 'input_11_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1751 [1/2] (3.25ns)   --->   "%input_12_load_62 = load i16* %input_12_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1751 'load' 'input_12_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1752 [1/2] (3.25ns)   --->   "%input_13_load_62 = load i16* %input_13_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1752 'load' 'input_13_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1753 [1/2] (3.25ns)   --->   "%input_14_load_62 = load i16* %input_14_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1753 'load' 'input_14_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1754 [1/2] (3.25ns)   --->   "%input_15_load_62 = load i16* %input_15_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1754 'load' 'input_15_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1755 [1/1] (2.06ns)   --->   "%tmp_63 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_62, i16 %input_1_load_62, i16 %input_2_load_62, i16 %input_3_load_62, i16 %input_4_load_62, i16 %input_5_load_62, i16 %input_6_load_62, i16 %input_7_load_62, i16 %input_8_load_62, i16 %input_9_load_62, i16 %input_10_load_62, i16 %input_11_load_62, i16 %input_12_load_62, i16 %input_13_load_62, i16 %input_14_load_62, i16 %input_15_load_62, i32 %zext_ln23_97)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1755 'mux' 'tmp_63' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln23_29 = sext i16 %tmp_63 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1756 'sext' 'sext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln23_30 = sext i15 %SeparableConv2D_0_w_30 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1757 'sext' 'sext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1758 [1/1] (5.58ns)   --->   "%mul_ln23_29 = mul i30 %sext_ln23_29, %sext_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1758 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_29, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1759 'partselect' 'trunc_ln23_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln23_101 = zext i19 %tmp_239 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1760 'zext' 'zext_ln23_101' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1761 [1/2] (3.25ns)   --->   "%input_0_load_63 = load i16* %input_0_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1761 'load' 'input_0_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1762 [1/2] (3.25ns)   --->   "%input_1_load_63 = load i16* %input_1_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1762 'load' 'input_1_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1763 [1/2] (3.25ns)   --->   "%input_2_load_63 = load i16* %input_2_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1763 'load' 'input_2_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1764 [1/2] (3.25ns)   --->   "%input_3_load_63 = load i16* %input_3_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1764 'load' 'input_3_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1765 [1/2] (3.25ns)   --->   "%input_4_load_63 = load i16* %input_4_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1765 'load' 'input_4_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1766 [1/2] (3.25ns)   --->   "%input_5_load_63 = load i16* %input_5_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1766 'load' 'input_5_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1767 [1/2] (3.25ns)   --->   "%input_6_load_63 = load i16* %input_6_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1767 'load' 'input_6_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1768 [1/2] (3.25ns)   --->   "%input_7_load_63 = load i16* %input_7_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1768 'load' 'input_7_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1769 [1/2] (3.25ns)   --->   "%input_8_load_63 = load i16* %input_8_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1769 'load' 'input_8_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1770 [1/2] (3.25ns)   --->   "%input_9_load_63 = load i16* %input_9_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1770 'load' 'input_9_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1771 [1/2] (3.25ns)   --->   "%input_10_load_63 = load i16* %input_10_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1771 'load' 'input_10_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1772 [1/2] (3.25ns)   --->   "%input_11_load_63 = load i16* %input_11_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1772 'load' 'input_11_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1773 [1/2] (3.25ns)   --->   "%input_12_load_63 = load i16* %input_12_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1773 'load' 'input_12_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1774 [1/2] (3.25ns)   --->   "%input_13_load_63 = load i16* %input_13_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1774 'load' 'input_13_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1775 [1/2] (3.25ns)   --->   "%input_14_load_63 = load i16* %input_14_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1775 'load' 'input_14_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1776 [1/2] (3.25ns)   --->   "%input_15_load_63 = load i16* %input_15_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1776 'load' 'input_15_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1777 [1/1] (2.06ns)   --->   "%tmp_64 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_63, i16 %input_1_load_63, i16 %input_2_load_63, i16 %input_3_load_63, i16 %input_4_load_63, i16 %input_5_load_63, i16 %input_6_load_63, i16 %input_7_load_63, i16 %input_8_load_63, i16 %input_9_load_63, i16 %input_10_load_63, i16 %input_11_load_63, i16 %input_12_load_63, i16 %input_13_load_63, i16 %input_14_load_63, i16 %input_15_load_63, i32 %zext_ln23_101)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1777 'mux' 'tmp_64' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln23_31 = sext i16 %tmp_64 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1778 'sext' 'sext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln23_32 = sext i15 %SeparableConv2D_0_w_32 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1779 'sext' 'sext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1780 [1/1] (5.58ns)   --->   "%mul_ln23_31 = mul i30 %sext_ln23_31, %sext_ln23_32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1780 'mul' 'mul_ln23_31' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_31, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1781 'partselect' 'trunc_ln23_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1782 [1/1] (2.07ns)   --->   "%add_ln23_45 = add i16 %trunc_ln23_14, %trunc_ln23_s" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1782 'add' 'add_ln23_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1783 [1/1] (2.07ns)   --->   "%add_ln23_46 = add i16 %add_ln23_45, %add_ln23_44" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1783 'add' 'add_ln23_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1784 [1/1] (2.07ns)   --->   "%add_ln23_47 = add i16 %add_ln23_46, %add_ln23_43" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1784 'add' 'add_ln23_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.07>
ST_78 : Operation 1785 [1/1] (2.07ns)   --->   "%add_ln23_48 = add i16 %add_ln23_47, %add_ln23_40" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 1785 'add' 'add_ln23_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1786 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 1786 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 38> <Delay = 3.64>
ST_79 : Operation 1787 [1/1] (0.00ns)   --->   "%buffer_0_lcssa = phi i16 [ %buffer_0_0, %2 ], [ %add_ln23_3, %3 ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 1787 'phi' 'buffer_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i16 %buffer_0_lcssa to i15" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 1788 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_lcssa, i32 15)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 1789 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1790 [1/1] (0.75ns)   --->   "%select_ln26 = select i1 %tmp_223, i15 0, i15 %trunc_ln26" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 1790 'select' 'select_ln26' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1791 [19/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1791 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 39> <Delay = 3.64>
ST_80 : Operation 1792 [18/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1792 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 40> <Delay = 3.64>
ST_81 : Operation 1793 [17/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1793 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 41> <Delay = 3.64>
ST_82 : Operation 1794 [16/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1794 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 42> <Delay = 3.64>
ST_83 : Operation 1795 [15/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1795 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 43> <Delay = 3.64>
ST_84 : Operation 1796 [14/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1796 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 44> <Delay = 3.64>
ST_85 : Operation 1797 [13/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1797 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 45> <Delay = 3.64>
ST_86 : Operation 1798 [12/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1798 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 46> <Delay = 3.64>
ST_87 : Operation 1799 [11/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1799 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 47> <Delay = 3.64>
ST_88 : Operation 1800 [10/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1800 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 48> <Delay = 3.64>
ST_89 : Operation 1801 [9/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1801 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 49> <Delay = 3.64>
ST_90 : Operation 1802 [8/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1802 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 50> <Delay = 3.64>
ST_91 : Operation 1803 [7/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1803 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 51> <Delay = 3.64>
ST_92 : Operation 1804 [6/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1804 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 52> <Delay = 3.64>
ST_93 : Operation 1805 [5/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1805 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 53> <Delay = 3.64>
ST_94 : Operation 1806 [4/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1806 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 54> <Delay = 3.64>
ST_95 : Operation 1807 [3/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1807 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 55> <Delay = 3.64>
ST_96 : Operation 1808 [2/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1808 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 56> <Delay = 6.90>
ST_97 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i15 %select_ln26 to i16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 1809 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %tmp_224 to i16" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1810 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1811 [1/20] (3.64ns)   --->   "%urem_ln29 = urem i16 %add_ln29_1, 900" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1811 'urem' 'urem_ln29' <Predicate = true> <Delay = 3.64> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %urem_ln29 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1812 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1813 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1813 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1814 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1814 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1815 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1815 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1816 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1816 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1817 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1817 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1818 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1818 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1819 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1819 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1820 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1820 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1821 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1821 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1822 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1822 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1823 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1823 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1824 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1824 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1825 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1825 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1826 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1826 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1827 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1827 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1828 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1828 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1829 [1/1] (1.42ns)   --->   "switch i16 %sext_ln29, label %branch15 [
    i16 0, label %branch0
    i16 1, label %branch1
    i16 2, label %branch2
    i16 3, label %branch3
    i16 4, label %branch4
    i16 5, label %branch5
    i16 6, label %branch6
    i16 7, label %branch7
    i16 8, label %branch8
    i16 9, label %branch9
    i16 10, label %branch10
    i16 11, label %branch11
    i16 12, label %branch12
    i16 13, label %branch13
    i16 14, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1829 'switch' <Predicate = true> <Delay = 1.42>
ST_97 : Operation 1830 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_14_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1830 'store' <Predicate = (sext_ln29 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1831 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1831 'br' <Predicate = (sext_ln29 == 14)> <Delay = 0.00>
ST_97 : Operation 1832 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_13_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1832 'store' <Predicate = (sext_ln29 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1833 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1833 'br' <Predicate = (sext_ln29 == 13)> <Delay = 0.00>
ST_97 : Operation 1834 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_12_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1834 'store' <Predicate = (sext_ln29 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1835 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1835 'br' <Predicate = (sext_ln29 == 12)> <Delay = 0.00>
ST_97 : Operation 1836 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_11_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1836 'store' <Predicate = (sext_ln29 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1837 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1837 'br' <Predicate = (sext_ln29 == 11)> <Delay = 0.00>
ST_97 : Operation 1838 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_10_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1838 'store' <Predicate = (sext_ln29 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1839 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1839 'br' <Predicate = (sext_ln29 == 10)> <Delay = 0.00>
ST_97 : Operation 1840 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_9_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1840 'store' <Predicate = (sext_ln29 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1841 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1841 'br' <Predicate = (sext_ln29 == 9)> <Delay = 0.00>
ST_97 : Operation 1842 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_8_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1842 'store' <Predicate = (sext_ln29 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1843 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1843 'br' <Predicate = (sext_ln29 == 8)> <Delay = 0.00>
ST_97 : Operation 1844 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_7_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1844 'store' <Predicate = (sext_ln29 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1845 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1845 'br' <Predicate = (sext_ln29 == 7)> <Delay = 0.00>
ST_97 : Operation 1846 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_6_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1846 'store' <Predicate = (sext_ln29 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1847 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1847 'br' <Predicate = (sext_ln29 == 6)> <Delay = 0.00>
ST_97 : Operation 1848 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_5_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1848 'store' <Predicate = (sext_ln29 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1849 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1849 'br' <Predicate = (sext_ln29 == 5)> <Delay = 0.00>
ST_97 : Operation 1850 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_4_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1850 'store' <Predicate = (sext_ln29 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1851 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1851 'br' <Predicate = (sext_ln29 == 4)> <Delay = 0.00>
ST_97 : Operation 1852 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_3_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1852 'store' <Predicate = (sext_ln29 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1853 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1853 'br' <Predicate = (sext_ln29 == 3)> <Delay = 0.00>
ST_97 : Operation 1854 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_2_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1854 'store' <Predicate = (sext_ln29 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1855 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1855 'br' <Predicate = (sext_ln29 == 2)> <Delay = 0.00>
ST_97 : Operation 1856 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_1_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1856 'store' <Predicate = (sext_ln29 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1857 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1857 'br' <Predicate = (sext_ln29 == 1)> <Delay = 0.00>
ST_97 : Operation 1858 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_0_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1858 'store' <Predicate = (sext_ln29 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1859 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1859 'br' <Predicate = (sext_ln29 == 0)> <Delay = 0.00>
ST_97 : Operation 1860 [1/1] (3.25ns)   --->   "store i16 %zext_ln26, i16* %output_15_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1860 'store' <Predicate = (sext_ln29 != 0 & sext_ln29 != 1 & sext_ln29 != 2 & sext_ln29 != 3 & sext_ln29 != 4 & sext_ln29 != 5 & sext_ln29 != 6 & sext_ln29 != 7 & sext_ln29 != 8 & sext_ln29 != 9 & sext_ln29 != 10 & sext_ln29 != 11 & sext_ln29 != 12 & sext_ln29 != 13 & sext_ln29 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 1861 [1/1] (0.00ns)   --->   "br label %6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 1861 'br' <Predicate = (sext_ln29 != 0 & sext_ln29 != 1 & sext_ln29 != 2 & sext_ln29 != 3 & sext_ln29 != 4 & sext_ln29 != 5 & sext_ln29 != 6 & sext_ln29 != 7 & sext_ln29 != 8 & sext_ln29 != 9 & sext_ln29 != 10 & sext_ln29 != 11 & sext_ln29 != 12 & sext_ln29 != 13 & sext_ln29 != 14)> <Delay = 0.00>

State 98 <SV = 57> <Delay = 0.00>
ST_98 : Operation 1862 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 1862 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:16) [39]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:16) [39]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_0_b_1', ../layers_c/pointwise_conv2d.cpp:19) [48]  (0 ns)
	'load' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:19) on array 'SeparableConv2D_0_b_s' [50]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:19) on array 'SeparableConv2D_0_b_s' [50]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [54]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [57]  (1.78 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:18) [68]  (0 ns)
	'add' operation ('out_w', ../layers_c/pointwise_conv2d.cpp:18) [71]  (1.78 ns)

 <State 6>: 16ns
The critical path consists of the following:
	'phi' operation ('in_d_0_0', ../layers_c/pointwise_conv2d.cpp:20) with incoming values : ('add_ln20', ../layers_c/pointwise_conv2d.cpp:20) [81]  (0 ns)
	'mul' operation ('mul_ln23', ../layers_c/pointwise_conv2d.cpp:23) [87]  (5.58 ns)
	'add' operation ('add_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [89]  (2.4 ns)
	'mul' operation ('mul_ln23_111', ../layers_c/pointwise_conv2d.cpp:23) [91]  (7.98 ns)

 <State 7>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 8>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 9>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 10>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 11>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 12>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 13>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 14>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 15>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 16>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 17>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 18>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 19>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 20>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 21>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 22>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 23>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 24>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 25>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 26>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 27>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 28>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 29>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 30>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 31>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 32>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 33>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 34>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 35>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 36>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)

 <State 37>: 7.29ns
The critical path consists of the following:
	'urem' operation ('urem_ln23', ../layers_c/pointwise_conv2d.cpp:23) [94]  (4.04 ns)
	'getelementptr' operation ('input_0_addr', ../layers_c/pointwise_conv2d.cpp:23) [96]  (0 ns)
	'load' operation ('input_0_load', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [97]  (3.25 ns)

 <State 38>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20', ../layers_c/pointwise_conv2d.cpp:20) [138]  (0 ns)
	'mul' operation ('mul_ln23_2', ../layers_c/pointwise_conv2d.cpp:23) [144]  (5.58 ns)
	'add' operation ('add_ln23_4', ../layers_c/pointwise_conv2d.cpp:23) [146]  (2.4 ns)
	'mul' operation ('mul_ln23_112', ../layers_c/pointwise_conv2d.cpp:23) [148]  (7.98 ns)

 <State 39>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_1', ../layers_c/pointwise_conv2d.cpp:20) [194]  (0 ns)
	'mul' operation ('mul_ln23_4', ../layers_c/pointwise_conv2d.cpp:23) [197]  (5.58 ns)
	'add' operation ('add_ln23_6', ../layers_c/pointwise_conv2d.cpp:23) [199]  (2.4 ns)
	'mul' operation ('mul_ln23_113', ../layers_c/pointwise_conv2d.cpp:23) [201]  (7.98 ns)

 <State 40>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_3', ../layers_c/pointwise_conv2d.cpp:20) [300]  (0 ns)
	'mul' operation ('mul_ln23_8', ../layers_c/pointwise_conv2d.cpp:23) [303]  (5.58 ns)
	'add' operation ('add_ln23_10', ../layers_c/pointwise_conv2d.cpp:23) [305]  (2.4 ns)
	'mul' operation ('mul_ln23_115', ../layers_c/pointwise_conv2d.cpp:23) [307]  (7.98 ns)

 <State 41>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_5', ../layers_c/pointwise_conv2d.cpp:20) [406]  (0 ns)
	'mul' operation ('mul_ln23_12', ../layers_c/pointwise_conv2d.cpp:23) [409]  (5.58 ns)
	'add' operation ('add_ln23_14', ../layers_c/pointwise_conv2d.cpp:23) [411]  (2.4 ns)
	'mul' operation ('mul_ln23_117', ../layers_c/pointwise_conv2d.cpp:23) [413]  (7.98 ns)

 <State 42>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_7', ../layers_c/pointwise_conv2d.cpp:20) [512]  (0 ns)
	'mul' operation ('mul_ln23_16', ../layers_c/pointwise_conv2d.cpp:23) [515]  (5.58 ns)
	'add' operation ('add_ln23_18', ../layers_c/pointwise_conv2d.cpp:23) [517]  (2.4 ns)
	'mul' operation ('mul_ln23_119', ../layers_c/pointwise_conv2d.cpp:23) [519]  (7.98 ns)

 <State 43>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_9', ../layers_c/pointwise_conv2d.cpp:20) [618]  (0 ns)
	'mul' operation ('mul_ln23_20', ../layers_c/pointwise_conv2d.cpp:23) [621]  (5.58 ns)
	'add' operation ('add_ln23_22', ../layers_c/pointwise_conv2d.cpp:23) [623]  (2.4 ns)
	'mul' operation ('mul_ln23_121', ../layers_c/pointwise_conv2d.cpp:23) [625]  (7.98 ns)

 <State 44>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_11', ../layers_c/pointwise_conv2d.cpp:20) [724]  (0 ns)
	'mul' operation ('mul_ln23_24', ../layers_c/pointwise_conv2d.cpp:23) [727]  (5.58 ns)
	'add' operation ('add_ln23_26', ../layers_c/pointwise_conv2d.cpp:23) [729]  (2.4 ns)
	'mul' operation ('mul_ln23_123', ../layers_c/pointwise_conv2d.cpp:23) [731]  (7.98 ns)

 <State 45>: 16ns
The critical path consists of the following:
	'or' operation ('or_ln20_13', ../layers_c/pointwise_conv2d.cpp:20) [830]  (0 ns)
	'mul' operation ('mul_ln23_28', ../layers_c/pointwise_conv2d.cpp:23) [833]  (5.58 ns)
	'add' operation ('add_ln23_30', ../layers_c/pointwise_conv2d.cpp:23) [835]  (2.4 ns)
	'mul' operation ('mul_ln23_125', ../layers_c/pointwise_conv2d.cpp:23) [837]  (7.98 ns)

 <State 46>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 47>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 48>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 49>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 50>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 51>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 52>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 53>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 54>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 55>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 56>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 57>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 58>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 59>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 60>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 61>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 62>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 63>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 64>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 65>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 66>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 67>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 68>: 4.04ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)

 <State 69>: 7.29ns
The critical path consists of the following:
	'urem' operation ('urem_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [151]  (4.04 ns)
	'getelementptr' operation ('input_0_addr_49', ../layers_c/pointwise_conv2d.cpp:23) [153]  (0 ns)
	'load' operation ('input_0_load_49', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [154]  (3.25 ns)

 <State 70>: 13ns
The critical path consists of the following:
	'load' operation ('input_0_load_49', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [154]  (3.25 ns)
	'mux' operation ('tmp_50', ../layers_c/pointwise_conv2d.cpp:23) [185]  (2.06 ns)
	'mul' operation ('mul_ln23_3', ../layers_c/pointwise_conv2d.cpp:23) [192]  (5.58 ns)
	'add' operation ('add_ln23_34', ../layers_c/pointwise_conv2d.cpp:23) [936]  (2.08 ns)

 <State 71>: 15.1ns
The critical path consists of the following:
	'load' operation ('input_0_load_50', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [207]  (3.25 ns)
	'mux' operation ('tmp_51', ../layers_c/pointwise_conv2d.cpp:23) [238]  (2.06 ns)
	'mul' operation ('mul_ln23_5', ../layers_c/pointwise_conv2d.cpp:23) [245]  (5.58 ns)
	'add' operation ('add_ln23_35', ../layers_c/pointwise_conv2d.cpp:23) [937]  (2.08 ns)
	'add' operation ('add_ln23_36', ../layers_c/pointwise_conv2d.cpp:23) [938]  (2.08 ns)

 <State 72>: 13ns
The critical path consists of the following:
	'load' operation ('input_0_load_52', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [313]  (3.25 ns)
	'mux' operation ('tmp_53', ../layers_c/pointwise_conv2d.cpp:23) [344]  (2.06 ns)
	'mul' operation ('mul_ln23_9', ../layers_c/pointwise_conv2d.cpp:23) [351]  (5.58 ns)
	'add' operation ('add_ln23_37', ../layers_c/pointwise_conv2d.cpp:23) [939]  (2.08 ns)

 <State 73>: 17.1ns
The critical path consists of the following:
	'load' operation ('input_0_load_54', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [419]  (3.25 ns)
	'mux' operation ('tmp_55', ../layers_c/pointwise_conv2d.cpp:23) [450]  (2.06 ns)
	'mul' operation ('mul_ln23_13', ../layers_c/pointwise_conv2d.cpp:23) [457]  (5.58 ns)
	'add' operation ('add_ln23_38', ../layers_c/pointwise_conv2d.cpp:23) [940]  (2.08 ns)
	'add' operation ('add_ln23_39', ../layers_c/pointwise_conv2d.cpp:23) [941]  (2.08 ns)
	'add' operation ('add_ln23_40', ../layers_c/pointwise_conv2d.cpp:23) [942]  (2.08 ns)

 <State 74>: 13ns
The critical path consists of the following:
	'load' operation ('input_0_load_56', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [525]  (3.25 ns)
	'mux' operation ('tmp_57', ../layers_c/pointwise_conv2d.cpp:23) [556]  (2.06 ns)
	'mul' operation ('mul_ln23_17', ../layers_c/pointwise_conv2d.cpp:23) [563]  (5.58 ns)
	'add' operation ('add_ln23_41', ../layers_c/pointwise_conv2d.cpp:23) [943]  (2.08 ns)

 <State 75>: 15.1ns
The critical path consists of the following:
	'load' operation ('input_0_load_58', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [631]  (3.25 ns)
	'mux' operation ('tmp_59', ../layers_c/pointwise_conv2d.cpp:23) [662]  (2.06 ns)
	'mul' operation ('mul_ln23_21', ../layers_c/pointwise_conv2d.cpp:23) [669]  (5.58 ns)
	'add' operation ('add_ln23_42', ../layers_c/pointwise_conv2d.cpp:23) [944]  (2.08 ns)
	'add' operation ('add_ln23_43', ../layers_c/pointwise_conv2d.cpp:23) [945]  (2.08 ns)

 <State 76>: 13ns
The critical path consists of the following:
	'load' operation ('input_0_load_60', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [737]  (3.25 ns)
	'mux' operation ('tmp_61', ../layers_c/pointwise_conv2d.cpp:23) [768]  (2.06 ns)
	'mul' operation ('mul_ln23_25', ../layers_c/pointwise_conv2d.cpp:23) [775]  (5.58 ns)
	'add' operation ('add_ln23_44', ../layers_c/pointwise_conv2d.cpp:23) [946]  (2.08 ns)

 <State 77>: 17.1ns
The critical path consists of the following:
	'load' operation ('input_0_load_62', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_0' [843]  (3.25 ns)
	'mux' operation ('tmp_63', ../layers_c/pointwise_conv2d.cpp:23) [874]  (2.06 ns)
	'mul' operation ('mul_ln23_29', ../layers_c/pointwise_conv2d.cpp:23) [881]  (5.58 ns)
	'add' operation ('add_ln23_45', ../layers_c/pointwise_conv2d.cpp:23) [947]  (2.08 ns)
	'add' operation ('add_ln23_46', ../layers_c/pointwise_conv2d.cpp:23) [948]  (2.08 ns)
	'add' operation ('add_ln23_47', ../layers_c/pointwise_conv2d.cpp:23) [949]  (2.08 ns)

 <State 78>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln23_48', ../layers_c/pointwise_conv2d.cpp:23) [950]  (2.08 ns)

 <State 79>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 80>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 81>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 82>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 83>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 84>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 85>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 86>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 87>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 88>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 89>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 90>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 91>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 92>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 93>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 94>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 95>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 96>: 3.65ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)

 <State 97>: 6.9ns
The critical path consists of the following:
	'urem' operation ('urem_ln29', ../layers_c/pointwise_conv2d.cpp:29) [966]  (3.65 ns)
	'getelementptr' operation ('output_14_addr', ../layers_c/pointwise_conv2d.cpp:29) [982]  (0 ns)
	'store' operation ('store_ln29', ../layers_c/pointwise_conv2d.cpp:29) of variable 'zext_ln26', ../layers_c/pointwise_conv2d.cpp:26 on array 'output_14' [986]  (3.25 ns)

 <State 98>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
