/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_13_post_route (clk_in, pll_clk, reset, i1, i2, load_word, channel_bond_sync_in, data_out, CHANNEL_BOND_SYNC_OUT);
  output CHANNEL_BOND_SYNC_OUT;
  input channel_bond_sync_in;
  input clk_in;
  output data_out;
  input [3:0] i1;
  input [3:0] i2;
  input load_word;
  input pll_clk;
  input reset;
  wire \$auto$clkbufmap.cc:339:execute$717 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:10.15-10.36" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.CHANNEL_BOND_SYNC_OUT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:8.9-8.29" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.channel_bond_sync_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.40-15.61" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.channel_sync_out_wire ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:2.9-2.15" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.clk_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:9.15-9.23" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:14.5-14.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.data_out_flop ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:5.14-5.16" *)
  wire [3:0] \$auto$rs_design_edit.cc:1147:execute$758.i1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:6.14-6.16" *)
  wire [3:0] \$auto$rs_design_edit.cc:1147:execute$758.i2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:7.9-7.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.load_word ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.29-15.39" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.out_tri_en ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.output_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:3.9-3.16" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.pll_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:4.9-4.14" *)
  wire \$auto$rs_design_edit.cc:1147:execute$758.reset ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ;
  wire \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ;
  wire \$auto$rs_design_edit.cc:879:execute$738 ;
  wire \$auto$rs_design_edit.cc:879:execute$739 ;
  wire \$auto$rs_design_edit.cc:879:execute$740 ;
  wire \$auto$rs_design_edit.cc:879:execute$741 ;
  wire \$auto$rs_design_edit.cc:879:execute$742 ;
  wire \$auto$rs_design_edit.cc:879:execute$743 ;
  wire \$auto$rs_design_edit.cc:879:execute$744 ;
  wire \$auto$rs_design_edit.cc:879:execute$745 ;
  wire \$auto$rs_design_edit.cc:879:execute$746 ;
  wire \$auto$rs_design_edit.cc:879:execute$747 ;
  wire \$auto$rs_design_edit.cc:879:execute$748 ;
  wire \$auto$rs_design_edit.cc:879:execute$749 ;
  wire \$auto$rs_design_edit.cc:879:execute$750 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$clkbufmap.cc:339:execute$717 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$738 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$739 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$740 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$741 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$742 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$743 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$744 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$745 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$746 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$747 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$748 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$749 ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$750 ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$channel_bond_sync_in ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$clk_in ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$load_word ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$pll_clk ;
  wire \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$reset ;
  (* unused_bits = "0" *)
  wire \$iopadmap$channel_bond_sync_in ;
  wire \$iopadmap$clk_in ;
  wire \$iopadmap$i1[0] ;
  wire \$iopadmap$i1[1] ;
  wire \$iopadmap$i1[2] ;
  wire \$iopadmap$i1[3] ;
  wire \$iopadmap$i2[0] ;
  wire \$iopadmap$i2[1] ;
  wire \$iopadmap$i2[2] ;
  wire \$iopadmap$i2[3] ;
  wire \$iopadmap$load_word ;
  wire \$iopadmap$pll_clk ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:10.15-10.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:10.15-10.36" *)
  wire CHANNEL_BOND_SYNC_OUT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:8.9-8.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:8.9-8.29" *)
  wire channel_bond_sync_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.40-15.61" *)
  wire channel_sync_out_wire;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:2.9-2.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:2.9-2.15" *)
  wire clk_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:9.15-9.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:9.15-9.23" *)
  wire data_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:14.5-14.18" *)
  wire data_out_flop;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:5.14-5.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:5.14-5.16" *)
  wire [3:0] i1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:6.14-6.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:6.14-6.16" *)
  wire [3:0] i2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:7.9-7.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:7.9-7.18" *)
  wire load_word;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.29-15.39" *)
  wire out_tri_en;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire output_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:3.9-3.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:3.9-3.16" *)
  wire pll_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:4.9-4.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:4.9-4.14" *)
  wire reset;
  fabric_primitive_example_design_13 \$auto$rs_design_edit.cc:1145:execute$757  (
    .\$auto$clkbufmap.cc:339:execute$717 (\$auto$clkbufmap.cc:339:execute$717 ),
    .\$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 (\$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ),
    .\$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 (\$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ),
    .\$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 (\$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ),
    .\$auto$rs_design_edit.cc:879:execute$738 (\$auto$rs_design_edit.cc:879:execute$738 ),
    .\$auto$rs_design_edit.cc:879:execute$739 (\$auto$rs_design_edit.cc:879:execute$739 ),
    .\$auto$rs_design_edit.cc:879:execute$740 (\$auto$rs_design_edit.cc:879:execute$740 ),
    .\$auto$rs_design_edit.cc:879:execute$741 (\$auto$rs_design_edit.cc:879:execute$741 ),
    .\$auto$rs_design_edit.cc:879:execute$742 (\$auto$rs_design_edit.cc:879:execute$742 ),
    .\$auto$rs_design_edit.cc:879:execute$743 (\$auto$rs_design_edit.cc:879:execute$743 ),
    .\$auto$rs_design_edit.cc:879:execute$744 (\$auto$rs_design_edit.cc:879:execute$744 ),
    .\$auto$rs_design_edit.cc:879:execute$745 (\$auto$rs_design_edit.cc:879:execute$745 ),
    .\$auto$rs_design_edit.cc:879:execute$746 (\$auto$rs_design_edit.cc:879:execute$746 ),
    .\$auto$rs_design_edit.cc:879:execute$747 (\$auto$rs_design_edit.cc:879:execute$747 ),
    .\$auto$rs_design_edit.cc:879:execute$748 (\$auto$rs_design_edit.cc:879:execute$748 ),
    .\$auto$rs_design_edit.cc:879:execute$749 (\$auto$rs_design_edit.cc:879:execute$749 ),
    .\$auto$rs_design_edit.cc:879:execute$750 (\$auto$rs_design_edit.cc:879:execute$750 ),
    .\$iopadmap$channel_bond_sync_in (\$iopadmap$channel_bond_sync_in ),
    .\$iopadmap$i1[0] (\$iopadmap$i1[0] ),
    .\$iopadmap$i1[1] (\$iopadmap$i1[1] ),
    .\$iopadmap$i1[2] (\$iopadmap$i1[2] ),
    .\$iopadmap$i1[3] (\$iopadmap$i1[3] ),
    .\$iopadmap$i2[0] (\$iopadmap$i2[0] ),
    .\$iopadmap$i2[1] (\$iopadmap$i2[1] ),
    .\$iopadmap$i2[2] (\$iopadmap$i2[2] ),
    .\$iopadmap$i2[3] (\$iopadmap$i2[3] ),
    .\$iopadmap$load_word (\$iopadmap$load_word ),
    .\$iopadmap$pll_clk (\$iopadmap$pll_clk ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .channel_sync_out_wire(channel_sync_out_wire),
    .\data_in[0] (\data_in[0] ),
    .\data_in[1] (\data_in[1] ),
    .\data_in[2] (\data_in[2] ),
    .\data_in[3] (\data_in[3] ),
    .output_enable(output_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/gen3_techmap.v:58.1-68.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:20.3-32.2" *)
  O_SERDES #(
    .DATA_RATE("SDR"),
    .WIDTH(32'sd4)
  ) \$auto$rs_design_edit.cc:1147:execute$758.inst  (
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$clkbufmap.cc:339:execute$717 ),
    .D({ \$auto$rs_design_edit.cc:1147:execute$758.data_in[3] , \$auto$rs_design_edit.cc:1147:execute$758.data_in[2] , \$auto$rs_design_edit.cc:1147:execute$758.data_in[1] , \$auto$rs_design_edit.cc:1147:execute$758.data_in[0]  }),
    .LOAD_WORD(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ),
    .OE_IN(\$auto$rs_design_edit.cc:1147:execute$758.output_enable ),
    .OE_OUT(\$auto$rs_design_edit.cc:1147:execute$758.out_tri_en ),
    .PLL_CLK(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ),
    .PLL_LOCK(\$auto$rs_design_edit.cc:1147:execute$758.output_enable ),
    .Q(\$auto$rs_design_edit.cc:1147:execute$758.data_out_flop ),
    .RST(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:34.7-37.2" *)
  O_BUF \$auto$rs_design_edit.cc:1147:execute$758.inst_o_buf  (
    .I(\$auto$rs_design_edit.cc:1147:execute$758.channel_sync_out_wire ),
    .O(\$auto$rs_design_edit.cc:1147:execute$758.CHANNEL_BOND_SYNC_OUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:39.8-43.4" *)
  O_BUFT \$auto$rs_design_edit.cc:1147:execute$758.inst_o_buft  (
    .I(\$auto$rs_design_edit.cc:1147:execute$758.data_out_flop ),
    .O(\$auto$rs_design_edit.cc:1147:execute$758.data_out ),
    .T(\$auto$rs_design_edit.cc:1147:execute$758.out_tri_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$clkbufmap.cc:306:execute$715  (
    .I(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$clkbufmap.cc:339:execute$717 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.channel_bond_sync_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$738 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.channel_bond_sync_in ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$channel_bond_sync_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.clk_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$739 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$clk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$740 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$741 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$742 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$743 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$744 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$745 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$746 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.i2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$747 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.i2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.load_word  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$748 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.load_word ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$load_word )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.pll_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$749 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.pll_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$pll_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$primitive_example_design_13.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$750 ),
    .I(\$auto$rs_design_edit.cc:1147:execute$758.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$reset )
  );
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$753  = \$auto$rs_design_edit.cc:615:add_wire_btw_prims$753 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$752  = \$auto$rs_design_edit.cc:615:add_wire_btw_prims$752 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:615:add_wire_btw_prims$751  = \$auto$rs_design_edit.cc:615:add_wire_btw_prims$751 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$750  = \$auto$rs_design_edit.cc:879:execute$750 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$749  = \$auto$rs_design_edit.cc:879:execute$749 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$748  = \$auto$rs_design_edit.cc:879:execute$748 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$747  = \$auto$rs_design_edit.cc:879:execute$747 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$746  = \$auto$rs_design_edit.cc:879:execute$746 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$745  = \$auto$rs_design_edit.cc:879:execute$745 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$744  = \$auto$rs_design_edit.cc:879:execute$744 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$743  = \$auto$rs_design_edit.cc:879:execute$743 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$742  = \$auto$rs_design_edit.cc:879:execute$742 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$741  = \$auto$rs_design_edit.cc:879:execute$741 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$740  = \$auto$rs_design_edit.cc:879:execute$740 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$739  = \$auto$rs_design_edit.cc:879:execute$739 ;
  assign \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$rs_design_edit.cc:879:execute$738  = \$auto$rs_design_edit.cc:879:execute$738 ;
  assign \$auto$clkbufmap.cc:339:execute$717  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$auto$clkbufmap.cc:339:execute$717 ;
  assign \$iopadmap$channel_bond_sync_in  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$channel_bond_sync_in ;
  assign \$iopadmap$i1[0]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[0] ;
  assign \$iopadmap$i1[1]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[1] ;
  assign \$iopadmap$i1[2]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[2] ;
  assign \$iopadmap$i1[3]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i1[3] ;
  assign \$iopadmap$i2[0]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[0] ;
  assign \$iopadmap$i2[1]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[1] ;
  assign \$iopadmap$i2[2]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[2] ;
  assign \$iopadmap$i2[3]  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$i2[3] ;
  assign \$iopadmap$load_word  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$load_word ;
  assign \$iopadmap$pll_clk  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$pll_clk ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:1147:execute$758.$iopadmap$reset ;
  assign CHANNEL_BOND_SYNC_OUT = \$auto$rs_design_edit.cc:1147:execute$758.CHANNEL_BOND_SYNC_OUT ;
  assign \$auto$rs_design_edit.cc:1147:execute$758.channel_bond_sync_in  = channel_bond_sync_in;
  assign \$auto$rs_design_edit.cc:1147:execute$758.channel_sync_out_wire  = channel_sync_out_wire;
  assign \$auto$rs_design_edit.cc:1147:execute$758.clk_in  = clk_in;
  assign \$auto$rs_design_edit.cc:1147:execute$758.data_in[0]  = \data_in[0] ;
  assign \$auto$rs_design_edit.cc:1147:execute$758.data_in[1]  = \data_in[1] ;
  assign \$auto$rs_design_edit.cc:1147:execute$758.data_in[2]  = \data_in[2] ;
  assign \$auto$rs_design_edit.cc:1147:execute$758.data_in[3]  = \data_in[3] ;
  assign data_out = \$auto$rs_design_edit.cc:1147:execute$758.data_out ;
  assign \$auto$rs_design_edit.cc:1147:execute$758.i1  = i1;
  assign \$auto$rs_design_edit.cc:1147:execute$758.i2  = i2;
  assign \$auto$rs_design_edit.cc:1147:execute$758.load_word  = load_word;
  assign \$auto$rs_design_edit.cc:1147:execute$758.output_enable  = output_enable;
  assign \$auto$rs_design_edit.cc:1147:execute$758.pll_clk  = pll_clk;
  assign \$auto$rs_design_edit.cc:1147:execute$758.reset  = reset;
endmodule

