0.7
2020.2
Nov 18 2020
09:20:35
/home/minseok/study/vivado/0520_UART/0520_UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/minseok/study/vivado/0520_UART/0520_UART.srcs/sim_1/new/tb_uart.v,1716217437,verilog,,,,tb_uart,,,,,,,,
/home/minseok/study/vivado/0520_UART/0520_UART.srcs/sources_1/new/uart.v,1716207372,verilog,,/home/minseok/study/vivado/0520_UART/0520_UART.srcs/sim_1/new/tb_uart.v,,baudrate_generator;baudrate_generator_test;receiver;transmitter;uart,,,,,,,,
