# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/Decoder_stage_STRUCTURE_impl_2/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/Decoder_stage_STRUCTURE_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation Decoder_stage_STRUCTURE_impl_2 in project D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/Decoder_stage_STRUCTURE.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd" ...
# Error: [43094]: "D:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd", line 29: Design Unit decoder not found in logical library work.
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/hds/precision.tcl
# COMMAND: add_input_file {../../hdl/De_Control_entity.vhd ../../hdl/decoder_entity.vhd ../../hdl/Mux2_entity.vhd}
add_input_file {../../hdl/De_Control_entity.vhd ../../hdl/decoder_entity.vhd ../../hdl/Mux2_entity.vhd}
# COMMAND: compile
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/../../hdl/De_Control_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/../../hdl/decoder_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/../../hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/Decoder_stage_STRUCTURE_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Decoder_stage(STRUCTURE): Pre-processing...
# Info: [44506]: Module work.Decoder(Behavior): Pre-processing...
# Info: [44506]: Module work.De_Control(Behavior): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Warning: [45729]: "D:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd", line 27: signal RDv has never been used.
# Info: [44508]: Module work.Decoder(Behavior): Compiling...
# Info: [44508]: Module work.De_Control(Behavior): Compiling...
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module work.Decoder_stage(STRUCTURE): Compiling...
# Info: [45252]: "D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/../../hdl/decoder_entity.vhd", line 49: Inferred rom instance 'rtlcI4' of type 'rom_21_10_1024_4'.
# Info: [45252]: "D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/../../hdl/De_Control_entity.vhd", line 35: Inferred rom instance 'rtlcI5' of type 'rom_1_6_64_5'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 387.
# Info: [44835]: Total CPU time for compilation: 1.2 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Decoder_stage_STRUCTURE/Decoder_stage_STRUCTURE_impl_2.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
compile
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Decoder_stage_STRUCTURE_impl_2.
