
Test_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cfc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e84  08002e84  00012e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ebc  08002ebc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ebc  08002ebc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ebc  08002ebc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ebc  08002ebc  00012ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ec0  08002ec0  00012ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009e0d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001735  00000000  00000000  00029e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000700  00000000  00000000  0002b580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000678  00000000  00000000  0002bc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019992  00000000  00000000  0002c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009786  00000000  00000000  00045c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096b64  00000000  00000000  0004f410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000e5f74  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b48  00000000  00000000  000e5fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e6c 	.word	0x08002e6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e6c 	.word	0x08002e6c

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f970 	bl	80004b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f805 	bl	80001de <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f86e 	bl	80002b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f83c 	bl	8000254 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001dc:	e7fe      	b.n	80001dc <main+0x14>

080001de <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001de:	b580      	push	{r7, lr}
 80001e0:	b090      	sub	sp, #64	; 0x40
 80001e2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e4:	f107 0318 	add.w	r3, r7, #24
 80001e8:	2228      	movs	r2, #40	; 0x28
 80001ea:	2100      	movs	r1, #0
 80001ec:	4618      	mov	r0, r3
 80001ee:	f002 fe35 	bl	8002e5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f2:	1d3b      	adds	r3, r7, #4
 80001f4:	2200      	movs	r2, #0
 80001f6:	601a      	str	r2, [r3, #0]
 80001f8:	605a      	str	r2, [r3, #4]
 80001fa:	609a      	str	r2, [r3, #8]
 80001fc:	60da      	str	r2, [r3, #12]
 80001fe:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000200:	2302      	movs	r3, #2
 8000202:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000204:	2301      	movs	r3, #1
 8000206:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000208:	2310      	movs	r3, #16
 800020a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800020c:	2300      	movs	r3, #0
 800020e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000210:	f107 0318 	add.w	r3, r7, #24
 8000214:	4618      	mov	r0, r3
 8000216:	f000 fcab 	bl	8000b70 <HAL_RCC_OscConfig>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000220:	f000 f860 	bl	80002e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000224:	230f      	movs	r3, #15
 8000226:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000228:	2300      	movs	r3, #0
 800022a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000230:	2300      	movs	r3, #0
 8000232:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	2100      	movs	r1, #0
 800023c:	4618      	mov	r0, r3
 800023e:	f001 fcd5 	bl	8001bec <HAL_RCC_ClockConfig>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000248:	f000 f84c 	bl	80002e4 <Error_Handler>
  }
}
 800024c:	bf00      	nop
 800024e:	3740      	adds	r7, #64	; 0x40
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}

08000254 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000258:	4b14      	ldr	r3, [pc, #80]	; (80002ac <MX_USART2_UART_Init+0x58>)
 800025a:	4a15      	ldr	r2, [pc, #84]	; (80002b0 <MX_USART2_UART_Init+0x5c>)
 800025c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800025e:	4b13      	ldr	r3, [pc, #76]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000260:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000264:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000266:	4b11      	ldr	r3, [pc, #68]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000268:	2200      	movs	r2, #0
 800026a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800026c:	4b0f      	ldr	r3, [pc, #60]	; (80002ac <MX_USART2_UART_Init+0x58>)
 800026e:	2200      	movs	r2, #0
 8000270:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000272:	4b0e      	ldr	r3, [pc, #56]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000274:	2200      	movs	r2, #0
 8000276:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000278:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <MX_USART2_UART_Init+0x58>)
 800027a:	220c      	movs	r2, #12
 800027c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800027e:	4b0b      	ldr	r3, [pc, #44]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000280:	2200      	movs	r2, #0
 8000282:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000286:	2200      	movs	r2, #0
 8000288:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800028a:	4b08      	ldr	r3, [pc, #32]	; (80002ac <MX_USART2_UART_Init+0x58>)
 800028c:	2200      	movs	r2, #0
 800028e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000290:	4b06      	ldr	r3, [pc, #24]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000292:	2200      	movs	r2, #0
 8000294:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000296:	4805      	ldr	r0, [pc, #20]	; (80002ac <MX_USART2_UART_Init+0x58>)
 8000298:	f001 fede 	bl	8002058 <HAL_UART_Init>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002a2:	f000 f81f 	bl	80002e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	20000028 	.word	0x20000028
 80002b0:	40004400 	.word	0x40004400

080002b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ba:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <MX_GPIO_Init+0x2c>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	4a08      	ldr	r2, [pc, #32]	; (80002e0 <MX_GPIO_Init+0x2c>)
 80002c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002c4:	6153      	str	r3, [r2, #20]
 80002c6:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <MX_GPIO_Init+0x2c>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002ce:	607b      	str	r3, [r7, #4]
 80002d0:	687b      	ldr	r3, [r7, #4]

}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000

080002e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002e8:	b672      	cpsid	i
}
 80002ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002ec:	e7fe      	b.n	80002ec <Error_Handler+0x8>
	...

080002f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002f6:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <HAL_MspInit+0x44>)
 80002f8:	699b      	ldr	r3, [r3, #24]
 80002fa:	4a0e      	ldr	r2, [pc, #56]	; (8000334 <HAL_MspInit+0x44>)
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6193      	str	r3, [r2, #24]
 8000302:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <HAL_MspInit+0x44>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 0301 	and.w	r3, r3, #1
 800030a:	607b      	str	r3, [r7, #4]
 800030c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800030e:	4b09      	ldr	r3, [pc, #36]	; (8000334 <HAL_MspInit+0x44>)
 8000310:	69db      	ldr	r3, [r3, #28]
 8000312:	4a08      	ldr	r2, [pc, #32]	; (8000334 <HAL_MspInit+0x44>)
 8000314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000318:	61d3      	str	r3, [r2, #28]
 800031a:	4b06      	ldr	r3, [pc, #24]	; (8000334 <HAL_MspInit+0x44>)
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000322:	603b      	str	r3, [r7, #0]
 8000324:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000326:	bf00      	nop
 8000328:	370c      	adds	r7, #12
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	40021000 	.word	0x40021000

08000338 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b08a      	sub	sp, #40	; 0x28
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000340:	f107 0314 	add.w	r3, r7, #20
 8000344:	2200      	movs	r2, #0
 8000346:	601a      	str	r2, [r3, #0]
 8000348:	605a      	str	r2, [r3, #4]
 800034a:	609a      	str	r2, [r3, #8]
 800034c:	60da      	str	r2, [r3, #12]
 800034e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a1b      	ldr	r2, [pc, #108]	; (80003c4 <HAL_UART_MspInit+0x8c>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d12f      	bne.n	80003ba <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800035a:	4b1b      	ldr	r3, [pc, #108]	; (80003c8 <HAL_UART_MspInit+0x90>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4a1a      	ldr	r2, [pc, #104]	; (80003c8 <HAL_UART_MspInit+0x90>)
 8000360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000364:	61d3      	str	r3, [r2, #28]
 8000366:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <HAL_UART_MspInit+0x90>)
 8000368:	69db      	ldr	r3, [r3, #28]
 800036a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800036e:	613b      	str	r3, [r7, #16]
 8000370:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000372:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <HAL_UART_MspInit+0x90>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a14      	ldr	r2, [pc, #80]	; (80003c8 <HAL_UART_MspInit+0x90>)
 8000378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b12      	ldr	r3, [pc, #72]	; (80003c8 <HAL_UART_MspInit+0x90>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800038a:	2318      	movs	r3, #24
 800038c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800038e:	2302      	movs	r3, #2
 8000390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000392:	2300      	movs	r3, #0
 8000394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000396:	2303      	movs	r3, #3
 8000398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800039a:	2307      	movs	r3, #7
 800039c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800039e:	f107 0314 	add.w	r3, r7, #20
 80003a2:	4619      	mov	r1, r3
 80003a4:	4809      	ldr	r0, [pc, #36]	; (80003cc <HAL_UART_MspInit+0x94>)
 80003a6:	f000 fa71 	bl	800088c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2100      	movs	r1, #0
 80003ae:	2026      	movs	r0, #38	; 0x26
 80003b0:	f000 f9bf 	bl	8000732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80003b4:	2026      	movs	r0, #38	; 0x26
 80003b6:	f000 f9d8 	bl	800076a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80003ba:	bf00      	nop
 80003bc:	3728      	adds	r7, #40	; 0x28
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40004400 	.word	0x40004400
 80003c8:	40021000 	.word	0x40021000
 80003cc:	48000400 	.word	0x48000400

080003d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003d4:	e7fe      	b.n	80003d4 <NMI_Handler+0x4>

080003d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003da:	e7fe      	b.n	80003da <HardFault_Handler+0x4>

080003dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <MemManage_Handler+0x4>

080003e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e6:	e7fe      	b.n	80003e6 <BusFault_Handler+0x4>

080003e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <UsageFault_Handler+0x4>

080003ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003f2:	bf00      	nop
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr

080003fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr

0800040a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr

08000418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041c:	f000 f88e 	bl	800053c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}

08000424 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000428:	4802      	ldr	r0, [pc, #8]	; (8000434 <USART2_IRQHandler+0x10>)
 800042a:	f001 fe63 	bl	80020f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800042e:	bf00      	nop
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	20000028 	.word	0x20000028

08000438 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <SystemInit+0x20>)
 800043e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000442:	4a05      	ldr	r2, [pc, #20]	; (8000458 <SystemInit+0x20>)
 8000444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	e000ed00 	.word	0xe000ed00

0800045c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800045c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000494 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000460:	480d      	ldr	r0, [pc, #52]	; (8000498 <LoopForever+0x6>)
  ldr r1, =_edata
 8000462:	490e      	ldr	r1, [pc, #56]	; (800049c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000464:	4a0e      	ldr	r2, [pc, #56]	; (80004a0 <LoopForever+0xe>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000468:	e002      	b.n	8000470 <LoopCopyDataInit>

0800046a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800046c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046e:	3304      	adds	r3, #4

08000470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000474:	d3f9      	bcc.n	800046a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000476:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000478:	4c0b      	ldr	r4, [pc, #44]	; (80004a8 <LoopForever+0x16>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800047c:	e001      	b.n	8000482 <LoopFillZerobss>

0800047e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000480:	3204      	adds	r2, #4

08000482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000484:	d3fb      	bcc.n	800047e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000486:	f7ff ffd7 	bl	8000438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800048a:	f002 fcc3 	bl	8002e14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800048e:	f7ff fe9b 	bl	80001c8 <main>

08000492 <LoopForever>:

LoopForever:
    b LoopForever
 8000492:	e7fe      	b.n	8000492 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000494:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800049c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004a0:	08002ec4 	.word	0x08002ec4
  ldr r2, =_sbss
 80004a4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004a8:	200000b0 	.word	0x200000b0

080004ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004ac:	e7fe      	b.n	80004ac <ADC1_2_IRQHandler>
	...

080004b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b4:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <HAL_Init+0x28>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a07      	ldr	r2, [pc, #28]	; (80004d8 <HAL_Init+0x28>)
 80004ba:	f043 0310 	orr.w	r3, r3, #16
 80004be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004c0:	2003      	movs	r0, #3
 80004c2:	f000 f92b 	bl	800071c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004c6:	200f      	movs	r0, #15
 80004c8:	f000 f808 	bl	80004dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004cc:	f7ff ff10 	bl	80002f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004d0:	2300      	movs	r3, #0
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40022000 	.word	0x40022000

080004dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_InitTick+0x54>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	4b12      	ldr	r3, [pc, #72]	; (8000534 <HAL_InitTick+0x58>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	4619      	mov	r1, r3
 80004ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 f943 	bl	8000786 <HAL_SYSTICK_Config>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000506:	2301      	movs	r3, #1
 8000508:	e00e      	b.n	8000528 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	2b0f      	cmp	r3, #15
 800050e:	d80a      	bhi.n	8000526 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000510:	2200      	movs	r2, #0
 8000512:	6879      	ldr	r1, [r7, #4]
 8000514:	f04f 30ff 	mov.w	r0, #4294967295
 8000518:	f000 f90b 	bl	8000732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <HAL_InitTick+0x5c>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000522:	2300      	movs	r3, #0
 8000524:	e000      	b.n	8000528 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000526:	2301      	movs	r3, #1
}
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000000 	.word	0x20000000
 8000534:	20000008 	.word	0x20000008
 8000538:	20000004 	.word	0x20000004

0800053c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <HAL_IncTick+0x20>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	461a      	mov	r2, r3
 8000546:	4b06      	ldr	r3, [pc, #24]	; (8000560 <HAL_IncTick+0x24>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4413      	add	r3, r2
 800054c:	4a04      	ldr	r2, [pc, #16]	; (8000560 <HAL_IncTick+0x24>)
 800054e:	6013      	str	r3, [r2, #0]
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	20000008 	.word	0x20000008
 8000560:	200000ac 	.word	0x200000ac

08000564 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  return uwTick;  
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <HAL_GetTick+0x14>)
 800056a:	681b      	ldr	r3, [r3, #0]
}
 800056c:	4618      	mov	r0, r3
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	200000ac 	.word	0x200000ac

0800057c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f003 0307 	and.w	r3, r3, #7
 800058a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800058c:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <__NVIC_SetPriorityGrouping+0x44>)
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000598:	4013      	ands	r3, r2
 800059a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ae:	4a04      	ldr	r2, [pc, #16]	; (80005c0 <__NVIC_SetPriorityGrouping+0x44>)
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	60d3      	str	r3, [r2, #12]
}
 80005b4:	bf00      	nop
 80005b6:	3714      	adds	r7, #20
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000ed00 	.word	0xe000ed00

080005c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005c8:	4b04      	ldr	r3, [pc, #16]	; (80005dc <__NVIC_GetPriorityGrouping+0x18>)
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	0a1b      	lsrs	r3, r3, #8
 80005ce:	f003 0307 	and.w	r3, r3, #7
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db0b      	blt.n	800060a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	f003 021f 	and.w	r2, r3, #31
 80005f8:	4907      	ldr	r1, [pc, #28]	; (8000618 <__NVIC_EnableIRQ+0x38>)
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	095b      	lsrs	r3, r3, #5
 8000600:	2001      	movs	r0, #1
 8000602:	fa00 f202 	lsl.w	r2, r0, r2
 8000606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	e000e100 	.word	0xe000e100

0800061c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062c:	2b00      	cmp	r3, #0
 800062e:	db0a      	blt.n	8000646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	b2da      	uxtb	r2, r3
 8000634:	490c      	ldr	r1, [pc, #48]	; (8000668 <__NVIC_SetPriority+0x4c>)
 8000636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063a:	0112      	lsls	r2, r2, #4
 800063c:	b2d2      	uxtb	r2, r2
 800063e:	440b      	add	r3, r1
 8000640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000644:	e00a      	b.n	800065c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	b2da      	uxtb	r2, r3
 800064a:	4908      	ldr	r1, [pc, #32]	; (800066c <__NVIC_SetPriority+0x50>)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	f003 030f 	and.w	r3, r3, #15
 8000652:	3b04      	subs	r3, #4
 8000654:	0112      	lsls	r2, r2, #4
 8000656:	b2d2      	uxtb	r2, r2
 8000658:	440b      	add	r3, r1
 800065a:	761a      	strb	r2, [r3, #24]
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	e000e100 	.word	0xe000e100
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000670:	b480      	push	{r7}
 8000672:	b089      	sub	sp, #36	; 0x24
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	60b9      	str	r1, [r7, #8]
 800067a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f003 0307 	and.w	r3, r3, #7
 8000682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000684:	69fb      	ldr	r3, [r7, #28]
 8000686:	f1c3 0307 	rsb	r3, r3, #7
 800068a:	2b04      	cmp	r3, #4
 800068c:	bf28      	it	cs
 800068e:	2304      	movcs	r3, #4
 8000690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	3304      	adds	r3, #4
 8000696:	2b06      	cmp	r3, #6
 8000698:	d902      	bls.n	80006a0 <NVIC_EncodePriority+0x30>
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	3b03      	subs	r3, #3
 800069e:	e000      	b.n	80006a2 <NVIC_EncodePriority+0x32>
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	f04f 32ff 	mov.w	r2, #4294967295
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	fa02 f303 	lsl.w	r3, r2, r3
 80006ae:	43da      	mvns	r2, r3
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	401a      	ands	r2, r3
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b8:	f04f 31ff 	mov.w	r1, #4294967295
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	fa01 f303 	lsl.w	r3, r1, r3
 80006c2:	43d9      	mvns	r1, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	4313      	orrs	r3, r2
         );
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3724      	adds	r7, #36	; 0x24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
	...

080006d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	3b01      	subs	r3, #1
 80006e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006e8:	d301      	bcc.n	80006ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ea:	2301      	movs	r3, #1
 80006ec:	e00f      	b.n	800070e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ee:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <SysTick_Config+0x40>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f6:	210f      	movs	r1, #15
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295
 80006fc:	f7ff ff8e 	bl	800061c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000700:	4b05      	ldr	r3, [pc, #20]	; (8000718 <SysTick_Config+0x40>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <SysTick_Config+0x40>)
 8000708:	2207      	movs	r2, #7
 800070a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	e000e010 	.word	0xe000e010

0800071c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff29 	bl	800057c <__NVIC_SetPriorityGrouping>
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
 8000738:	4603      	mov	r3, r0
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000744:	f7ff ff3e 	bl	80005c4 <__NVIC_GetPriorityGrouping>
 8000748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	6978      	ldr	r0, [r7, #20]
 8000750:	f7ff ff8e 	bl	8000670 <NVIC_EncodePriority>
 8000754:	4602      	mov	r2, r0
 8000756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff5d 	bl	800061c <__NVIC_SetPriority>
}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff31 	bl	80005e0 <__NVIC_EnableIRQ>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	f7ff ffa2 	bl	80006d8 <SysTick_Config>
 8000794:	4603      	mov	r3, r0
}
 8000796:	4618      	mov	r0, r3
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800079e:	b480      	push	{r7}
 80007a0:	b083      	sub	sp, #12
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007ac:	2b02      	cmp	r3, #2
 80007ae:	d008      	beq.n	80007c2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2204      	movs	r2, #4
 80007b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2200      	movs	r2, #0
 80007ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e020      	b.n	8000804 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f022 020e 	bic.w	r2, r2, #14
 80007d0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f022 0201 	bic.w	r2, r2, #1
 80007e0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007ea:	2101      	movs	r1, #1
 80007ec:	fa01 f202 	lsl.w	r2, r1, r2
 80007f0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2201      	movs	r2, #1
 80007f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000802:	2300      	movs	r3, #0
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000822:	2b02      	cmp	r3, #2
 8000824:	d005      	beq.n	8000832 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2204      	movs	r2, #4
 800082a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	73fb      	strb	r3, [r7, #15]
 8000830:	e027      	b.n	8000882 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f022 020e 	bic.w	r2, r2, #14
 8000840:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f022 0201 	bic.w	r2, r2, #1
 8000850:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800085a:	2101      	movs	r1, #1
 800085c:	fa01 f202 	lsl.w	r2, r1, r2
 8000860:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2201      	movs	r2, #1
 8000866:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2200      	movs	r2, #0
 800086e:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000876:	2b00      	cmp	r3, #0
 8000878:	d003      	beq.n	8000882 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	4798      	blx	r3
    } 
  }
  return status;
 8000882:	7bfb      	ldrb	r3, [r7, #15]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800088c:	b480      	push	{r7}
 800088e:	b087      	sub	sp, #28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800089a:	e14e      	b.n	8000b3a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	2101      	movs	r1, #1
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	fa01 f303 	lsl.w	r3, r1, r3
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	f000 8140 	beq.w	8000b34 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	f003 0303 	and.w	r3, r3, #3
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d005      	beq.n	80008cc <HAL_GPIO_Init+0x40>
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 0303 	and.w	r3, r3, #3
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d130      	bne.n	800092e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	2203      	movs	r2, #3
 80008d8:	fa02 f303 	lsl.w	r3, r2, r3
 80008dc:	43db      	mvns	r3, r3
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	68da      	ldr	r2, [r3, #12]
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000902:	2201      	movs	r2, #1
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	4013      	ands	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	f003 0201 	and.w	r2, r3, #1
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	4313      	orrs	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f003 0303 	and.w	r3, r3, #3
 8000936:	2b03      	cmp	r3, #3
 8000938:	d017      	beq.n	800096a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	2b02      	cmp	r3, #2
 8000974:	d123      	bne.n	80009be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	08da      	lsrs	r2, r3, #3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3208      	adds	r2, #8
 800097e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000982:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	f003 0307 	and.w	r3, r3, #7
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	220f      	movs	r2, #15
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	691a      	ldr	r2, [r3, #16]
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	f003 0307 	and.w	r3, r3, #7
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	6939      	ldr	r1, [r7, #16]
 80009ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	2203      	movs	r2, #3
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 809a 	beq.w	8000b34 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a00:	4b55      	ldr	r3, [pc, #340]	; (8000b58 <HAL_GPIO_Init+0x2cc>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	4a54      	ldr	r2, [pc, #336]	; (8000b58 <HAL_GPIO_Init+0x2cc>)
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	6193      	str	r3, [r2, #24]
 8000a0c:	4b52      	ldr	r3, [pc, #328]	; (8000b58 <HAL_GPIO_Init+0x2cc>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a18:	4a50      	ldr	r2, [pc, #320]	; (8000b5c <HAL_GPIO_Init+0x2d0>)
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	220f      	movs	r2, #15
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a42:	d013      	beq.n	8000a6c <HAL_GPIO_Init+0x1e0>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a46      	ldr	r2, [pc, #280]	; (8000b60 <HAL_GPIO_Init+0x2d4>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d00d      	beq.n	8000a68 <HAL_GPIO_Init+0x1dc>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a45      	ldr	r2, [pc, #276]	; (8000b64 <HAL_GPIO_Init+0x2d8>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d007      	beq.n	8000a64 <HAL_GPIO_Init+0x1d8>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a44      	ldr	r2, [pc, #272]	; (8000b68 <HAL_GPIO_Init+0x2dc>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d101      	bne.n	8000a60 <HAL_GPIO_Init+0x1d4>
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e006      	b.n	8000a6e <HAL_GPIO_Init+0x1e2>
 8000a60:	2305      	movs	r3, #5
 8000a62:	e004      	b.n	8000a6e <HAL_GPIO_Init+0x1e2>
 8000a64:	2302      	movs	r3, #2
 8000a66:	e002      	b.n	8000a6e <HAL_GPIO_Init+0x1e2>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e000      	b.n	8000a6e <HAL_GPIO_Init+0x1e2>
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	697a      	ldr	r2, [r7, #20]
 8000a70:	f002 0203 	and.w	r2, r2, #3
 8000a74:	0092      	lsls	r2, r2, #2
 8000a76:	4093      	lsls	r3, r2
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a7e:	4937      	ldr	r1, [pc, #220]	; (8000b5c <HAL_GPIO_Init+0x2d0>)
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	089b      	lsrs	r3, r3, #2
 8000a84:	3302      	adds	r3, #2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a8c:	4b37      	ldr	r3, [pc, #220]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	43db      	mvns	r3, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d003      	beq.n	8000ab0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ab0:	4a2e      	ldr	r2, [pc, #184]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000ab2:	693b      	ldr	r3, [r7, #16]
 8000ab4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ab6:	4b2d      	ldr	r3, [pc, #180]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d003      	beq.n	8000ada <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ada:	4a24      	ldr	r2, [pc, #144]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ae0:	4b22      	ldr	r3, [pc, #136]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4013      	ands	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b04:	4a19      	ldr	r2, [pc, #100]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	43db      	mvns	r3, r3
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b2e:	4a0f      	ldr	r2, [pc, #60]	; (8000b6c <HAL_GPIO_Init+0x2e0>)
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	fa22 f303 	lsr.w	r3, r2, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	f47f aea9 	bne.w	800089c <HAL_GPIO_Init+0x10>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	bf00      	nop
 8000b4e:	371c      	adds	r7, #28
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010000 	.word	0x40010000
 8000b60:	48000400 	.word	0x48000400
 8000b64:	48000800 	.word	0x48000800
 8000b68:	48000c00 	.word	0x48000c00
 8000b6c:	40010400 	.word	0x40010400

08000b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	f001 b823 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f000 817d 	beq.w	8000ea6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bac:	4bbc      	ldr	r3, [pc, #752]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f003 030c 	and.w	r3, r3, #12
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d00c      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bb8:	4bb9      	ldr	r3, [pc, #740]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 030c 	and.w	r3, r3, #12
 8000bc0:	2b08      	cmp	r3, #8
 8000bc2:	d15c      	bne.n	8000c7e <HAL_RCC_OscConfig+0x10e>
 8000bc4:	4bb6      	ldr	r3, [pc, #728]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bd0:	d155      	bne.n	8000c7e <HAL_RCC_OscConfig+0x10e>
 8000bd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bd6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000bde:	fa93 f3a3 	rbit	r3, r3
 8000be2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000be6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bea:	fab3 f383 	clz	r3, r3
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	095b      	lsrs	r3, r3, #5
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d102      	bne.n	8000c04 <HAL_RCC_OscConfig+0x94>
 8000bfe:	4ba8      	ldr	r3, [pc, #672]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	e015      	b.n	8000c30 <HAL_RCC_OscConfig+0xc0>
 8000c04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c08:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000c10:	fa93 f3a3 	rbit	r3, r3
 8000c14:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c1c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c20:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000c24:	fa93 f3a3 	rbit	r3, r3
 8000c28:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000c2c:	4b9c      	ldr	r3, [pc, #624]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c34:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000c38:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c3c:	fa92 f2a2 	rbit	r2, r2
 8000c40:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000c44:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000c48:	fab2 f282 	clz	r2, r2
 8000c4c:	b2d2      	uxtb	r2, r2
 8000c4e:	f042 0220 	orr.w	r2, r2, #32
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	f002 021f 	and.w	r2, r2, #31
 8000c58:	2101      	movs	r1, #1
 8000c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5e:	4013      	ands	r3, r2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	f000 811f 	beq.w	8000ea4 <HAL_RCC_OscConfig+0x334>
 8000c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8116 	bne.w	8000ea4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	f000 bfaf 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c8e:	d106      	bne.n	8000c9e <HAL_RCC_OscConfig+0x12e>
 8000c90:	4b83      	ldr	r3, [pc, #524]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a82      	ldr	r2, [pc, #520]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	e036      	b.n	8000d0c <HAL_RCC_OscConfig+0x19c>
 8000c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ca2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10c      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x158>
 8000cae:	4b7c      	ldr	r3, [pc, #496]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a7b      	ldr	r2, [pc, #492]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	4b79      	ldr	r3, [pc, #484]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a78      	ldr	r2, [pc, #480]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cc4:	6013      	str	r3, [r2, #0]
 8000cc6:	e021      	b.n	8000d0c <HAL_RCC_OscConfig+0x19c>
 8000cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ccc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cd8:	d10c      	bne.n	8000cf4 <HAL_RCC_OscConfig+0x184>
 8000cda:	4b71      	ldr	r3, [pc, #452]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a70      	ldr	r2, [pc, #448]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	4b6e      	ldr	r3, [pc, #440]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a6d      	ldr	r2, [pc, #436]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	e00b      	b.n	8000d0c <HAL_RCC_OscConfig+0x19c>
 8000cf4:	4b6a      	ldr	r3, [pc, #424]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a69      	ldr	r2, [pc, #420]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000cfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cfe:	6013      	str	r3, [r2, #0]
 8000d00:	4b67      	ldr	r3, [pc, #412]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a66      	ldr	r2, [pc, #408]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000d06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d0a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d0c:	4b64      	ldr	r3, [pc, #400]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d10:	f023 020f 	bic.w	r2, r3, #15
 8000d14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	495f      	ldr	r1, [pc, #380]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000d22:	4313      	orrs	r3, r2
 8000d24:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d059      	beq.n	8000dea <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d36:	f7ff fc15 	bl	8000564 <HAL_GetTick>
 8000d3a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d3e:	e00a      	b.n	8000d56 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d40:	f7ff fc10 	bl	8000564 <HAL_GetTick>
 8000d44:	4602      	mov	r2, r0
 8000d46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	2b64      	cmp	r3, #100	; 0x64
 8000d4e:	d902      	bls.n	8000d56 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000d50:	2303      	movs	r3, #3
 8000d52:	f000 bf43 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8000d56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d5a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d5e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000d62:	fa93 f3a3 	rbit	r3, r3
 8000d66:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000d6a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d6e:	fab3 f383 	clz	r3, r3
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	095b      	lsrs	r3, r3, #5
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d102      	bne.n	8000d88 <HAL_RCC_OscConfig+0x218>
 8000d82:	4b47      	ldr	r3, [pc, #284]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	e015      	b.n	8000db4 <HAL_RCC_OscConfig+0x244>
 8000d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d8c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d90:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000d94:	fa93 f3a3 	rbit	r3, r3
 8000d98:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000da0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000da4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000da8:	fa93 f3a3 	rbit	r3, r3
 8000dac:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000db8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000dbc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000dc0:	fa92 f2a2 	rbit	r2, r2
 8000dc4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000dc8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000dcc:	fab2 f282 	clz	r2, r2
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	f042 0220 	orr.w	r2, r2, #32
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	f002 021f 	and.w	r2, r2, #31
 8000ddc:	2101      	movs	r1, #1
 8000dde:	fa01 f202 	lsl.w	r2, r1, r2
 8000de2:	4013      	ands	r3, r2
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0ab      	beq.n	8000d40 <HAL_RCC_OscConfig+0x1d0>
 8000de8:	e05d      	b.n	8000ea6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dea:	f7ff fbbb 	bl	8000564 <HAL_GetTick>
 8000dee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000df2:	e00a      	b.n	8000e0a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000df4:	f7ff fbb6 	bl	8000564 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b64      	cmp	r3, #100	; 0x64
 8000e02:	d902      	bls.n	8000e0a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	f000 bee9 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8000e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e12:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e16:	fa93 f3a3 	rbit	r3, r3
 8000e1a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000e1e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e22:	fab3 f383 	clz	r3, r3
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	095b      	lsrs	r3, r3, #5
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d102      	bne.n	8000e3c <HAL_RCC_OscConfig+0x2cc>
 8000e36:	4b1a      	ldr	r3, [pc, #104]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	e015      	b.n	8000e68 <HAL_RCC_OscConfig+0x2f8>
 8000e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e40:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e44:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000e48:	fa93 f3a3 	rbit	r3, r3
 8000e4c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e54:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e58:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000e5c:	fa93 f3a3 	rbit	r3, r3
 8000e60:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <HAL_RCC_OscConfig+0x330>)
 8000e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e6c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000e70:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e74:	fa92 f2a2 	rbit	r2, r2
 8000e78:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000e7c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000e80:	fab2 f282 	clz	r2, r2
 8000e84:	b2d2      	uxtb	r2, r2
 8000e86:	f042 0220 	orr.w	r2, r2, #32
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	f002 021f 	and.w	r2, r2, #31
 8000e90:	2101      	movs	r1, #1
 8000e92:	fa01 f202 	lsl.w	r2, r1, r2
 8000e96:	4013      	ands	r3, r2
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d1ab      	bne.n	8000df4 <HAL_RCC_OscConfig+0x284>
 8000e9c:	e003      	b.n	8000ea6 <HAL_RCC_OscConfig+0x336>
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000eaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 0302 	and.w	r3, r3, #2
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f000 817d 	beq.w	80011b6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ebc:	4ba6      	ldr	r3, [pc, #664]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 030c 	and.w	r3, r3, #12
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d00b      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ec8:	4ba3      	ldr	r3, [pc, #652]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 030c 	and.w	r3, r3, #12
 8000ed0:	2b08      	cmp	r3, #8
 8000ed2:	d172      	bne.n	8000fba <HAL_RCC_OscConfig+0x44a>
 8000ed4:	4ba0      	ldr	r3, [pc, #640]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d16c      	bne.n	8000fba <HAL_RCC_OscConfig+0x44a>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000eea:	fa93 f3a3 	rbit	r3, r3
 8000eee:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000ef2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ef6:	fab3 f383 	clz	r3, r3
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	095b      	lsrs	r3, r3, #5
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	f043 0301 	orr.w	r3, r3, #1
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d102      	bne.n	8000f10 <HAL_RCC_OscConfig+0x3a0>
 8000f0a:	4b93      	ldr	r3, [pc, #588]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	e013      	b.n	8000f38 <HAL_RCC_OscConfig+0x3c8>
 8000f10:	2302      	movs	r3, #2
 8000f12:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f16:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f1a:	fa93 f3a3 	rbit	r3, r3
 8000f1e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f22:	2302      	movs	r3, #2
 8000f24:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f28:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000f2c:	fa93 f3a3 	rbit	r3, r3
 8000f30:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000f34:	4b88      	ldr	r3, [pc, #544]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f38:	2202      	movs	r2, #2
 8000f3a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000f3e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f42:	fa92 f2a2 	rbit	r2, r2
 8000f46:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000f4a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000f4e:	fab2 f282 	clz	r2, r2
 8000f52:	b2d2      	uxtb	r2, r2
 8000f54:	f042 0220 	orr.w	r2, r2, #32
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	f002 021f 	and.w	r2, r2, #31
 8000f5e:	2101      	movs	r1, #1
 8000f60:	fa01 f202 	lsl.w	r2, r1, r2
 8000f64:	4013      	ands	r3, r2
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00a      	beq.n	8000f80 <HAL_RCC_OscConfig+0x410>
 8000f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d002      	beq.n	8000f80 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	f000 be2e 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f80:	4b75      	ldr	r3, [pc, #468]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	21f8      	movs	r1, #248	; 0xf8
 8000f96:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f9e:	fa91 f1a1 	rbit	r1, r1
 8000fa2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000fa6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000faa:	fab1 f181 	clz	r1, r1
 8000fae:	b2c9      	uxtb	r1, r1
 8000fb0:	408b      	lsls	r3, r1
 8000fb2:	4969      	ldr	r1, [pc, #420]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fb8:	e0fd      	b.n	80011b6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	691b      	ldr	r3, [r3, #16]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f000 8088 	beq.w	80010dc <HAL_RCC_OscConfig+0x56c>
 8000fcc:	2301      	movs	r3, #1
 8000fce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000fd6:	fa93 f3a3 	rbit	r3, r3
 8000fda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000fde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fe2:	fab3 f383 	clz	r3, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fab4 	bl	8000564 <HAL_GetTick>
 8000ffc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001000:	e00a      	b.n	8001018 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001002:	f7ff faaf 	bl	8000564 <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d902      	bls.n	8001018 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	f000 bde2 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001018:	2302      	movs	r3, #2
 800101a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800101e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001022:	fa93 f3a3 	rbit	r3, r3
 8001026:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800102a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800102e:	fab3 f383 	clz	r3, r3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	b2db      	uxtb	r3, r3
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <HAL_RCC_OscConfig+0x4d8>
 8001042:	4b45      	ldr	r3, [pc, #276]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	e013      	b.n	8001070 <HAL_RCC_OscConfig+0x500>
 8001048:	2302      	movs	r3, #2
 800104a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001052:	fa93 f3a3 	rbit	r3, r3
 8001056:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800105a:	2302      	movs	r3, #2
 800105c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001060:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001064:	fa93 f3a3 	rbit	r3, r3
 8001068:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800106c:	4b3a      	ldr	r3, [pc, #232]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 800106e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001070:	2202      	movs	r2, #2
 8001072:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001076:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800107a:	fa92 f2a2 	rbit	r2, r2
 800107e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001082:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001086:	fab2 f282 	clz	r2, r2
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	f042 0220 	orr.w	r2, r2, #32
 8001090:	b2d2      	uxtb	r2, r2
 8001092:	f002 021f 	and.w	r2, r2, #31
 8001096:	2101      	movs	r1, #1
 8001098:	fa01 f202 	lsl.w	r2, r1, r2
 800109c:	4013      	ands	r3, r2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d0af      	beq.n	8001002 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010a2:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	21f8      	movs	r1, #248	; 0xf8
 80010b8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010bc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010c0:	fa91 f1a1 	rbit	r1, r1
 80010c4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80010c8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80010cc:	fab1 f181 	clz	r1, r1
 80010d0:	b2c9      	uxtb	r1, r1
 80010d2:	408b      	lsls	r3, r1
 80010d4:	4920      	ldr	r1, [pc, #128]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 80010d6:	4313      	orrs	r3, r2
 80010d8:	600b      	str	r3, [r1, #0]
 80010da:	e06c      	b.n	80011b6 <HAL_RCC_OscConfig+0x646>
 80010dc:	2301      	movs	r3, #1
 80010de:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80010e6:	fa93 f3a3 	rbit	r3, r3
 80010ea:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80010ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010f2:	fab3 f383 	clz	r3, r3
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	461a      	mov	r2, r3
 8001104:	2300      	movs	r3, #0
 8001106:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001108:	f7ff fa2c 	bl	8000564 <HAL_GetTick>
 800110c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001110:	e00a      	b.n	8001128 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001112:	f7ff fa27 	bl	8000564 <HAL_GetTick>
 8001116:	4602      	mov	r2, r0
 8001118:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	2b02      	cmp	r3, #2
 8001120:	d902      	bls.n	8001128 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	f000 bd5a 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001128:	2302      	movs	r3, #2
 800112a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001132:	fa93 f3a3 	rbit	r3, r3
 8001136:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800113a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	fab3 f383 	clz	r3, r3
 8001142:	b2db      	uxtb	r3, r3
 8001144:	095b      	lsrs	r3, r3, #5
 8001146:	b2db      	uxtb	r3, r3
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b01      	cmp	r3, #1
 8001150:	d104      	bne.n	800115c <HAL_RCC_OscConfig+0x5ec>
 8001152:	4b01      	ldr	r3, [pc, #4]	; (8001158 <HAL_RCC_OscConfig+0x5e8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	e015      	b.n	8001184 <HAL_RCC_OscConfig+0x614>
 8001158:	40021000 	.word	0x40021000
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001162:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001166:	fa93 f3a3 	rbit	r3, r3
 800116a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800116e:	2302      	movs	r3, #2
 8001170:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001174:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001178:	fa93 f3a3 	rbit	r3, r3
 800117c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001180:	4bc8      	ldr	r3, [pc, #800]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 8001182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001184:	2202      	movs	r2, #2
 8001186:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800118a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800118e:	fa92 f2a2 	rbit	r2, r2
 8001192:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001196:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800119a:	fab2 f282 	clz	r2, r2
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	f042 0220 	orr.w	r2, r2, #32
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	f002 021f 	and.w	r2, r2, #31
 80011aa:	2101      	movs	r1, #1
 80011ac:	fa01 f202 	lsl.w	r2, r1, r2
 80011b0:	4013      	ands	r3, r2
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1ad      	bne.n	8001112 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 8110 	beq.w	80013ec <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d079      	beq.n	80012d0 <HAL_RCC_OscConfig+0x760>
 80011dc:	2301      	movs	r3, #1
 80011de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80011e6:	fa93 f3a3 	rbit	r3, r3
 80011ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80011ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	4bab      	ldr	r3, [pc, #684]	; (80014a8 <HAL_RCC_OscConfig+0x938>)
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	461a      	mov	r2, r3
 8001202:	2301      	movs	r3, #1
 8001204:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001206:	f7ff f9ad 	bl	8000564 <HAL_GetTick>
 800120a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120e:	e00a      	b.n	8001226 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001210:	f7ff f9a8 	bl	8000564 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d902      	bls.n	8001226 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	f000 bcdb 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001226:	2302      	movs	r3, #2
 8001228:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001230:	fa93 f3a3 	rbit	r3, r3
 8001234:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800123c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001240:	2202      	movs	r2, #2
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001248:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	fa93 f2a3 	rbit	r2, r3
 8001252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001256:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001260:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001264:	2202      	movs	r2, #2
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800126c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	fa93 f2a3 	rbit	r2, r3
 8001276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800127a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800127e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001280:	4b88      	ldr	r3, [pc, #544]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 8001282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001288:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800128c:	2102      	movs	r1, #2
 800128e:	6019      	str	r1, [r3, #0]
 8001290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001294:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	fa93 f1a3 	rbit	r1, r3
 800129e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80012a6:	6019      	str	r1, [r3, #0]
  return result;
 80012a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ac:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	fab3 f383 	clz	r3, r3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	f003 031f 	and.w	r3, r3, #31
 80012c2:	2101      	movs	r1, #1
 80012c4:	fa01 f303 	lsl.w	r3, r1, r3
 80012c8:	4013      	ands	r3, r2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d0a0      	beq.n	8001210 <HAL_RCC_OscConfig+0x6a0>
 80012ce:	e08d      	b.n	80013ec <HAL_RCC_OscConfig+0x87c>
 80012d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80012d8:	2201      	movs	r2, #1
 80012da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	fa93 f2a3 	rbit	r2, r3
 80012ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80012f2:	601a      	str	r2, [r3, #0]
  return result;
 80012f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80012fc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012fe:	fab3 f383 	clz	r3, r3
 8001302:	b2db      	uxtb	r3, r3
 8001304:	461a      	mov	r2, r3
 8001306:	4b68      	ldr	r3, [pc, #416]	; (80014a8 <HAL_RCC_OscConfig+0x938>)
 8001308:	4413      	add	r3, r2
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	461a      	mov	r2, r3
 800130e:	2300      	movs	r3, #0
 8001310:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001312:	f7ff f927 	bl	8000564 <HAL_GetTick>
 8001316:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800131a:	e00a      	b.n	8001332 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800131c:	f7ff f922 	bl	8000564 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d902      	bls.n	8001332 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	f000 bc55 	b.w	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001336:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800133a:	2202      	movs	r2, #2
 800133c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800133e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001342:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	fa93 f2a3 	rbit	r2, r3
 800134c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001350:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800135a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800135e:	2202      	movs	r2, #2
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001366:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	fa93 f2a3 	rbit	r2, r3
 8001370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001374:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800137e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001382:	2202      	movs	r2, #2
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800138a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	fa93 f2a3 	rbit	r2, r3
 8001394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001398:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800139c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800139e:	4b41      	ldr	r3, [pc, #260]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 80013a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80013aa:	2102      	movs	r1, #2
 80013ac:	6019      	str	r1, [r3, #0]
 80013ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	fa93 f1a3 	rbit	r1, r3
 80013bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013c0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80013c4:	6019      	str	r1, [r3, #0]
  return result;
 80013c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ca:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	fab3 f383 	clz	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	f003 031f 	and.w	r3, r3, #31
 80013e0:	2101      	movs	r1, #1
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	4013      	ands	r3, r2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d197      	bne.n	800131c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f000 81a1 	beq.w	8001744 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001408:	4b26      	ldr	r3, [pc, #152]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d116      	bne.n	8001442 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001414:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	4a22      	ldr	r2, [pc, #136]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 800141a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141e:	61d3      	str	r3, [r2, #28]
 8001420:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001436:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800143a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800143c:	2301      	movs	r3, #1
 800143e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <HAL_RCC_OscConfig+0x93c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800144a:	2b00      	cmp	r3, #0
 800144c:	d11a      	bne.n	8001484 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <HAL_RCC_OscConfig+0x93c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a16      	ldr	r2, [pc, #88]	; (80014ac <HAL_RCC_OscConfig+0x93c>)
 8001454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001458:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800145a:	f7ff f883 	bl	8000564 <HAL_GetTick>
 800145e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001462:	e009      	b.n	8001478 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001464:	f7ff f87e 	bl	8000564 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b64      	cmp	r3, #100	; 0x64
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e3b1      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <HAL_RCC_OscConfig+0x93c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0ef      	beq.n	8001464 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001488:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d10d      	bne.n	80014b0 <HAL_RCC_OscConfig+0x940>
 8001494:	4b03      	ldr	r3, [pc, #12]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4a02      	ldr	r2, [pc, #8]	; (80014a4 <HAL_RCC_OscConfig+0x934>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	6213      	str	r3, [r2, #32]
 80014a0:	e03c      	b.n	800151c <HAL_RCC_OscConfig+0x9ac>
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000
 80014a8:	10908120 	.word	0x10908120
 80014ac:	40007000 	.word	0x40007000
 80014b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d10c      	bne.n	80014da <HAL_RCC_OscConfig+0x96a>
 80014c0:	4bc1      	ldr	r3, [pc, #772]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	4ac0      	ldr	r2, [pc, #768]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014c6:	f023 0301 	bic.w	r3, r3, #1
 80014ca:	6213      	str	r3, [r2, #32]
 80014cc:	4bbe      	ldr	r3, [pc, #760]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4abd      	ldr	r2, [pc, #756]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014d2:	f023 0304 	bic.w	r3, r3, #4
 80014d6:	6213      	str	r3, [r2, #32]
 80014d8:	e020      	b.n	800151c <HAL_RCC_OscConfig+0x9ac>
 80014da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	2b05      	cmp	r3, #5
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0x994>
 80014ea:	4bb7      	ldr	r3, [pc, #732]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	4ab6      	ldr	r2, [pc, #728]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014f0:	f043 0304 	orr.w	r3, r3, #4
 80014f4:	6213      	str	r3, [r2, #32]
 80014f6:	4bb4      	ldr	r3, [pc, #720]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014f8:	6a1b      	ldr	r3, [r3, #32]
 80014fa:	4ab3      	ldr	r2, [pc, #716]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6213      	str	r3, [r2, #32]
 8001502:	e00b      	b.n	800151c <HAL_RCC_OscConfig+0x9ac>
 8001504:	4bb0      	ldr	r3, [pc, #704]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 8001506:	6a1b      	ldr	r3, [r3, #32]
 8001508:	4aaf      	ldr	r2, [pc, #700]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 800150a:	f023 0301 	bic.w	r3, r3, #1
 800150e:	6213      	str	r3, [r2, #32]
 8001510:	4bad      	ldr	r3, [pc, #692]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 8001512:	6a1b      	ldr	r3, [r3, #32]
 8001514:	4aac      	ldr	r2, [pc, #688]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 8001516:	f023 0304 	bic.w	r3, r3, #4
 800151a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800151c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001520:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 8081 	beq.w	8001630 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152e:	f7ff f819 	bl	8000564 <HAL_GetTick>
 8001532:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001536:	e00b      	b.n	8001550 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001538:	f7ff f814 	bl	8000564 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	f241 3288 	movw	r2, #5000	; 0x1388
 8001548:	4293      	cmp	r3, r2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e345      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001554:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001558:	2202      	movs	r2, #2
 800155a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001560:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	fa93 f2a3 	rbit	r2, r3
 800156a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001578:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800157c:	2202      	movs	r2, #2
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001584:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	fa93 f2a3 	rbit	r2, r3
 800158e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001592:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001596:	601a      	str	r2, [r3, #0]
  return result;
 8001598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800159c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80015a0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a2:	fab3 f383 	clz	r3, r3
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	095b      	lsrs	r3, r3, #5
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d102      	bne.n	80015bc <HAL_RCC_OscConfig+0xa4c>
 80015b6:	4b84      	ldr	r3, [pc, #528]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	e013      	b.n	80015e4 <HAL_RCC_OscConfig+0xa74>
 80015bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015da:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	4b79      	ldr	r3, [pc, #484]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80015e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80015ec:	2102      	movs	r1, #2
 80015ee:	6011      	str	r1, [r2, #0]
 80015f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015f4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	fa92 f1a2 	rbit	r1, r2
 80015fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001602:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001606:	6011      	str	r1, [r2, #0]
  return result;
 8001608:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800160c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	fab2 f282 	clz	r2, r2
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	f002 021f 	and.w	r2, r2, #31
 8001622:	2101      	movs	r1, #1
 8001624:	fa01 f202 	lsl.w	r2, r1, r2
 8001628:	4013      	ands	r3, r2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d084      	beq.n	8001538 <HAL_RCC_OscConfig+0x9c8>
 800162e:	e07f      	b.n	8001730 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001630:	f7fe ff98 	bl	8000564 <HAL_GetTick>
 8001634:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001638:	e00b      	b.n	8001652 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163a:	f7fe ff93 	bl	8000564 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f241 3288 	movw	r2, #5000	; 0x1388
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e2c4      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001656:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800165a:	2202      	movs	r2, #2
 800165c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001662:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	fa93 f2a3 	rbit	r2, r3
 800166c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001670:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800167e:	2202      	movs	r2, #2
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001686:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	fa93 f2a3 	rbit	r2, r3
 8001690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001694:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001698:	601a      	str	r2, [r3, #0]
  return result;
 800169a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80016a2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016a4:	fab3 f383 	clz	r3, r3
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	095b      	lsrs	r3, r3, #5
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	f043 0302 	orr.w	r3, r3, #2
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d102      	bne.n	80016be <HAL_RCC_OscConfig+0xb4e>
 80016b8:	4b43      	ldr	r3, [pc, #268]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	e013      	b.n	80016e6 <HAL_RCC_OscConfig+0xb76>
 80016be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80016c6:	2202      	movs	r2, #2
 80016c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ce:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	fa93 f2a3 	rbit	r2, r3
 80016d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016dc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	4b39      	ldr	r3, [pc, #228]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016ea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80016ee:	2102      	movs	r1, #2
 80016f0:	6011      	str	r1, [r2, #0]
 80016f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016f6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	fa92 f1a2 	rbit	r1, r2
 8001700:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001704:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001708:	6011      	str	r1, [r2, #0]
  return result;
 800170a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800170e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001712:	6812      	ldr	r2, [r2, #0]
 8001714:	fab2 f282 	clz	r2, r2
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	f002 021f 	and.w	r2, r2, #31
 8001724:	2101      	movs	r1, #1
 8001726:	fa01 f202 	lsl.w	r2, r1, r2
 800172a:	4013      	ands	r3, r2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d184      	bne.n	800163a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001730:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001734:	2b01      	cmp	r3, #1
 8001736:	d105      	bne.n	8001744 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001738:	4b23      	ldr	r3, [pc, #140]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	4a22      	ldr	r2, [pc, #136]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 800173e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001742:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001748:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 8242 	beq.w	8001bda <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001756:	4b1c      	ldr	r3, [pc, #112]	; (80017c8 <HAL_RCC_OscConfig+0xc58>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f003 030c 	and.w	r3, r3, #12
 800175e:	2b08      	cmp	r3, #8
 8001760:	f000 8213 	beq.w	8001b8a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001768:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b02      	cmp	r3, #2
 8001772:	f040 8162 	bne.w	8001a3a <HAL_RCC_OscConfig+0xeca>
 8001776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800177e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001782:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001788:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	fa93 f2a3 	rbit	r2, r3
 8001792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001796:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800179a:	601a      	str	r2, [r3, #0]
  return result;
 800179c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80017a4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017a6:	fab3 f383 	clz	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	461a      	mov	r2, r3
 80017b8:	2300      	movs	r3, #0
 80017ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017bc:	f7fe fed2 	bl	8000564 <HAL_GetTick>
 80017c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c4:	e00c      	b.n	80017e0 <HAL_RCC_OscConfig+0xc70>
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017cc:	f7fe feca 	bl	8000564 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e1fd      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
 80017e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80017e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	fa93 f2a3 	rbit	r2, r3
 80017fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001800:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001804:	601a      	str	r2, [r3, #0]
  return result;
 8001806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800180e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001810:	fab3 f383 	clz	r3, r3
 8001814:	b2db      	uxtb	r3, r3
 8001816:	095b      	lsrs	r3, r3, #5
 8001818:	b2db      	uxtb	r3, r3
 800181a:	f043 0301 	orr.w	r3, r3, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b01      	cmp	r3, #1
 8001822:	d102      	bne.n	800182a <HAL_RCC_OscConfig+0xcba>
 8001824:	4bb0      	ldr	r3, [pc, #704]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	e027      	b.n	800187a <HAL_RCC_OscConfig+0xd0a>
 800182a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800182e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001832:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001836:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	fa93 f2a3 	rbit	r2, r3
 8001846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001854:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001858:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001862:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	fa93 f2a3 	rbit	r2, r3
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	4b9c      	ldr	r3, [pc, #624]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800187e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001882:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001886:	6011      	str	r1, [r2, #0]
 8001888:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800188c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	fa92 f1a2 	rbit	r1, r2
 8001896:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800189a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800189e:	6011      	str	r1, [r2, #0]
  return result;
 80018a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018a4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	fab2 f282 	clz	r2, r2
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	f042 0220 	orr.w	r2, r2, #32
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	f002 021f 	and.w	r2, r2, #31
 80018ba:	2101      	movs	r1, #1
 80018bc:	fa01 f202 	lsl.w	r2, r1, r2
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d182      	bne.n	80017cc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018c6:	4b88      	ldr	r3, [pc, #544]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80018da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	430b      	orrs	r3, r1
 80018e8:	497f      	ldr	r1, [pc, #508]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	604b      	str	r3, [r1, #4]
 80018ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80018f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001900:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	fa93 f2a3 	rbit	r2, r3
 800190a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800190e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001912:	601a      	str	r2, [r3, #0]
  return result;
 8001914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001918:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800191c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800191e:	fab3 f383 	clz	r3, r3
 8001922:	b2db      	uxtb	r3, r3
 8001924:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001928:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	461a      	mov	r2, r3
 8001930:	2301      	movs	r3, #1
 8001932:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7fe fe16 	bl	8000564 <HAL_GetTick>
 8001938:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800193c:	e009      	b.n	8001952 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193e:	f7fe fe11 	bl	8000564 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e144      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001956:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800195a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001964:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	fa93 f2a3 	rbit	r2, r3
 800196e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001972:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001976:	601a      	str	r2, [r3, #0]
  return result;
 8001978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001980:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001982:	fab3 f383 	clz	r3, r3
 8001986:	b2db      	uxtb	r3, r3
 8001988:	095b      	lsrs	r3, r3, #5
 800198a:	b2db      	uxtb	r3, r3
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b01      	cmp	r3, #1
 8001994:	d102      	bne.n	800199c <HAL_RCC_OscConfig+0xe2c>
 8001996:	4b54      	ldr	r3, [pc, #336]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	e027      	b.n	80019ec <HAL_RCC_OscConfig+0xe7c>
 800199c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80019a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ae:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	fa93 f2a3 	rbit	r2, r3
 80019b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019bc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80019ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	fa93 f2a3 	rbit	r2, r3
 80019de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	4b3f      	ldr	r3, [pc, #252]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019f0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80019f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019f8:	6011      	str	r1, [r2, #0]
 80019fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019fe:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	fa92 f1a2 	rbit	r1, r2
 8001a08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a0c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a10:	6011      	str	r1, [r2, #0]
  return result;
 8001a12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a16:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	fab2 f282 	clz	r2, r2
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	f042 0220 	orr.w	r2, r2, #32
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	f002 021f 	and.w	r2, r2, #31
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d082      	beq.n	800193e <HAL_RCC_OscConfig+0xdce>
 8001a38:	e0cf      	b.n	8001bda <HAL_RCC_OscConfig+0x106a>
 8001a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	fa93 f2a3 	rbit	r2, r3
 8001a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a5e:	601a      	str	r2, [r3, #0]
  return result;
 8001a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a64:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a80:	f7fe fd70 	bl	8000564 <HAL_GetTick>
 8001a84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a88:	e009      	b.n	8001a9e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a8a:	f7fe fd6b 	bl	8000564 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e09e      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
 8001a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001aa6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	fa93 f2a3 	rbit	r2, r3
 8001aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001abe:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001ac2:	601a      	str	r2, [r3, #0]
  return result;
 8001ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001acc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	095b      	lsrs	r3, r3, #5
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d104      	bne.n	8001aec <HAL_RCC_OscConfig+0xf7c>
 8001ae2:	4b01      	ldr	r3, [pc, #4]	; (8001ae8 <HAL_RCC_OscConfig+0xf78>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	e029      	b.n	8001b3c <HAL_RCC_OscConfig+0xfcc>
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001af4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afe:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	fa93 f2a3 	rbit	r2, r3
 8001b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b0c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b16:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b24:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	fa93 f2a3 	rbit	r2, r3
 8001b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b32:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <HAL_RCC_OscConfig+0x1078>)
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b40:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b44:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b48:	6011      	str	r1, [r2, #0]
 8001b4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b4e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	fa92 f1a2 	rbit	r1, r2
 8001b58:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b5c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b60:	6011      	str	r1, [r2, #0]
  return result;
 8001b62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b66:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	fab2 f282 	clz	r2, r2
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	f042 0220 	orr.w	r2, r2, #32
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	f002 021f 	and.w	r2, r2, #31
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d180      	bne.n	8001a8a <HAL_RCC_OscConfig+0xf1a>
 8001b88:	e027      	b.n	8001bda <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d101      	bne.n	8001b9e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e01e      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b9e:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <HAL_RCC_OscConfig+0x1078>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ba6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001baa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d10b      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001bbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001bc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d001      	beq.n	8001bda <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b09e      	sub	sp, #120	; 0x78
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e162      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c04:	4b90      	ldr	r3, [pc, #576]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d910      	bls.n	8001c34 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c12:	4b8d      	ldr	r3, [pc, #564]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 0207 	bic.w	r2, r3, #7
 8001c1a:	498b      	ldr	r1, [pc, #556]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c22:	4b89      	ldr	r3, [pc, #548]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e14a      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d008      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c40:	4b82      	ldr	r3, [pc, #520]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	497f      	ldr	r1, [pc, #508]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 80dc 	beq.w	8001e18 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d13c      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0xf6>
 8001c68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c6c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	095b      	lsrs	r3, r3, #5
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d102      	bne.n	8001c92 <HAL_RCC_ClockConfig+0xa6>
 8001c8c:	4b6f      	ldr	r3, [pc, #444]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	e00f      	b.n	8001cb2 <HAL_RCC_ClockConfig+0xc6>
 8001c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c9a:	fa93 f3a3 	rbit	r3, r3
 8001c9e:	667b      	str	r3, [r7, #100]	; 0x64
 8001ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ca4:	663b      	str	r3, [r7, #96]	; 0x60
 8001ca6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ca8:	fa93 f3a3 	rbit	r3, r3
 8001cac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cae:	4b67      	ldr	r3, [pc, #412]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cb6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001cb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001cba:	fa92 f2a2 	rbit	r2, r2
 8001cbe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001cc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001cc2:	fab2 f282 	clz	r2, r2
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	f042 0220 	orr.w	r2, r2, #32
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	f002 021f 	and.w	r2, r2, #31
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d17b      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e0f3      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d13c      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x178>
 8001cea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cfa:	fab3 f383 	clz	r3, r3
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d102      	bne.n	8001d14 <HAL_RCC_ClockConfig+0x128>
 8001d0e:	4b4f      	ldr	r3, [pc, #316]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	e00f      	b.n	8001d34 <HAL_RCC_ClockConfig+0x148>
 8001d14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d1c:	fa93 f3a3 	rbit	r3, r3
 8001d20:	647b      	str	r3, [r7, #68]	; 0x44
 8001d22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d26:	643b      	str	r3, [r7, #64]	; 0x40
 8001d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d2a:	fa93 f3a3 	rbit	r3, r3
 8001d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d30:	4b46      	ldr	r3, [pc, #280]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d38:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d3c:	fa92 f2a2 	rbit	r2, r2
 8001d40:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d44:	fab2 f282 	clz	r2, r2
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	f042 0220 	orr.w	r2, r2, #32
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	f002 021f 	and.w	r2, r2, #31
 8001d54:	2101      	movs	r1, #1
 8001d56:	fa01 f202 	lsl.w	r2, r1, r2
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d13a      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e0b2      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
 8001d64:	2302      	movs	r3, #2
 8001d66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	095b      	lsrs	r3, r3, #5
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d102      	bne.n	8001d8c <HAL_RCC_ClockConfig+0x1a0>
 8001d86:	4b31      	ldr	r3, [pc, #196]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	e00d      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1bc>
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d92:	fa93 f3a3 	rbit	r3, r3
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
 8001d98:	2302      	movs	r3, #2
 8001d9a:	623b      	str	r3, [r7, #32]
 8001d9c:	6a3b      	ldr	r3, [r7, #32]
 8001d9e:	fa93 f3a3 	rbit	r3, r3
 8001da2:	61fb      	str	r3, [r7, #28]
 8001da4:	4b29      	ldr	r3, [pc, #164]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	2202      	movs	r2, #2
 8001daa:	61ba      	str	r2, [r7, #24]
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	fa92 f2a2 	rbit	r2, r2
 8001db2:	617a      	str	r2, [r7, #20]
  return result;
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	fab2 f282 	clz	r2, r2
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	f042 0220 	orr.w	r2, r2, #32
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	f002 021f 	and.w	r2, r2, #31
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e079      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f023 0203 	bic.w	r2, r3, #3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	491a      	ldr	r1, [pc, #104]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de8:	f7fe fbbc 	bl	8000564 <HAL_GetTick>
 8001dec:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	e00a      	b.n	8001e06 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df0:	f7fe fbb8 	bl	8000564 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e061      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <HAL_RCC_ClockConfig+0x260>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 020c 	and.w	r2, r3, #12
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d1eb      	bne.n	8001df0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d214      	bcs.n	8001e50 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f023 0207 	bic.w	r2, r3, #7
 8001e2e:	4906      	ldr	r1, [pc, #24]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <HAL_RCC_ClockConfig+0x25c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d005      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e040      	b.n	8001eca <HAL_RCC_ClockConfig+0x2de>
 8001e48:	40022000 	.word	0x40022000
 8001e4c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d008      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	491a      	ldr	r1, [pc, #104]	; (8001ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d009      	beq.n	8001e8e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e7a:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	4912      	ldr	r1, [pc, #72]	; (8001ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e8e:	f000 f829 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8001e92:	4601      	mov	r1, r0
 8001e94:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e9c:	22f0      	movs	r2, #240	; 0xf0
 8001e9e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	fa92 f2a2 	rbit	r2, r2
 8001ea6:	60fa      	str	r2, [r7, #12]
  return result;
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	fab2 f282 	clz	r2, r2
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	40d3      	lsrs	r3, r2
 8001eb2:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <HAL_RCC_ClockConfig+0x2ec>)
 8001eb4:	5cd3      	ldrb	r3, [r2, r3]
 8001eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_RCC_ClockConfig+0x2f0>)
 8001ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <HAL_RCC_ClockConfig+0x2f4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fb0a 	bl	80004dc <HAL_InitTick>
  
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3778      	adds	r7, #120	; 0x78
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	08002e84 	.word	0x08002e84
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	20000004 	.word	0x20000004

08001ee4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b08b      	sub	sp, #44	; 0x2c
 8001ee8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001efe:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d002      	beq.n	8001f14 <HAL_RCC_GetSysClockFreq+0x30>
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d003      	beq.n	8001f1a <HAL_RCC_GetSysClockFreq+0x36>
 8001f12:	e03c      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f14:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f16:	623b      	str	r3, [r7, #32]
      break;
 8001f18:	e03c      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f20:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f24:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	fa92 f2a2 	rbit	r2, r2
 8001f2c:	607a      	str	r2, [r7, #4]
  return result;
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	fab2 f282 	clz	r2, r2
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	40d3      	lsrs	r3, r2
 8001f38:	4a1c      	ldr	r2, [pc, #112]	; (8001fac <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f3a:	5cd3      	ldrb	r3, [r2, r3]
 8001f3c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	220f      	movs	r2, #15
 8001f48:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	fa92 f2a2 	rbit	r2, r2
 8001f50:	60fa      	str	r2, [r7, #12]
  return result;
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	fab2 f282 	clz	r2, r2
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	40d3      	lsrs	r3, r2
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f6c:	4a0e      	ldr	r2, [pc, #56]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	fb02 f303 	mul.w	r3, r2, r3
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7c:	e004      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	4a0c      	ldr	r2, [pc, #48]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f82:	fb02 f303 	mul.w	r3, r2, r3
 8001f86:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	623b      	str	r3, [r7, #32]
      break;
 8001f8c:	e002      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f90:	623b      	str	r3, [r7, #32]
      break;
 8001f92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f94:	6a3b      	ldr	r3, [r7, #32]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	372c      	adds	r7, #44	; 0x2c
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	007a1200 	.word	0x007a1200
 8001fac:	08002e9c 	.word	0x08002e9c
 8001fb0:	08002eac 	.word	0x08002eac
 8001fb4:	003d0900 	.word	0x003d0900

08001fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fbc:	4b03      	ldr	r3, [pc, #12]	; (8001fcc <HAL_RCC_GetHCLKFreq+0x14>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000000 	.word	0x20000000

08001fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001fd6:	f7ff ffef 	bl	8001fb8 <HAL_RCC_GetHCLKFreq>
 8001fda:	4601      	mov	r1, r0
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001fe4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001fe8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	fa92 f2a2 	rbit	r2, r2
 8001ff0:	603a      	str	r2, [r7, #0]
  return result;
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	fab2 f282 	clz	r2, r2
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	40d3      	lsrs	r3, r2
 8001ffc:	4a04      	ldr	r2, [pc, #16]	; (8002010 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001ffe:	5cd3      	ldrb	r3, [r2, r3]
 8002000:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	08002e94 	.word	0x08002e94

08002014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800201a:	f7ff ffcd 	bl	8001fb8 <HAL_RCC_GetHCLKFreq>
 800201e:	4601      	mov	r1, r0
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002028:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800202c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	fa92 f2a2 	rbit	r2, r2
 8002034:	603a      	str	r2, [r7, #0]
  return result;
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	fab2 f282 	clz	r2, r2
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	40d3      	lsrs	r3, r2
 8002040:	4a04      	ldr	r2, [pc, #16]	; (8002054 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002042:	5cd3      	ldrb	r3, [r2, r3]
 8002044:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002048:	4618      	mov	r0, r3
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000
 8002054:	08002e94 	.word	0x08002e94

08002058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e040      	b.n	80020ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800206e:	2b00      	cmp	r3, #0
 8002070:	d106      	bne.n	8002080 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7fe f95c 	bl	8000338 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2224      	movs	r2, #36	; 0x24
 8002084:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 fb2a 	bl	80026f0 <UART_SetConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d101      	bne.n	80020a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e022      	b.n	80020ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 fc54 	bl	800295c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 fcdb 	bl	8002aa0 <UART_CheckIdleState>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b0ba      	sub	sp, #232	; 0xe8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800211a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800211e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002122:	4013      	ands	r3, r2
 8002124:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002128:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800212c:	2b00      	cmp	r3, #0
 800212e:	d115      	bne.n	800215c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002134:	f003 0320 	and.w	r3, r3, #32
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00f      	beq.n	800215c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800213c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002140:	f003 0320 	and.w	r3, r3, #32
 8002144:	2b00      	cmp	r3, #0
 8002146:	d009      	beq.n	800215c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800214c:	2b00      	cmp	r3, #0
 800214e:	f000 82a3 	beq.w	8002698 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	4798      	blx	r3
      }
      return;
 800215a:	e29d      	b.n	8002698 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800215c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 8117 	beq.w	8002394 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d106      	bne.n	8002180 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002172:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002176:	4b85      	ldr	r3, [pc, #532]	; (800238c <HAL_UART_IRQHandler+0x298>)
 8002178:	4013      	ands	r3, r2
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 810a 	beq.w	8002394 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b00      	cmp	r3, #0
 800218a:	d011      	beq.n	80021b0 <HAL_UART_IRQHandler+0xbc>
 800218c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00b      	beq.n	80021b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2201      	movs	r2, #1
 800219e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021a6:	f043 0201 	orr.w	r2, r3, #1
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80021b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d011      	beq.n	80021e0 <HAL_UART_IRQHandler+0xec>
 80021bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00b      	beq.n	80021e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2202      	movs	r2, #2
 80021ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021d6:	f043 0204 	orr.w	r2, r3, #4
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80021e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d011      	beq.n	8002210 <HAL_UART_IRQHandler+0x11c>
 80021ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00b      	beq.n	8002210 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2204      	movs	r2, #4
 80021fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002206:	f043 0202 	orr.w	r2, r3, #2
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	d017      	beq.n	800224c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800221c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002220:	f003 0320 	and.w	r3, r3, #32
 8002224:	2b00      	cmp	r3, #0
 8002226:	d105      	bne.n	8002234 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002228:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800222c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00b      	beq.n	800224c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2208      	movs	r2, #8
 800223a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002242:	f043 0208 	orr.w	r2, r3, #8
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800224c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002250:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002254:	2b00      	cmp	r3, #0
 8002256:	d012      	beq.n	800227e <HAL_UART_IRQHandler+0x18a>
 8002258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800225c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00c      	beq.n	800227e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800226c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002274:	f043 0220 	orr.w	r2, r3, #32
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 8209 	beq.w	800269c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800228a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00d      	beq.n	80022b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800229a:	f003 0320 	and.w	r3, r3, #32
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d007      	beq.n	80022b2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c6:	2b40      	cmp	r3, #64	; 0x40
 80022c8:	d005      	beq.n	80022d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80022ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80022ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d04f      	beq.n	8002376 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 fcef 	bl	8002cba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e6:	2b40      	cmp	r3, #64	; 0x40
 80022e8:	d141      	bne.n	800236e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	3308      	adds	r3, #8
 80022f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022f8:	e853 3f00 	ldrex	r3, [r3]
 80022fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	3308      	adds	r3, #8
 8002312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002316:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800231a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002326:	e841 2300 	strex	r3, r2, [r1]
 800232a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800232e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1d9      	bne.n	80022ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233a:	2b00      	cmp	r3, #0
 800233c:	d013      	beq.n	8002366 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002342:	4a13      	ldr	r2, [pc, #76]	; (8002390 <HAL_UART_IRQHandler+0x29c>)
 8002344:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe fa60 	bl	8000810 <HAL_DMA_Abort_IT>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d017      	beq.n	8002386 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8002360:	4610      	mov	r0, r2
 8002362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002364:	e00f      	b.n	8002386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 f9ac 	bl	80026c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800236c:	e00b      	b.n	8002386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f9a8 	bl	80026c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002374:	e007      	b.n	8002386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f9a4 	bl	80026c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8002384:	e18a      	b.n	800269c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002386:	bf00      	nop
    return;
 8002388:	e188      	b.n	800269c <HAL_UART_IRQHandler+0x5a8>
 800238a:	bf00      	nop
 800238c:	04000120 	.word	0x04000120
 8002390:	08002d81 	.word	0x08002d81

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002398:	2b01      	cmp	r3, #1
 800239a:	f040 8143 	bne.w	8002624 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800239e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023a2:	f003 0310 	and.w	r3, r3, #16
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 813c 	beq.w	8002624 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80023ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 8135 	beq.w	8002624 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2210      	movs	r2, #16
 80023c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023cc:	2b40      	cmp	r3, #64	; 0x40
 80023ce:	f040 80b1 	bne.w	8002534 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80023de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 815c 	beq.w	80026a0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80023ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80023f2:	429a      	cmp	r2, r3
 80023f4:	f080 8154 	bcs.w	80026a0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80023fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	2b20      	cmp	r3, #32
 800240a:	f000 8085 	beq.w	8002518 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800241a:	e853 3f00 	ldrex	r3, [r3]
 800241e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002426:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800242a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002438:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800243c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002440:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002444:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002448:	e841 2300 	strex	r3, r2, [r1]
 800244c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1da      	bne.n	800240e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3308      	adds	r3, #8
 800245e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002460:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002462:	e853 3f00 	ldrex	r3, [r3]
 8002466:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	3308      	adds	r3, #8
 8002478:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800247c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002480:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002482:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002484:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002488:	e841 2300 	strex	r3, r2, [r1]
 800248c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800248e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e1      	bne.n	8002458 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	3308      	adds	r3, #8
 800249a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800249c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800249e:	e853 3f00 	ldrex	r3, [r3]
 80024a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80024a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	3308      	adds	r3, #8
 80024b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80024b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80024ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80024be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80024c0:	e841 2300 	strex	r3, r2, [r1]
 80024c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80024c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1e3      	bne.n	8002494 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2220      	movs	r2, #32
 80024d0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024e0:	e853 3f00 	ldrex	r3, [r3]
 80024e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80024e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024e8:	f023 0310 	bic.w	r3, r3, #16
 80024ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	461a      	mov	r2, r3
 80024f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80024fc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002500:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002502:	e841 2300 	strex	r3, r2, [r1]
 8002506:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002508:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1e4      	bne.n	80024d8 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe f943 	bl	800079e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002524:	b29b      	uxth	r3, r3
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	b29b      	uxth	r3, r3
 800252a:	4619      	mov	r1, r3
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f8d3 	bl	80026d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002532:	e0b5      	b.n	80026a0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002540:	b29b      	uxth	r3, r3
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800254e:	b29b      	uxth	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 80a7 	beq.w	80026a4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8002556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 80a2 	beq.w	80026a4 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002568:	e853 3f00 	ldrex	r3, [r3]
 800256c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800256e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002570:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002574:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	461a      	mov	r2, r3
 800257e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002582:	647b      	str	r3, [r7, #68]	; 0x44
 8002584:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002586:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002588:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800258a:	e841 2300 	strex	r3, r2, [r1]
 800258e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1e4      	bne.n	8002560 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	3308      	adds	r3, #8
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a0:	e853 3f00 	ldrex	r3, [r3]
 80025a4:	623b      	str	r3, [r7, #32]
   return(result);
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	3308      	adds	r3, #8
 80025b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80025ba:	633a      	str	r2, [r7, #48]	; 0x30
 80025bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025c2:	e841 2300 	strex	r3, r2, [r1]
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80025c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1e3      	bne.n	8002596 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2220      	movs	r2, #32
 80025d2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	e853 3f00 	ldrex	r3, [r3]
 80025ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f023 0310 	bic.w	r3, r3, #16
 80025f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	69fa      	ldr	r2, [r7, #28]
 800260a:	e841 2300 	strex	r3, r2, [r1]
 800260e:	617b      	str	r3, [r7, #20]
   return(result);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1e4      	bne.n	80025e0 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002616:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800261a:	4619      	mov	r1, r3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f85b 	bl	80026d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002622:	e03f      	b.n	80026a4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <HAL_UART_IRQHandler+0x55a>
 8002630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d008      	beq.n	800264e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002644:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fbda 	bl	8002e00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800264c:	e02d      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800264e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00e      	beq.n	8002678 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800265a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800265e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01c      	beq.n	80026a8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
    }
    return;
 8002676:	e017      	b.n	80026a8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800267c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002680:	2b00      	cmp	r3, #0
 8002682:	d012      	beq.n	80026aa <HAL_UART_IRQHandler+0x5b6>
 8002684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00c      	beq.n	80026aa <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 fb8b 	bl	8002dac <UART_EndTransmit_IT>
    return;
 8002696:	e008      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
      return;
 8002698:	bf00      	nop
 800269a:	e006      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
    return;
 800269c:	bf00      	nop
 800269e:	e004      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
      return;
 80026a0:	bf00      	nop
 80026a2:	e002      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
      return;
 80026a4:	bf00      	nop
 80026a6:	e000      	b.n	80026aa <HAL_UART_IRQHandler+0x5b6>
    return;
 80026a8:	bf00      	nop
  }

}
 80026aa:	37e8      	adds	r7, #232	; 0xe8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b088      	sub	sp, #32
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	431a      	orrs	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	695b      	ldr	r3, [r3, #20]
 800270a:	431a      	orrs	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	4313      	orrs	r3, r2
 8002712:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b8a      	ldr	r3, [pc, #552]	; (8002944 <UART_SetConfig+0x254>)
 800271c:	4013      	ands	r3, r2
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	6979      	ldr	r1, [r7, #20]
 8002724:	430b      	orrs	r3, r1
 8002726:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	4313      	orrs	r3, r2
 800274c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	430a      	orrs	r2, r1
 8002760:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a78      	ldr	r2, [pc, #480]	; (8002948 <UART_SetConfig+0x258>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d120      	bne.n	80027ae <UART_SetConfig+0xbe>
 800276c:	4b77      	ldr	r3, [pc, #476]	; (800294c <UART_SetConfig+0x25c>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b03      	cmp	r3, #3
 8002776:	d817      	bhi.n	80027a8 <UART_SetConfig+0xb8>
 8002778:	a201      	add	r2, pc, #4	; (adr r2, 8002780 <UART_SetConfig+0x90>)
 800277a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277e:	bf00      	nop
 8002780:	08002791 	.word	0x08002791
 8002784:	0800279d 	.word	0x0800279d
 8002788:	080027a3 	.word	0x080027a3
 800278c:	08002797 	.word	0x08002797
 8002790:	2300      	movs	r3, #0
 8002792:	77fb      	strb	r3, [r7, #31]
 8002794:	e01d      	b.n	80027d2 <UART_SetConfig+0xe2>
 8002796:	2302      	movs	r3, #2
 8002798:	77fb      	strb	r3, [r7, #31]
 800279a:	e01a      	b.n	80027d2 <UART_SetConfig+0xe2>
 800279c:	2304      	movs	r3, #4
 800279e:	77fb      	strb	r3, [r7, #31]
 80027a0:	e017      	b.n	80027d2 <UART_SetConfig+0xe2>
 80027a2:	2308      	movs	r3, #8
 80027a4:	77fb      	strb	r3, [r7, #31]
 80027a6:	e014      	b.n	80027d2 <UART_SetConfig+0xe2>
 80027a8:	2310      	movs	r3, #16
 80027aa:	77fb      	strb	r3, [r7, #31]
 80027ac:	e011      	b.n	80027d2 <UART_SetConfig+0xe2>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a67      	ldr	r2, [pc, #412]	; (8002950 <UART_SetConfig+0x260>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d102      	bne.n	80027be <UART_SetConfig+0xce>
 80027b8:	2300      	movs	r3, #0
 80027ba:	77fb      	strb	r3, [r7, #31]
 80027bc:	e009      	b.n	80027d2 <UART_SetConfig+0xe2>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a64      	ldr	r2, [pc, #400]	; (8002954 <UART_SetConfig+0x264>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d102      	bne.n	80027ce <UART_SetConfig+0xde>
 80027c8:	2300      	movs	r3, #0
 80027ca:	77fb      	strb	r3, [r7, #31]
 80027cc:	e001      	b.n	80027d2 <UART_SetConfig+0xe2>
 80027ce:	2310      	movs	r3, #16
 80027d0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027da:	d15b      	bne.n	8002894 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80027dc:	7ffb      	ldrb	r3, [r7, #31]
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d827      	bhi.n	8002832 <UART_SetConfig+0x142>
 80027e2:	a201      	add	r2, pc, #4	; (adr r2, 80027e8 <UART_SetConfig+0xf8>)
 80027e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e8:	0800280d 	.word	0x0800280d
 80027ec:	08002815 	.word	0x08002815
 80027f0:	0800281d 	.word	0x0800281d
 80027f4:	08002833 	.word	0x08002833
 80027f8:	08002823 	.word	0x08002823
 80027fc:	08002833 	.word	0x08002833
 8002800:	08002833 	.word	0x08002833
 8002804:	08002833 	.word	0x08002833
 8002808:	0800282b 	.word	0x0800282b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800280c:	f7ff fbe0 	bl	8001fd0 <HAL_RCC_GetPCLK1Freq>
 8002810:	61b8      	str	r0, [r7, #24]
        break;
 8002812:	e013      	b.n	800283c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002814:	f7ff fbfe 	bl	8002014 <HAL_RCC_GetPCLK2Freq>
 8002818:	61b8      	str	r0, [r7, #24]
        break;
 800281a:	e00f      	b.n	800283c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800281c:	4b4e      	ldr	r3, [pc, #312]	; (8002958 <UART_SetConfig+0x268>)
 800281e:	61bb      	str	r3, [r7, #24]
        break;
 8002820:	e00c      	b.n	800283c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002822:	f7ff fb5f 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8002826:	61b8      	str	r0, [r7, #24]
        break;
 8002828:	e008      	b.n	800283c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800282a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800282e:	61bb      	str	r3, [r7, #24]
        break;
 8002830:	e004      	b.n	800283c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002832:	2300      	movs	r3, #0
 8002834:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	77bb      	strb	r3, [r7, #30]
        break;
 800283a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d074      	beq.n	800292c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	005a      	lsls	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	085b      	lsrs	r3, r3, #1
 800284c:	441a      	add	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	fbb2 f3f3 	udiv	r3, r2, r3
 8002856:	b29b      	uxth	r3, r3
 8002858:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	2b0f      	cmp	r3, #15
 800285e:	d916      	bls.n	800288e <UART_SetConfig+0x19e>
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002866:	d212      	bcs.n	800288e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	b29b      	uxth	r3, r3
 800286c:	f023 030f 	bic.w	r3, r3, #15
 8002870:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	085b      	lsrs	r3, r3, #1
 8002876:	b29b      	uxth	r3, r3
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	b29a      	uxth	r2, r3
 800287e:	89fb      	ldrh	r3, [r7, #14]
 8002880:	4313      	orrs	r3, r2
 8002882:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	89fa      	ldrh	r2, [r7, #14]
 800288a:	60da      	str	r2, [r3, #12]
 800288c:	e04e      	b.n	800292c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	77bb      	strb	r3, [r7, #30]
 8002892:	e04b      	b.n	800292c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002894:	7ffb      	ldrb	r3, [r7, #31]
 8002896:	2b08      	cmp	r3, #8
 8002898:	d827      	bhi.n	80028ea <UART_SetConfig+0x1fa>
 800289a:	a201      	add	r2, pc, #4	; (adr r2, 80028a0 <UART_SetConfig+0x1b0>)
 800289c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a0:	080028c5 	.word	0x080028c5
 80028a4:	080028cd 	.word	0x080028cd
 80028a8:	080028d5 	.word	0x080028d5
 80028ac:	080028eb 	.word	0x080028eb
 80028b0:	080028db 	.word	0x080028db
 80028b4:	080028eb 	.word	0x080028eb
 80028b8:	080028eb 	.word	0x080028eb
 80028bc:	080028eb 	.word	0x080028eb
 80028c0:	080028e3 	.word	0x080028e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028c4:	f7ff fb84 	bl	8001fd0 <HAL_RCC_GetPCLK1Freq>
 80028c8:	61b8      	str	r0, [r7, #24]
        break;
 80028ca:	e013      	b.n	80028f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028cc:	f7ff fba2 	bl	8002014 <HAL_RCC_GetPCLK2Freq>
 80028d0:	61b8      	str	r0, [r7, #24]
        break;
 80028d2:	e00f      	b.n	80028f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028d4:	4b20      	ldr	r3, [pc, #128]	; (8002958 <UART_SetConfig+0x268>)
 80028d6:	61bb      	str	r3, [r7, #24]
        break;
 80028d8:	e00c      	b.n	80028f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028da:	f7ff fb03 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 80028de:	61b8      	str	r0, [r7, #24]
        break;
 80028e0:	e008      	b.n	80028f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028e6:	61bb      	str	r3, [r7, #24]
        break;
 80028e8:	e004      	b.n	80028f4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	77bb      	strb	r3, [r7, #30]
        break;
 80028f2:	bf00      	nop
    }

    if (pclk != 0U)
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d018      	beq.n	800292c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	085a      	lsrs	r2, r3, #1
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	441a      	add	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	fbb2 f3f3 	udiv	r3, r2, r3
 800290c:	b29b      	uxth	r3, r3
 800290e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	d908      	bls.n	8002928 <UART_SetConfig+0x238>
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800291c:	d204      	bcs.n	8002928 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	60da      	str	r2, [r3, #12]
 8002926:	e001      	b.n	800292c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002938:	7fbb      	ldrb	r3, [r7, #30]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3720      	adds	r7, #32
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	efff69f3 	.word	0xefff69f3
 8002948:	40013800 	.word	0x40013800
 800294c:	40021000 	.word	0x40021000
 8002950:	40004400 	.word	0x40004400
 8002954:	40004800 	.word	0x40004800
 8002958:	007a1200 	.word	0x007a1200

0800295c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00a      	beq.n	8002986 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00a      	beq.n	80029ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	f003 0310 	and.w	r3, r3, #16
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00a      	beq.n	8002a30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01a      	beq.n	8002a72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a5a:	d10a      	bne.n	8002a72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]
  }
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ab0:	f7fd fd58 	bl	8000564 <HAL_GetTick>
 8002ab4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d10e      	bne.n	8002ae2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ac4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f82d 	bl	8002b32 <UART_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e023      	b.n	8002b2a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d10e      	bne.n	8002b0e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002af0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f817 	bl	8002b32 <UART_WaitOnFlagUntilTimeout>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e00d      	b.n	8002b2a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2220      	movs	r2, #32
 8002b12:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2220      	movs	r2, #32
 8002b18:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b09c      	sub	sp, #112	; 0x70
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	603b      	str	r3, [r7, #0]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b42:	e0a5      	b.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4a:	f000 80a1 	beq.w	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b4e:	f7fd fd09 	bl	8000564 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d302      	bcc.n	8002b64 <UART_WaitOnFlagUntilTimeout+0x32>
 8002b5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d13e      	bne.n	8002be2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b6c:	e853 3f00 	ldrex	r3, [r3]
 8002b70:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b74:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b78:	667b      	str	r3, [r7, #100]	; 0x64
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b84:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b86:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002b88:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002b8a:	e841 2300 	strex	r3, r2, [r1]
 8002b8e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1e6      	bne.n	8002b64 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3308      	adds	r3, #8
 8002b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ba0:	e853 3f00 	ldrex	r3, [r3]
 8002ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	663b      	str	r3, [r7, #96]	; 0x60
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bb6:	64ba      	str	r2, [r7, #72]	; 0x48
 8002bb8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002bbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bbe:	e841 2300 	strex	r3, r2, [r1]
 8002bc2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002bc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1e5      	bne.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e067      	b.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d04f      	beq.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bfe:	d147      	bne.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c08:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c12:	e853 3f00 	ldrex	r3, [r3]
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c1e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
 8002c2a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c30:	e841 2300 	strex	r3, r2, [r1]
 8002c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e6      	bne.n	8002c0a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	3308      	adds	r3, #8
 8002c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	e853 3f00 	ldrex	r3, [r3]
 8002c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3308      	adds	r3, #8
 8002c5a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002c5c:	623a      	str	r2, [r7, #32]
 8002c5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c60:	69f9      	ldr	r1, [r7, #28]
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	e841 2300 	strex	r3, r2, [r1]
 8002c68:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1e5      	bne.n	8002c3c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e010      	b.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	69da      	ldr	r2, [r3, #28]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	bf0c      	ite	eq
 8002ca0:	2301      	moveq	r3, #1
 8002ca2:	2300      	movne	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	f43f af4a 	beq.w	8002b44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3770      	adds	r7, #112	; 0x70
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b095      	sub	sp, #84	; 0x54
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cca:	e853 3f00 	ldrex	r3, [r3]
 8002cce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ce0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ce2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ce6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ce8:	e841 2300 	strex	r3, r2, [r1]
 8002cec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1e6      	bne.n	8002cc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	3308      	adds	r3, #8
 8002cfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	e853 3f00 	ldrex	r3, [r3]
 8002d02:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	3308      	adds	r3, #8
 8002d12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d1c:	e841 2300 	strex	r3, r2, [r1]
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1e5      	bne.n	8002cf4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d118      	bne.n	8002d62 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	e853 3f00 	ldrex	r3, [r3]
 8002d3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	f023 0310 	bic.w	r3, r3, #16
 8002d44:	647b      	str	r3, [r7, #68]	; 0x44
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d4e:	61bb      	str	r3, [r7, #24]
 8002d50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d52:	6979      	ldr	r1, [r7, #20]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	e841 2300 	strex	r3, r2, [r1]
 8002d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1e6      	bne.n	8002d30 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2220      	movs	r2, #32
 8002d66:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002d74:	bf00      	nop
 8002d76:	3754      	adds	r7, #84	; 0x54
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f7ff fc90 	bl	80026c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	e853 3f00 	ldrex	r3, [r3]
 8002dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd6:	6979      	ldr	r1, [r7, #20]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	e841 2300 	strex	r3, r2, [r1]
 8002dde:	613b      	str	r3, [r7, #16]
   return(result);
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1e6      	bne.n	8002db4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2220      	movs	r2, #32
 8002dea:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fc5c 	bl	80026b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002df8:	bf00      	nop
 8002dfa:	3720      	adds	r7, #32
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <__libc_init_array>:
 8002e14:	b570      	push	{r4, r5, r6, lr}
 8002e16:	4d0d      	ldr	r5, [pc, #52]	; (8002e4c <__libc_init_array+0x38>)
 8002e18:	4c0d      	ldr	r4, [pc, #52]	; (8002e50 <__libc_init_array+0x3c>)
 8002e1a:	1b64      	subs	r4, r4, r5
 8002e1c:	10a4      	asrs	r4, r4, #2
 8002e1e:	2600      	movs	r6, #0
 8002e20:	42a6      	cmp	r6, r4
 8002e22:	d109      	bne.n	8002e38 <__libc_init_array+0x24>
 8002e24:	4d0b      	ldr	r5, [pc, #44]	; (8002e54 <__libc_init_array+0x40>)
 8002e26:	4c0c      	ldr	r4, [pc, #48]	; (8002e58 <__libc_init_array+0x44>)
 8002e28:	f000 f820 	bl	8002e6c <_init>
 8002e2c:	1b64      	subs	r4, r4, r5
 8002e2e:	10a4      	asrs	r4, r4, #2
 8002e30:	2600      	movs	r6, #0
 8002e32:	42a6      	cmp	r6, r4
 8002e34:	d105      	bne.n	8002e42 <__libc_init_array+0x2e>
 8002e36:	bd70      	pop	{r4, r5, r6, pc}
 8002e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e3c:	4798      	blx	r3
 8002e3e:	3601      	adds	r6, #1
 8002e40:	e7ee      	b.n	8002e20 <__libc_init_array+0xc>
 8002e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e46:	4798      	blx	r3
 8002e48:	3601      	adds	r6, #1
 8002e4a:	e7f2      	b.n	8002e32 <__libc_init_array+0x1e>
 8002e4c:	08002ebc 	.word	0x08002ebc
 8002e50:	08002ebc 	.word	0x08002ebc
 8002e54:	08002ebc 	.word	0x08002ebc
 8002e58:	08002ec0 	.word	0x08002ec0

08002e5c <memset>:
 8002e5c:	4402      	add	r2, r0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d100      	bne.n	8002e66 <memset+0xa>
 8002e64:	4770      	bx	lr
 8002e66:	f803 1b01 	strb.w	r1, [r3], #1
 8002e6a:	e7f9      	b.n	8002e60 <memset+0x4>

08002e6c <_init>:
 8002e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e6e:	bf00      	nop
 8002e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e72:	bc08      	pop	{r3}
 8002e74:	469e      	mov	lr, r3
 8002e76:	4770      	bx	lr

08002e78 <_fini>:
 8002e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7a:	bf00      	nop
 8002e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e7e:	bc08      	pop	{r3}
 8002e80:	469e      	mov	lr, r3
 8002e82:	4770      	bx	lr
