#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Jul 16 15:45:46 2018
# Process ID: 21924
# Current directory: J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14560 J:\FEP\ESFP1512\MZ702AB\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.xpr
# Log file: J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys/vivado.log
# Journal file: J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 905.652 ; gain = 193.473
open_bd_design {J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.0 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <J:/FEP/ESFP1512/MZ702AB/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 16 15:46:19 2018...
