0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v,1728514005,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,,design_1_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1728514005,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,1728514005,vhdl,,,,design_1_axi_gpio_1_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,1728514004,vhdl,,,,design_1_proc_sys_reset_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1728514001,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1728514004,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ipshared/db16/image_loader_module.v,,design_1_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1728514006,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconstant_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/sim/design_3_axi4_lite_final_outp_0_0.v,1729208706,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/daef/axi4_lite_layer_connector.v,,design_3_axi4_lite_final_outp_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_layer_conn_0_0/sim/design_3_axi4_lite_layer_conn_0_0.v,1729208219,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/c04c/axi4_lite_register_module.v,,design_3_axi4_lite_layer_conn_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/sim/design_3_axi4_lite_register_m_0_0.v,1729204280,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xbar_0/sim/design_3_xbar_0.v,,design_3_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi_timebase_wdt_0_0/sim/design_3_axi_timebase_wdt_0_0.vhd,1729204281,vhdl,,,,design_3_axi_timebase_wdt_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tdata_design_3_axis_broadcaster_0_0.v,1729545337,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tuser_design_3_axis_broadcaster_0_0.v,,tdata_design_3_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/top_design_3_axis_broadcaster_0_0.v,1729545337,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/sim/design_3_axis_broadcaster_0_0.v,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh;C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,top_design_3_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tuser_design_3_axis_broadcaster_0_0.v,1729545337,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/top_design_3_axis_broadcaster_0_0.v,,tuser_design_3_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/sim/design_3_axis_broadcaster_0_0.v,1729204281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/380d/hardmax.v,,design_3_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_hardmax_0_0/sim/design_3_hardmax_0_0.v,1729209548,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,design_3_hardmax_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_image_loader_module_0_0/sim/design_3_image_loader_module_0_0.v,1729204281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/src/ila_0/sim/ila_0.v,,design_3_image_loader_module_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/sim/design_3_perceptron_0_0.v,1729558109,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_2_0/sim/design_3_perceptron_2_0.v,,design_3_perceptron_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/src/ila_0/sim/ila_0.v,1729558142,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/df32/perceptron.v,,ila_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd,1729558142,vhdl,,,,mult_gen_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_2_0/sim/design_3_perceptron_2_0.v,1729204307,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_3_0/sim/design_3_perceptron_3_0.v,,design_3_perceptron_2_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_3_0/sim/design_3_perceptron_3_0.v,1729204309,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_0_0/sim/design_3_xlconstant_0_0.v,,design_3_perceptron_3_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xbar_0/sim/design_3_xbar_0.v,1729545852,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tdata_design_3_axis_broadcaster_0_0.v,,design_3_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_0_0/sim/design_3_xlconstant_0_0.v,1729204310,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_1_0/sim/design_3_xlconstant_1_0.v,,design_3_xlconstant_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_1_0/sim/design_3_xlconstant_1_0.v,1729204310,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_2_0/sim/design_3_xlconstant_2_0.v,,design_3_xlconstant_1_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_2_0/sim/design_3_xlconstant_2_0.v,1729204310,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/sim/design_3.v,,design_3_xlconstant_2_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/0b19/axi4_lite_final_output.v,1729208706,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/sim/design_3_axi4_lite_final_outp_0_0.v,,axi4_lite_final_output,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/380d/hardmax.v,1729209548,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_hardmax_0_0/sim/design_3_hardmax_0_0.v,,hardmax,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/5e66/image_loader_module.v,1729204281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_image_loader_module_0_0/sim/design_3_image_loader_module_0_0.v,,image_loader_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/c04c/axi4_lite_register_module.v,1729204280,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/sim/design_3_axi4_lite_register_m_0_0.v,,axi4_lite_register_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/daef/axi4_lite_layer_connector.v,1729208219,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_layer_conn_0_0/sim/design_3_axi4_lite_layer_conn_0_0.v,,axi4_lite_layer_connector,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/df32/perceptron.v,1729558109,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/sim/design_3_perceptron_0_0.v,,perceptron,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1729204286,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1729204286,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,blk_mem_gen_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/sim/design_3.v,1729209547,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_3_tb.v,,design_3;design_3_axi_interconnect_0_0;m00_couplers_imp_HRSIK2;m01_couplers_imp_1CNR8YB;m02_couplers_imp_JDP5DD;m03_couplers_imp_1BBJKPC;m04_couplers_imp_KZMPDG;m05_couplers_imp_19RSRO5;m06_couplers_imp_LRJVXZ;m07_couplers_imp_18PJZ4M;m08_couplers_imp_O8MN0E;m09_couplers_imp_1F2H8GV;s00_couplers_imp_1FDXN00,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_2_tb.v,1728587694,verilog,,,,design_2_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_3_tb.v,1729205484,verilog,,,,design_3_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1728521610,verilog,,,,design_1_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,1729562615,verilog,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v,1728586994,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_2_tb.v,,design_2_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1729204281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/5e66/image_loader_module.v,,dual_port_AXI_Native_bram,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl;../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,1729204281,verilog,,,,,,,,,,,,
