```verilog
module top_module (
    input [3:0] in,
    output reg [1:0] pos
);

    always @(*) begin
        casex (in)
            4'b1xxx: pos = 2'd3; // If in[3] is high, the highest priority
            4'b01xx: pos = 2'd2; // If in[2] is high and in[3] is low
            4'b001x: pos = 2'd1; // If in[1] is high and in[3:2] are low
            4'b0001: pos = 2'd0; // If in[0] is high and in[3:1] are low
            default: pos = 2'd0; // If none are high, output zero
        endcase
    end

endmodule
```