m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg
valu
Z1 !s110 1608585400
!i10b 1
!s100 h5`;GBDWG^YZLbY]o7S]l3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@_C]NSaf6ETzS;kdz9`273
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607294168
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v
!i122 5
L0 1 18
Z4 OV;L;2020.1_3;71
r1
!s85 0
31
Z5 !s108 1608585400.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu_test
R1
!i10b 1
!s100 b]nb46QEMSDe2T1kSh;LJ1
R2
IkUgASTk[S?_b@@;TKI@H81
R3
R0
Z8 w1459766494
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v
!i122 6
L0 1 61
R4
r1
!s85 0
31
R5
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v|
!i113 1
R6
R7
vcontroller
Z9 !s110 1608585387
!i10b 1
!s100 O50EmC0LkHZ_oLQ:h70go0
R2
IIO5MYdL?b<_=iWFlASD7T1
R3
R0
w1607302311
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v
!i122 3
L0 1 53
R4
r1
!s85 0
31
Z10 !s108 1608585387.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v|
!i113 1
R6
R7
vcontroller_test
R9
!i10b 1
!s100 4VhYWzUzRRDj^U<e:QRQB3
R2
IT:9VA1PHJX[7OW5Y;dh0:2
R3
R0
w1459766495
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v
!i122 4
L0 1 145
R4
r1
!s85 0
31
R10
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v|
!i113 1
R6
R7
vdriver
Z11 !s110 1608585406
!i10b 1
!s100 ohSo88GzMF0:X>=9i0TKO2
R2
I09^6^Yb>`SbUST3bRNz1g3
R3
R0
w1607285258
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v
!i122 7
L0 1 12
R4
r1
!s85 0
31
Z12 !s108 1608585406.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v|
!i113 1
R6
R7
vdriver_test
R11
!i10b 1
!s100 zGc>zV_:=W?@ELoCl1`N;2
R2
IjiVY1@7EV[h=NjQTWYDn33
R3
R0
R8
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v
!i122 8
L0 1 43
R4
r1
!s85 0
31
R12
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v|
!i113 1
R6
R7
vmultiplexor
Z13 !s110 1608585414
!i10b 1
!s100 B1K=lKR7SBfWS<<cSDG>i3
R2
IeN9Po:zH?7oVcSmZ>TIjf0
R3
R0
w1602270532
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v
!i122 9
L0 1 11
R4
r1
!s85 0
31
Z14 !s108 1608585414.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor.v|
!i113 1
R6
R7
vmultiplexor_test
R13
!i10b 1
!s100 PY>]nZTVnV51e<hcae9Mh2
R2
IPTJR1e5EB5@dz>51jdOId1
R3
R0
w1459766493
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v
!i122 10
L0 1 46
R4
r1
!s85 0
31
R14
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab4-mux/multiplexor_test.v|
!i113 1
R6
R7
vregister
Z15 !s110 1608585325
!i10b 1
!s100 83WI^_SYWd3Ei[k:eTbiW0
R2
I>;D_nge2Qa3RJMU0BmfX[2
R3
R0
Z16 w1608585282
Z17 8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v
Z18 F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v
!i122 1
L0 1 14
R4
r1
!s85 0
31
Z19 !s108 1608585325.000000
Z20 !s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v|
Z21 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register.v|
!i113 1
R6
R7
vregister_test
R15
!i10b 1
!s100 mVoUJhWcaXC[><3jLEfPY2
R2
IKgVE:Id30BjQC5_i?3GoY0
R3
R0
w1459766496
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v
!i122 2
L0 1 50
R4
r1
!s85 0
31
R19
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab8-reg/register_test.v|
!i113 1
R6
R7
Xregister_v_unit
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R15
VWC6V3W=UiX?_jX`[JaC:f3
r1
!s85 0
!i10b 1
!s100 4jzk`hN<91HmC`g`1Q?b31
IWC6V3W=UiX?_jX`[JaC:f3
!i103 1
S1
R0
R16
R17
R18
!i122 1
L0 14 0
R4
31
R19
R20
R21
!i113 1
R6
R7
