simVerilogNetlistFileList = '(
    (("ece425mp1" "8bit_adder") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("ece425mp1" "full_adder") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("ece425mp1" "nand2") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("ece425mp1" "xor2") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("ece425mp1")
simVerilogNetlistFileCellList = '(("ece425mp1" 
	("xor2" "nand2" "full_adder" "8bit_adder")
    )
)
hnlIncrementalDirectory = '"ihnl"
