{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654841660348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654841660348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 03:14:20 2022 " "Processing started: Fri Jun 10 03:14:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654841660348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1654841660348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 --generate_symbol=C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 --generate_symbol=C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1654841660348 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction super_register_bank.v(18) " "Verilog HDL syntax error at super_register_bank.v(18) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1654841660659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_register_bank.v(53) " "Verilog HDL information at super_register_bank.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1654841660660 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "super_register_bank super_register_bank.v(1) " "Ignored design unit \"super_register_bank\" at super_register_bank.v(1) due to previous errors" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1654841660660 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654841660661 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 10 03:14:20 2022 " "Processing ended: Fri Jun 10 03:14:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654841660661 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654841660661 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654841660661 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654841660661 ""}
