// Seed: 159927581
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1
);
  always @(*) begin
    #(1) begin
      id_2 = id_0;
    end
  end
  logic id_3 = id_0;
  logic id_4;
  assign id_3 = id_3;
endmodule
