5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd endian2.vcd -o endian2.cdd -v endian2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" endian2.v 1 25 1
2 1 8 8000c 1 3d 5002 0 0 1 34 2 $u0
1 FOO 0 80000 1 0 31 0 32 33 5 0 0 0 0 0 0 0
1 a 5 93000c 1 0 0 3 4 33 caa
1 b 6 93000c 1 0 3 6 4 33 4aa
4 1 1 0 0
3 1 main.$u0 "main.$u0" endian2.v 0 14 1
2 2 9 a000d 1 0 1004 0 0 1 36 0
2 3 9 60008 1 32 8 0 0 FOO
2 4 9 5000f 1 25 1104 2 3 3 34 72a
2 5 9 10001 0 1 400 0 0 a
2 6 9 1000f 1 37 6 4 5
2 7 10 110014 1 0 1004 0 0 1 36 0
2 8 10 d000f 1 32 8 0 0 FOO
2 9 10 c0016 1 25 1104 7 8 3 34 72a
2 10 10 80008 0 1 400 0 0 b
2 11 10 80016 1 37 6 9 10
2 12 11 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 13 11 10002 2 2c 900a 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 12 50007 1 0 1008 0 0 32 44 50 0 0 0 0 0 0 0
2 15 12 10001 0 1 400 0 0 a
2 16 12 10007 1 37 a 14 15
2 17 13 9000b 1 32 8 0 0 FOO
2 18 13 70007 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 19 13 5000c 1 24 208 17 18 a
2 20 13 10001 0 1 400 0 0 b
2 21 13 1000c 1 37 a 19 20
4 21 0 0 0
4 16 0 21 21
4 13 0 16 0
4 11 0 13 13
4 6 11 11 11
3 1 main.$u1 "main.$u1" endian2.v 0 23 1
