Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Wed Mar 13 16:13:06 2024
| Host             : SureshNaidu running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xc7k160tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.326        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.201        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |    12606 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3752 |    101400 |            3.70 |
|   Register               |    <0.001 |     5703 |    202800 |            2.81 |
|   CARRY4                 |    <0.001 |      277 |     25350 |            1.09 |
|   LUT as Shift Register  |    <0.001 |      299 |     35000 |            0.85 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |    <0.001 |      152 |     35000 |            0.43 |
|   F7/F8 Muxes            |    <0.001 |      239 |    101400 |            0.24 |
|   Others                 |     0.000 |     1235 |       --- |             --- |
| Signals                  |     0.013 |     9368 |       --- |             --- |
| Block RAM                |     0.008 |      154 |       325 |           47.38 |
| MMCM                     |     0.121 |        1 |         8 |           12.50 |
| I/O                      |     0.024 |      144 |       400 |           36.00 |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     0.326 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.101 |       0.057 |      0.045 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.089 |       0.070 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.010 |       0.009 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.001 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| SYNTH_GEN.camlink_tx_pll/inst/clk_in1                                                      | clk_in_BUFG                                                       |             8.0 |
| clk_out1_clk_wiz_1                                                                         | SYNTH_GEN.camlink_tx_pll/inst/clk_out1_clk_wiz_1                  |            26.9 |
| clkfbout_clk_wiz_1                                                                         | SYNTH_GEN.camlink_tx_pll/inst/clkfbout_clk_wiz_1                  |            56.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| fpga_top                   |     0.201 |
|   SYNTH_GEN.camlink_tx_pll |     0.121 |
|     inst                   |     0.121 |
|   dbg_hub                  |     0.004 |
|     inst                   |     0.004 |
|       BSCANID.u_xsdbm_id   |     0.004 |
|   debuger                  |     0.040 |
|     inst                   |     0.040 |
|       ila_core_inst        |     0.040 |
|   lvds_rx_camlink_0        |     0.004 |
|     fifo_inst              |     0.004 |
|       U0                   |     0.004 |
|   lvds_rx_camlink_1        |     0.001 |
|     fifo_inst              |     0.001 |
|       U0                   |     0.001 |
|   lvds_rx_camlink_2        |     0.001 |
|     fifo_inst              |     0.001 |
|       U0                   |     0.001 |
|   lvds_rx_camlink_3        |     0.001 |
|     fifo_inst              |     0.001 |
|       U0                   |     0.001 |
|   lvds_rx_camlink_4        |     0.001 |
|     fifo_inst              |     0.001 |
|       U0                   |     0.001 |
|   uart_controller          |     0.001 |
|     reg_if                 |     0.001 |
+----------------------------+-----------+


