// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_write_attn_softmax_info (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        attn_softmax_info_stream_dout,
        attn_softmax_info_stream_num_data_valid,
        attn_softmax_info_stream_fifo_cap,
        attn_softmax_info_stream_empty_n,
        attn_softmax_info_stream_read,
        m_axi_inout4_AWVALID,
        m_axi_inout4_AWREADY,
        m_axi_inout4_AWADDR,
        m_axi_inout4_AWID,
        m_axi_inout4_AWLEN,
        m_axi_inout4_AWSIZE,
        m_axi_inout4_AWBURST,
        m_axi_inout4_AWLOCK,
        m_axi_inout4_AWCACHE,
        m_axi_inout4_AWPROT,
        m_axi_inout4_AWQOS,
        m_axi_inout4_AWREGION,
        m_axi_inout4_AWUSER,
        m_axi_inout4_WVALID,
        m_axi_inout4_WREADY,
        m_axi_inout4_WDATA,
        m_axi_inout4_WSTRB,
        m_axi_inout4_WLAST,
        m_axi_inout4_WID,
        m_axi_inout4_WUSER,
        m_axi_inout4_ARVALID,
        m_axi_inout4_ARREADY,
        m_axi_inout4_ARADDR,
        m_axi_inout4_ARID,
        m_axi_inout4_ARLEN,
        m_axi_inout4_ARSIZE,
        m_axi_inout4_ARBURST,
        m_axi_inout4_ARLOCK,
        m_axi_inout4_ARCACHE,
        m_axi_inout4_ARPROT,
        m_axi_inout4_ARQOS,
        m_axi_inout4_ARREGION,
        m_axi_inout4_ARUSER,
        m_axi_inout4_RVALID,
        m_axi_inout4_RREADY,
        m_axi_inout4_RDATA,
        m_axi_inout4_RLAST,
        m_axi_inout4_RID,
        m_axi_inout4_RFIFONUM,
        m_axi_inout4_RUSER,
        m_axi_inout4_RRESP,
        m_axi_inout4_BVALID,
        m_axi_inout4_BREADY,
        m_axi_inout4_BRESP,
        m_axi_inout4_BID,
        m_axi_inout4_BUSER,
        attn_softmax_info_dout,
        attn_softmax_info_num_data_valid,
        attn_softmax_info_fifo_cap,
        attn_softmax_info_empty_n,
        attn_softmax_info_read
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] attn_softmax_info_stream_dout;
input  [1:0] attn_softmax_info_stream_num_data_valid;
input  [1:0] attn_softmax_info_stream_fifo_cap;
input   attn_softmax_info_stream_empty_n;
output   attn_softmax_info_stream_read;
output   m_axi_inout4_AWVALID;
input   m_axi_inout4_AWREADY;
output  [63:0] m_axi_inout4_AWADDR;
output  [0:0] m_axi_inout4_AWID;
output  [31:0] m_axi_inout4_AWLEN;
output  [2:0] m_axi_inout4_AWSIZE;
output  [1:0] m_axi_inout4_AWBURST;
output  [1:0] m_axi_inout4_AWLOCK;
output  [3:0] m_axi_inout4_AWCACHE;
output  [2:0] m_axi_inout4_AWPROT;
output  [3:0] m_axi_inout4_AWQOS;
output  [3:0] m_axi_inout4_AWREGION;
output  [0:0] m_axi_inout4_AWUSER;
output   m_axi_inout4_WVALID;
input   m_axi_inout4_WREADY;
output  [255:0] m_axi_inout4_WDATA;
output  [31:0] m_axi_inout4_WSTRB;
output   m_axi_inout4_WLAST;
output  [0:0] m_axi_inout4_WID;
output  [0:0] m_axi_inout4_WUSER;
output   m_axi_inout4_ARVALID;
input   m_axi_inout4_ARREADY;
output  [63:0] m_axi_inout4_ARADDR;
output  [0:0] m_axi_inout4_ARID;
output  [31:0] m_axi_inout4_ARLEN;
output  [2:0] m_axi_inout4_ARSIZE;
output  [1:0] m_axi_inout4_ARBURST;
output  [1:0] m_axi_inout4_ARLOCK;
output  [3:0] m_axi_inout4_ARCACHE;
output  [2:0] m_axi_inout4_ARPROT;
output  [3:0] m_axi_inout4_ARQOS;
output  [3:0] m_axi_inout4_ARREGION;
output  [0:0] m_axi_inout4_ARUSER;
input   m_axi_inout4_RVALID;
output   m_axi_inout4_RREADY;
input  [255:0] m_axi_inout4_RDATA;
input   m_axi_inout4_RLAST;
input  [0:0] m_axi_inout4_RID;
input  [8:0] m_axi_inout4_RFIFONUM;
input  [0:0] m_axi_inout4_RUSER;
input  [1:0] m_axi_inout4_RRESP;
input   m_axi_inout4_BVALID;
output   m_axi_inout4_BREADY;
input  [1:0] m_axi_inout4_BRESP;
input  [0:0] m_axi_inout4_BID;
input  [0:0] m_axi_inout4_BUSER;
input  [63:0] attn_softmax_info_dout;
input  [3:0] attn_softmax_info_num_data_valid;
input  [3:0] attn_softmax_info_fifo_cap;
input   attn_softmax_info_empty_n;
output   attn_softmax_info_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg attn_softmax_info_stream_read;
reg m_axi_inout4_AWVALID;
reg[63:0] m_axi_inout4_AWADDR;
reg[0:0] m_axi_inout4_AWID;
reg[31:0] m_axi_inout4_AWLEN;
reg[2:0] m_axi_inout4_AWSIZE;
reg[1:0] m_axi_inout4_AWBURST;
reg[1:0] m_axi_inout4_AWLOCK;
reg[3:0] m_axi_inout4_AWCACHE;
reg[2:0] m_axi_inout4_AWPROT;
reg[3:0] m_axi_inout4_AWQOS;
reg[3:0] m_axi_inout4_AWREGION;
reg[0:0] m_axi_inout4_AWUSER;
reg m_axi_inout4_WVALID;
reg m_axi_inout4_BREADY;
reg attn_softmax_info_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout4_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    inout4_blk_n_B;
wire    ap_CS_fsm_state9;
reg    attn_softmax_info_blk_n;
reg   [58:0] trunc_ln_reg_95;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_done;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_idle;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_ready;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_attn_softmax_info_stream_read;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWVALID;
wire   [63:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWADDR;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWID;
wire   [31:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLEN;
wire   [2:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWSIZE;
wire   [1:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWBURST;
wire   [1:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLOCK;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWCACHE;
wire   [2:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWPROT;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWQOS;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWREGION;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWUSER;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WVALID;
wire   [255:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WDATA;
wire   [31:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WSTRB;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WLAST;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WID;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WUSER;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARVALID;
wire   [63:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARADDR;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARID;
wire   [31:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARLEN;
wire   [2:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARSIZE;
wire   [1:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARBURST;
wire   [1:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARLOCK;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARCACHE;
wire   [2:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARPROT;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARQOS;
wire   [3:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARREGION;
wire   [0:0] grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARUSER;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_RREADY;
wire    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_BREADY;
reg    grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire  signed [63:0] sext_ln277_fu_85_p1;
reg    ap_block_state1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg = 1'b0;
end

ViT_act_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start),
    .ap_done(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_done),
    .ap_idle(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_idle),
    .ap_ready(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_ready),
    .attn_softmax_info_stream_dout(attn_softmax_info_stream_dout),
    .attn_softmax_info_stream_num_data_valid(2'd0),
    .attn_softmax_info_stream_fifo_cap(2'd0),
    .attn_softmax_info_stream_empty_n(attn_softmax_info_stream_empty_n),
    .attn_softmax_info_stream_read(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_attn_softmax_info_stream_read),
    .m_axi_inout4_AWVALID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWVALID),
    .m_axi_inout4_AWREADY(m_axi_inout4_AWREADY),
    .m_axi_inout4_AWADDR(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWADDR),
    .m_axi_inout4_AWID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWID),
    .m_axi_inout4_AWLEN(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLEN),
    .m_axi_inout4_AWSIZE(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWSIZE),
    .m_axi_inout4_AWBURST(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWBURST),
    .m_axi_inout4_AWLOCK(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLOCK),
    .m_axi_inout4_AWCACHE(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWCACHE),
    .m_axi_inout4_AWPROT(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWPROT),
    .m_axi_inout4_AWQOS(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWQOS),
    .m_axi_inout4_AWREGION(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWREGION),
    .m_axi_inout4_AWUSER(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWUSER),
    .m_axi_inout4_WVALID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WVALID),
    .m_axi_inout4_WREADY(m_axi_inout4_WREADY),
    .m_axi_inout4_WDATA(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WDATA),
    .m_axi_inout4_WSTRB(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WSTRB),
    .m_axi_inout4_WLAST(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WLAST),
    .m_axi_inout4_WID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WID),
    .m_axi_inout4_WUSER(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WUSER),
    .m_axi_inout4_ARVALID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARVALID),
    .m_axi_inout4_ARREADY(1'b0),
    .m_axi_inout4_ARADDR(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARADDR),
    .m_axi_inout4_ARID(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARID),
    .m_axi_inout4_ARLEN(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARLEN),
    .m_axi_inout4_ARSIZE(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARSIZE),
    .m_axi_inout4_ARBURST(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARBURST),
    .m_axi_inout4_ARLOCK(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARLOCK),
    .m_axi_inout4_ARCACHE(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARCACHE),
    .m_axi_inout4_ARPROT(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARPROT),
    .m_axi_inout4_ARQOS(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARQOS),
    .m_axi_inout4_ARREGION(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARREGION),
    .m_axi_inout4_ARUSER(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_ARUSER),
    .m_axi_inout4_RVALID(1'b0),
    .m_axi_inout4_RREADY(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_RREADY),
    .m_axi_inout4_RDATA(256'd0),
    .m_axi_inout4_RLAST(1'b0),
    .m_axi_inout4_RID(1'd0),
    .m_axi_inout4_RFIFONUM(9'd0),
    .m_axi_inout4_RUSER(1'd0),
    .m_axi_inout4_RRESP(2'd0),
    .m_axi_inout4_BVALID(m_axi_inout4_BVALID),
    .m_axi_inout4_BREADY(grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_BREADY),
    .m_axi_inout4_BRESP(m_axi_inout4_BRESP),
    .m_axi_inout4_BID(m_axi_inout4_BID),
    .m_axi_inout4_BUSER(m_axi_inout4_BUSER),
    .sext_ln277(trunc_ln_reg_95)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m_axi_inout4_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_ready == 1'b1)) begin
            grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_95 <= {{attn_softmax_info_dout[63:5]}};
    end
end

always @ (*) begin
    if (((attn_softmax_info_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout4_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout4_BVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout4_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout4_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        attn_softmax_info_blk_n = attn_softmax_info_empty_n;
    end else begin
        attn_softmax_info_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((attn_softmax_info_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        attn_softmax_info_read = 1'b1;
    end else begin
        attn_softmax_info_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        attn_softmax_info_stream_read = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_attn_softmax_info_stream_read;
    end else begin
        attn_softmax_info_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inout4_blk_n_AW = m_axi_inout4_AWREADY;
    end else begin
        inout4_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        inout4_blk_n_B = m_axi_inout4_BVALID;
    end else begin
        inout4_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_inout4_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout4_AWADDR = sext_ln277_fu_85_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWADDR = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWADDR;
    end else begin
        m_axi_inout4_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWBURST = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWBURST;
    end else begin
        m_axi_inout4_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWCACHE = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWCACHE;
    end else begin
        m_axi_inout4_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWID = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWID;
    end else begin
        m_axi_inout4_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout4_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout4_AWLEN = 32'd129;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWLEN = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLEN;
    end else begin
        m_axi_inout4_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWLOCK = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWLOCK;
    end else begin
        m_axi_inout4_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWPROT = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWPROT;
    end else begin
        m_axi_inout4_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWQOS = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWQOS;
    end else begin
        m_axi_inout4_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWREGION = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWREGION;
    end else begin
        m_axi_inout4_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWSIZE = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWSIZE;
    end else begin
        m_axi_inout4_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWUSER = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWUSER;
    end else begin
        m_axi_inout4_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout4_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout4_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_AWVALID = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_AWVALID;
    end else begin
        m_axi_inout4_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout4_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout4_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_BREADY = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_BREADY;
    end else begin
        m_axi_inout4_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout4_WVALID = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WVALID;
    end else begin
        m_axi_inout4_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((attn_softmax_info_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_inout4_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_inout4_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((attn_softmax_info_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_ap_start_reg;

assign m_axi_inout4_ARADDR = 64'd0;

assign m_axi_inout4_ARBURST = 2'd0;

assign m_axi_inout4_ARCACHE = 4'd0;

assign m_axi_inout4_ARID = 1'd0;

assign m_axi_inout4_ARLEN = 32'd0;

assign m_axi_inout4_ARLOCK = 2'd0;

assign m_axi_inout4_ARPROT = 3'd0;

assign m_axi_inout4_ARQOS = 4'd0;

assign m_axi_inout4_ARREGION = 4'd0;

assign m_axi_inout4_ARSIZE = 3'd0;

assign m_axi_inout4_ARUSER = 1'd0;

assign m_axi_inout4_ARVALID = 1'b0;

assign m_axi_inout4_RREADY = 1'b0;

assign m_axi_inout4_WDATA = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WDATA;

assign m_axi_inout4_WID = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WID;

assign m_axi_inout4_WLAST = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WLAST;

assign m_axi_inout4_WSTRB = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WSTRB;

assign m_axi_inout4_WUSER = grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66_m_axi_inout4_WUSER;

assign sext_ln277_fu_85_p1 = $signed(trunc_ln_reg_95);

endmodule //ViT_act_write_attn_softmax_info
