{
  "design": {
    "design_info": {
      "boundary_crc": "0x510CABED2BBAD41E",
      "device": "xc7a100tfgg484-2",
      "name": "mcu",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.2",
      "validated": "true"
    },
    "design_tree": {
      "LVDS_in_byte_CDC_0": "",
      "LVDS_out_CDC_0": "",
      "axi_ethernetlite_ETHERNET": "",
      "axi_gpio_0_MULTI": "",
      "axi_gpio_1_ONEWIRE_out": "",
      "axi_gpio_2_ONEWIRE_in": "",
      "axi_gpio_3_ROTENC": "",
      "axi_gpio_7_LVDS": "",
      "axi_iic_0_PLL": "",
      "axi_iic_1_BOARD": "",
      "axi_quad_spi_0_CONFIG": "",
      "axi_quad_spi_1_TRX": "",
      "axi_timer_0": "",
      "axi_uart16550_FTDI_0": "",
      "rotenc_ACCU_0": "",
      "clk_lvds_in_PLL_0": "",
      "onewire_DMR_0": "",
      "mb_0": "",
      "mb_0_axi_intc": "",
      "mb_0_axi_intc_concat": "",
      "mb_0_axi_interconnect_top": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "s02_couplers": {
          "auto_us": ""
        },
        "s03_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {}
      },
      "mb_0_local_memory": {
        "dlmb_bram_if_cntlr": "",
        "dlmb_v10": "",
        "ilmb_bram_if_cntlr": "",
        "ilmb_v10": "",
        "lmb_bram": "",
        "lmb_v10": ""
      },
      "mb_0_mdm": "",
      "mb_0_reset": "",
      "mig_7series_0": "",
      "mii_to_rmii_ETHERNET": "",
      "LVDS_in_SERDES_0": "",
      "LVDS_out_SERDES_0": "",
      "rotenc_CONCAT_0": "",
      "const_width4_val0": "",
      "const_width1_val1": "",
      "const_width31_val0": "",
      "mb_0_axi_interconnect_bot1": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {}
      },
      "mb_0_axi_interconnect_bot2": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "LVDS_in_FIFO_combiner_0": "",
      "LVDS_in_AXIS_0": "",
      "LVDS_in_CONCAT_0": "",
      "LVDS_in_SLICE_Q_0": "",
      "LVDS_in_SLICE_I_0": "",
      "LVDS_in_SLICE_LoCheck_0": "",
      "LVDS_in_SLICE_HiCheck_0": "",
      "LVDS_in_XOR_0": "",
      "LVDS_in_0cmp_AND_0": "",
      "LVDS_in_0CMP_0": "",
      "const_width32_0x80004000": "",
      "const_width32_0xC000C000": "",
      "LVDS_in_FFT_0": "",
      "clk_trx_in_PLL_0": "",
      "clk_pll_trx_in_PLL_0": "",
      "clk_pll_trx_in_MMCM_0": "",
      "LVDS_016mhz000_SYSRESET_0": "",
      "LVDS_064mhz000_SYSRESET_0": "",
      "LVDS_in_CORDIC_0": "",
      "const_width8_val0": "",
      "LVDS_in_out_clk_BINCOUNTER_0": "",
      "LVDS_in_out_samplecounter_SLICE_0": "",
      "LVDS_in_out_sample_tvalid_SLICE_0": "",
      "LVDS_in_out_sample_tvalid_REDLOG_0": "",
      "LVDS_in_tlast_gen_SLICE_0": "",
      "LVDS_in_tlast_gen_REDLOG_0": "",
      "LVDS_in_ShiftRAM_0": "",
      "LVDS_in_tlast_gen_REDLOG_1": "",
      "LVDS_in_tlast_gen_VecLOG_1": "",
      "const_width11_0x400": "",
      "LVDS_in_byte_SLICE_0": "",
      "LVDS_in_byte_CONCAT_0": "",
      "LVDS_in_byte_SLICE_1": "",
      "LVDS_in_byte_SLICE_2": "",
      "LVDS_in_byte_SLICE_3": "",
      "LVDS_in_byte_SLICE_4": "",
      "LVDS_in_byte_SLICE_5": "",
      "LVDS_in_byte_SLICE_6": "",
      "LVDS_in_byte_SLICE_7": "",
      "LVDS_in_out_sample_tvalid_REDLOG_1": "",
      "LVDS_in_out_sample_tvalid_INV_0": "",
      "LVDS_in_bitslip_COUNTER_0": "",
      "LVDS_in_0cmp_INV_0": "",
      "LVDS_in_0cmp_CONCAT_0": "",
      "LVDS_in_byte_sync_REDLOG_0": "",
      "LVDS_in_byte_CONCAT_1": "",
      "LVDS_in_byte_sync_SR_0": "",
      "LVDS_in_byte_sync_REDLOG_1": "",
      "LVDS_in_byte_sync_CONCAT_0": "",
      "LVDS_in_byteswap_COUNTER_0": "",
      "LVDS_in_byte_sync_SR_1": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "gpio_rtl_0_multi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1_onewire_gpio_in": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1_onewire_gpio_out": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "iic_rtl_0_pll": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "iic_rtl_1_board": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "mdio_rtl_0_ethernet": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "rmii_rtl_0_ethernet": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "spi_rtl_0_config": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "spi_rtl_1_trx": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "uart_rtl_0_ftdi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "FSM_LVDS_in_CORDIC_0_M_AXIS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "64000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 44} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 44} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 44} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 44}",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "44",
            "value_src": "auto_prop"
          }
        }
      }
    },
    "ports": {
      "board_rotenc_pulse": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "board_rotenc_push": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "board_rotenc_up": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ddr3_init_calib_complete_obuf": {
        "direction": "O"
      },
      "dmr_1_onewire_a_in": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "dmr_1_onewire_d_in": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dmr_1_onewire_we_in": {
        "direction": "I"
      },
      "mb_axi_clk_083mhz333": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "gpio_rtl_1_onewire_gpio_in"
          },
          "ASSOCIATED_RESET": {
            "value": "peripheral_reset"
          },
          "CLK_DOMAIN": {
            "value": "mcu_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "83333333",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "peripheral_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "pll_int": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "pwm0_lcd_bl_obuf": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "trx_int": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_fpga_ft_12mhz_obuf": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_trx_in_PLL_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ufb_fpga_ft_resetn_obuf": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ufb_trx_rxclk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_ufb_trx_rxclk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_rxclk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_ufb_trx_rxclk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_rxd09_n": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_rxd09_p": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_txclk_n": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txclk_p": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txd_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_txd_p": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pll_clk_g": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_pll_clk_g",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "trx_clk_026mhz000_g": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_trx_clk_026mhz000_g",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "26000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "FSM_LVDS_clk_064mhz000": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_clk_32mhz_LVDS_0_clk_128mhz000_lvds",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "64000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "FSM_LVDS_in_FFT_0_FrameStarted": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "FSM_LVDS_in_sample_clken": {
        "type": "ce",
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "FSM_LVDS_in_FFT_0_pntIdx": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "LVDS_in_byte_CDC_0": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_CDC_LVDS_in_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "1"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "LVDS_out_CDC_0": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_CDC_LVDS_out_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "1"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "axi_ethernetlite_ETHERNET": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "mcu_axi_ethernetlite_ETHERNET_0",
        "parameters": {
          "C_DUPLEX": {
            "value": "1"
          },
          "C_INCLUDE_GLOBAL_BUFFERS": {
            "value": "1"
          },
          "C_INCLUDE_INTERNAL_LOOPBACK": {
            "value": "1"
          },
          "C_S_AXI_PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "axi_gpio_0_MULTI": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_MULTI_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_gpio_1_ONEWIRE_out": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_1_ONEWIRE_out_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_2_ONEWIRE_in": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_2_ONEWIRE_in_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_3_ROTENC": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_3_ROTENC_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_7_LVDS": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_7_LVDS_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_iic_0_PLL": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "mcu_axi_iic_0_PLL_0",
        "parameters": {
          "C_SDA_LEVEL": {
            "value": "1"
          },
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "axi_iic_1_BOARD": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "mcu_axi_iic_1_BOARD_0",
        "parameters": {
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "axi_quad_spi_0_CONFIG": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mcu_axi_quad_spi_0_CONFIG_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SHARED_STARTUP": {
            "value": "0"
          },
          "C_SPI_MEMORY": {
            "value": "3"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "1"
          }
        }
      },
      "axi_quad_spi_1_TRX": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mcu_axi_quad_spi_1_TRX_0",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_SPI_MODE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "mcu_axi_timer_0_0"
      },
      "axi_uart16550_FTDI_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "mcu_axi_uart16550_0_FTDI_0"
      },
      "rotenc_ACCU_0": {
        "vlnv": "xilinx.com:ip:c_accum:12.0",
        "xci_name": "mcu_c_accum_0_ROTENC_0",
        "parameters": {
          "Accum_Mode": {
            "value": "Add_Subtract"
          },
          "Bypass": {
            "value": "false"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "false"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Input_Type": {
            "value": "Signed"
          },
          "Input_Width": {
            "value": "32"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Output_Width": {
            "value": "32"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "clk_lvds_in_PLL_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_32mhz_LVDS_0",
        "parameters": {
          "AXI_DRP": {
            "value": "false"
          },
          "CLKIN1_JITTER_PS": {
            "value": "156.25"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "149.670"
          },
          "CLKOUT1_MATCHED_ROUTING": {
            "value": "true"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.696"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "128"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "174.718"
          },
          "CLKOUT2_MATCHED_ROUTING": {
            "value": "false"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.696"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "64"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "237.501"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "114.696"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "16"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "158.007"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "114.696"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_128mhz000_lvds"
          },
          "CLK_OUT1_USE_FINE_PS_GUI": {
            "value": "false"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_064mhz000_lvds"
          },
          "CLK_OUT2_USE_FINE_PS_GUI": {
            "value": "false"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_016mhz000_lvds"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_out4"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "14"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.625"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7"
          },
          "MMCM_CLKOUT0_USE_FINE_PS": {
            "value": "false"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "14"
          },
          "MMCM_CLKOUT1_USE_FINE_PS": {
            "value": "false"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "56"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PHASE_DUTY_CONFIG": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "64"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_DYN_PHASE_SHIFT": {
            "value": "false"
          },
          "USE_DYN_RECONFIG": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "false"
          }
        }
      },
      "onewire_DMR_0": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_dmr_1_ONEWIRE_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "0"
          },
          "common_output_clk": {
            "value": "true"
          },
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          },
          "sync_reset_qdpo": {
            "value": "true"
          },
          "sync_reset_qspo": {
            "value": "true"
          }
        }
      },
      "mb_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "mcu_mb_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "17"
          },
          "C_AREA_OPTIMIZED": {
            "value": "0"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "17"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "4"
          },
          "C_DCACHE_USE_WRITEBACK": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "2"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "8"
          },
          "C_ICACHE_STREAMS": {
            "value": "0"
          },
          "C_ICACHE_VICTIMS": {
            "value": "0"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "0"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "5"
          },
          "C_PVR": {
            "value": "0"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "0"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "C_USE_REORDER_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "6"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > mcu mb_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "mb_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "mcu_mb_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "0"
          }
        }
      },
      "mb_0_axi_intc_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_mb_0_axi_intc_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "12"
          }
        }
      },
      "mb_0_axi_interconnect_top": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_mb_0_axi_interconnect_top_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "4"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_us_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_us_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_us_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s02_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_us_3",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mcu_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "m00_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "mb_0_axi_interconnect_top_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "mb_0_axi_interconnect_top_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mb_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "LMB_M": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "2"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > mcu mb_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_dlmb_v10_0"
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_ilmb_v10_0"
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "mcu_lmb_bram_0",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_A_Write_Rate": {
                "value": "50"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "lmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_lmb_v10_0"
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/SLMB",
              "dlmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/SLMB",
              "ilmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_lmb_bus": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/SLMB1",
              "lmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_lmb": {
            "interface_ports": [
              "LMB_M",
              "lmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "lmb_v10/SYS_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "lmb_v10/LMB_Clk"
            ]
          }
        }
      },
      "mb_0_mdm": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "mcu_mb_0_mdm_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "1"
          },
          "C_DBG_REG_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_S_AXI_ADDR_WIDTH": {
            "value": "4"
          },
          "C_TRACE_OUTPUT": {
            "value": "0"
          },
          "C_USE_CROSS_TRIGGER": {
            "value": "1"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "mb_0_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_mb_0_reset_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "mcu_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "mii_to_rmii_ETHERNET": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "mcu_mii_to_rmii_ETHERNET_0",
        "parameters": {
          "C_FIXED_SPEED": {
            "value": "0"
          },
          "C_INCLUDE_BUF": {
            "value": "1"
          }
        }
      },
      "LVDS_in_SERDES_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_LVDS_in_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_EN": {
            "value": "false"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "INCLUDE_IDELAYCTRL": {
            "value": "false"
          },
          "INCLUDE_IDELAYCTRL_BUFG": {
            "value": "false"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "LVDS_out_SERDES_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_LVDS_out_0",
        "parameters": {
          "BUS_DIR": {
            "value": "OUTPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "true"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          },
          "USE_TEMPLATE": {
            "value": "Custom"
          }
        }
      },
      "rotenc_CONCAT_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_ROTENC_0"
      },
      "const_width4_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_LVDS_val0000_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "const_width1_val1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_LVDS_val1_0"
      },
      "const_width31_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_ROTENC_31bit_val0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "31"
          }
        }
      },
      "mb_0_axi_interconnect_bot1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_mb_0_axi_interconnect_top_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "mb_0_axi_interconnect_bot1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_mb_0_axi_interconnect_bot1": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "mb_0_axi_interconnect_bot1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "mb_0_axi_interconnect_bot1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mb_0_axi_interconnect_bot2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_mb_0_axi_interconnect_bot1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_3",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m04_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "mb_0_axi_interconnect_bot2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_mb_0_axi_interconnect_bot2": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "mb_0_axi_interconnect_bot2_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "mb_0_axi_interconnect_bot2_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          }
        }
      },
      "LVDS_in_FIFO_combiner_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "mcu_fifo_generator_0_0",
        "parameters": {
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "INTERFACE_TYPE": {
            "value": "Native"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Input_Depth": {
            "value": "64"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Performance_Options": {
            "value": "Standard_FIFO"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Use_Embedded_Registers": {
            "value": "true"
          },
          "Valid_Flag": {
            "value": "false"
          },
          "Write_Acknowledge_Flag": {
            "value": "false"
          }
        }
      },
      "LVDS_in_AXIS_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "mcu_CDC_LVDS_in_1",
        "parameters": {
          "Clock_Type_AXI": {
            "value": "Common_Clock"
          },
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "Enable_TLAST": {
            "value": "true"
          },
          "FIFO_Implementation_axis": {
            "value": "Common_Clock_Block_RAM"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_rdch": {
            "value": "Common_Clock_Block_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wdch": {
            "value": "Common_Clock_Block_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "HAS_ACLKEN": {
            "value": "false"
          },
          "INTERFACE_TYPE": {
            "value": "AXI_STREAM"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Input_Depth": {
            "value": "64"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Register_Slice_Mode_axis": {
            "value": "Light_Weight"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "1"
          },
          "TUSER_WIDTH": {
            "value": "44"
          },
          "Use_Dout_Reset": {
            "value": "true"
          },
          "Use_Embedded_Registers": {
            "value": "true"
          },
          "Use_Embedded_Registers_axis": {
            "value": "false"
          },
          "Valid_Flag": {
            "value": "false"
          },
          "Write_Acknowledge_Flag": {
            "value": "false"
          },
          "axis_type": {
            "value": "FIFO"
          }
        }
      },
      "LVDS_in_CONCAT_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "14"
          },
          "IN1_WIDTH": {
            "value": "2"
          },
          "IN2_WIDTH": {
            "value": "14"
          },
          "IN3_WIDTH": {
            "value": "2"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "LVDS_in_SLICE_Q_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_SLICE_LVDS_in_15_0",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "LVDS_in_SLICE_I_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_SLICE_LVDS_in_15_1",
        "parameters": {
          "DIN_FROM": {
            "value": "29"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "14"
          }
        }
      },
      "LVDS_in_SLICE_LoCheck_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_SLICE_LVDS_in_15_2",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "LVDS_in_SLICE_HiCheck_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_SLICE_LVDS_in_15_3",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "30"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "LVDS_in_XOR_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mcu_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "LVDS_in_0cmp_AND_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mcu_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "LVDS_in_0CMP_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_util_reduced_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "const_width32_0x80004000": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "2147500032"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "const_width32_0xC000C000": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_const_80004000_0",
        "parameters": {
          "CONST_VAL": {
            "value": "3221274624"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "LVDS_in_FFT_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "mcu_xfft_0_0",
        "parameters": {
          "aclken": {
            "value": "false"
          },
          "aresetn": {
            "value": "true"
          },
          "butterfly_type": {
            "value": "use_xtremedsp_slices"
          },
          "complex_mult_type": {
            "value": "use_mults_performance"
          },
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "input_width": {
            "value": "16"
          },
          "memory_options_data": {
            "value": "distributed_ram"
          },
          "memory_options_phase_factors": {
            "value": "distributed_ram"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "0"
          },
          "output_ordering": {
            "value": "bit_reversed_order"
          },
          "phase_factor_width": {
            "value": "16"
          },
          "rounding_modes": {
            "value": "convergent_rounding"
          },
          "scaling_options": {
            "value": "unscaled"
          },
          "target_clock_frequency": {
            "value": "64"
          },
          "target_data_throughput": {
            "value": "4"
          },
          "throttle_scheme": {
            "value": "realtime"
          },
          "transform_length": {
            "value": "128"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "clk_trx_in_PLL_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "384.61"
          },
          "CLKIN2_JITTER_PS": {
            "value": "106.24"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "187.765"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "208.908"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.0"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "137.681"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "137.681"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "137.681"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "137.681"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_trx_050mhz000"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "50"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "38.462"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "26"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "26.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "clk_pll_trx_in_PLL_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_trx_050mhz000_PLL_0",
        "parameters": {
          "AXI_DRP": {
            "value": "false"
          },
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "96.666"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "98.321"
          },
          "CLKOUT2_MATCHED_ROUTING": {
            "value": "true"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "177.778"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "118.639"
          },
          "CLKOUT3_MATCHED_ROUTING": {
            "value": "true"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "131.885"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "106.952"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_JITTER": {
            "value": "106.952"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_200mhz000"
          },
          "CLK_OUT1_USE_FINE_PS_GUI": {
            "value": "false"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_177mhz778"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_050mhz000"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_025mhz000"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_out5"
          },
          "CLK_OUT6_PORT": {
            "value": "clk_out6"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8"
          },
          "MMCM_CLKOUT0_USE_FINE_PS": {
            "value": "false"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "9"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "64"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PHASE_DUTY_CONFIG": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "50"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "SECONDARY_IN_FREQ": {
            "value": "50"
          },
          "SECONDARY_SOURCE": {
            "value": "No_buffer"
          },
          "USE_DYN_PHASE_SHIFT": {
            "value": "false"
          },
          "USE_DYN_RECONFIG": {
            "value": "false"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "clk_pll_trx_in_MMCM_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_in_PLL_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "273.316"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "162.874"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "114.306"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "64"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "141.322"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "16"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "118.639"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "131.885"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "120.359"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_JITTER": {
            "value": "190.216"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "138.123"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_012mhz000"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_064mhz000"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_016mhz000"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_050mhz000"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_025mhz000"
          },
          "CLK_OUT6_PORT": {
            "value": "clk_out6"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.250"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "84.375"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "50"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "SECONDARY_IN_FREQ": {
            "value": "50"
          },
          "SECONDARY_SOURCE": {
            "value": "No_buffer"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "LVDS_016mhz000_SYSRESET_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_proc_sys_reset_0_0"
      },
      "LVDS_064mhz000_SYSRESET_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_sys_reset_16mhz000_0"
      },
      "LVDS_in_CORDIC_0": {
        "vlnv": "xilinx.com:ip:cordic:6.0",
        "xci_name": "mcu_cordic_0_0",
        "parameters": {
          "Compensation_Scaling": {
            "value": "Embedded_Multiplier"
          },
          "Data_Format": {
            "value": "SignedFraction"
          },
          "Functional_Selection": {
            "value": "Translate"
          },
          "Input_Width": {
            "value": "24"
          },
          "Output_Width": {
            "value": "16"
          },
          "Round_Mode": {
            "value": "Nearest_Even"
          },
          "cartesian_has_tlast": {
            "value": "true"
          },
          "cartesian_has_tuser": {
            "value": "true"
          },
          "cartesian_tuser_width": {
            "value": "44"
          },
          "out_tlast_behv": {
            "value": "Pass_Cartesian_TLAST"
          }
        }
      },
      "const_width8_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_const_width1_val0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "LVDS_in_out_clk_BINCOUNTER_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "mcu_c_counter_binary_0_0",
        "parameters": {
          "Implementation": {
            "value": "DSP48"
          },
          "Output_Width": {
            "value": "48"
          }
        }
      },
      "LVDS_in_out_samplecounter_SLICE_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_out_sample_tvalid_SLICE_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_out_bincounter_SLICE_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "LVDS_in_out_sample_tvalid_REDLOG_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_LVDS_in_out_bin_clken_REDLOG_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "4"
          }
        }
      },
      "LVDS_in_tlast_gen_SLICE_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_out_sample_clken_SLICE_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "10"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "11"
          }
        }
      },
      "LVDS_in_tlast_gen_REDLOG_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_LVDS_in_out_sample_clken_REDLOG_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "11"
          }
        }
      },
      "LVDS_in_ShiftRAM_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "mcu_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitRadix": {
            "value": "16"
          },
          "AsyncInitVal": {
            "value": "00000000000"
          },
          "DefaultData": {
            "value": "00000000000"
          },
          "DefaultDataRadix": {
            "value": "16"
          },
          "Depth": {
            "value": "351"
          },
          "SCLR": {
            "value": "true"
          },
          "Width": {
            "value": "44"
          }
        }
      },
      "LVDS_in_tlast_gen_REDLOG_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_LVDS_in_tlast_gen_REDLOG_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "11"
          }
        }
      },
      "LVDS_in_tlast_gen_VecLOG_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "mcu_util_vector_logic_0_2",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "11"
          }
        }
      },
      "const_width11_0x400": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_const_width32_0x80004000_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1024"
          },
          "CONST_WIDTH": {
            "value": "11"
          }
        }
      },
      "LVDS_in_byte_SLICE_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_CONCAT_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_0_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "LVDS_in_byte_SLICE_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_4",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_5",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_SLICE_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "mcu_LVDS_in_SLICE_0_6",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LVDS_in_out_sample_tvalid_REDLOG_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_LVDS_in_out_sample_clken_REDLOG_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "LVDS_in_out_sample_tvalid_INV_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_0_2"
      },
      "LVDS_in_bitslip_COUNTER_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "mcu_c_counter_binary_0_1",
        "parameters": {
          "Output_Width": {
            "value": "3"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "6"
          }
        }
      },
      "LVDS_in_0cmp_INV_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_LVDS_in_0CMP_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "LVDS_in_0cmp_CONCAT_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_0_3"
      },
      "LVDS_in_byte_sync_REDLOG_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_util_reduced_logic_0_2",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "LVDS_in_byte_CONCAT_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_LVDS_in_byte_CONCAT_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "LVDS_in_byte_sync_SR_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "mcu_c_shift_ram_0_1",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "LVDS_in_byte_sync_REDLOG_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "mcu_util_reduced_logic_0_3",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "LVDS_in_byte_sync_CONCAT_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_LVDS_in_byte_CONCAT_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "LVDS_in_byteswap_COUNTER_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "mcu_LVDS_in_bitslip_COUNTER_0_0",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Output_Width": {
            "value": "2"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "2"
          }
        }
      },
      "LVDS_in_byte_sync_SR_1": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "mcu_LVDS_in_byte_sync_SR_0_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_quad_spi_0_spi": {
        "interface_ports": [
          "spi_rtl_0_config",
          "axi_quad_spi_0_CONFIG/SPI_0"
        ]
      },
      "mb_0_INTERRUPT": {
        "interface_ports": [
          "mb_0/INTERRUPT",
          "mb_0_axi_intc/interrupt"
        ]
      },
      "mb_0_axi_interconnect_bot2_M02_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M02_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "mb_0_axi_interconnect_top_M02_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M02_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_iic_0_iic": {
        "interface_ports": [
          "iic_rtl_0_pll",
          "axi_iic_0_PLL/IIC"
        ]
      },
      "axi_quad_spi_1_spi": {
        "interface_ports": [
          "spi_rtl_1_trx",
          "axi_quad_spi_1_TRX/SPI_0"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "axi_ethernetlite_ETHERNET/MII",
          "mii_to_rmii_ETHERNET/MII"
        ]
      },
      "mb_0_axi_interconnect_bot2_M05_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M05_AXI",
          "axi_quad_spi_1_TRX/AXI_LITE"
        ]
      },
      "mb_0_axi_interconnect_bot1_M05_AXI": {
        "interface_ports": [
          "axi_gpio_7_LVDS/S_AXI",
          "mb_0_axi_interconnect_bot1/M05_AXI"
        ]
      },
      "gpio_rtl_1_onewire_gpio_out": {
        "interface_ports": [
          "gpio_rtl_1_onewire_gpio_out",
          "axi_gpio_1_ONEWIRE_out/GPIO2"
        ]
      },
      "mb_0_axi_interconnect_bot2_M00_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M00_AXI",
          "mb_0_axi_intc/s_axi"
        ]
      },
      "axi_uart16550_0_uart": {
        "interface_ports": [
          "uart_rtl_0_ftdi",
          "axi_uart16550_FTDI_0/UART"
        ]
      },
      "mb_0_axi_interconnect_bot1_M00_AXI": {
        "interface_ports": [
          "axi_ethernetlite_ETHERNET/S_AXI",
          "mb_0_axi_interconnect_bot1/M00_AXI"
        ]
      },
      "axi_ethernetlite_ETHERNET_MDIO": {
        "interface_ports": [
          "mdio_rtl_0_ethernet",
          "axi_ethernetlite_ETHERNET/MDIO"
        ]
      },
      "mb_0_axi_interconnect_bot1_M07_AXI": {
        "interface_ports": [
          "axi_iic_1_BOARD/S_AXI",
          "mb_0_axi_interconnect_bot1/M07_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot1/S00_AXI",
          "mb_0_axi_interconnect_top/M00_AXI"
        ]
      },
      "LVDS_in_CORDIC_0_M_AXIS_DOUT": {
        "interface_ports": [
          "FSM_LVDS_in_CORDIC_0_M_AXIS",
          "LVDS_in_CORDIC_0/M_AXIS_DOUT"
        ]
      },
      "mb_0_M_AXI_DC": {
        "interface_ports": [
          "mb_0/M_AXI_DC",
          "mb_0_axi_interconnect_top/S02_AXI"
        ]
      },
      "axi_gpio_2_ONEWIRE_in_GPIO2": {
        "interface_ports": [
          "gpio_rtl_1_onewire_gpio_in",
          "axi_gpio_2_ONEWIRE_in/GPIO2"
        ]
      },
      "mb_0_axi_interconnect_bot1_M03_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot1/M03_AXI",
          "axi_gpio_2_ONEWIRE_in/S_AXI"
        ]
      },
      "mb_0_M_AXI_DP": {
        "interface_ports": [
          "mb_0/M_AXI_DP",
          "mb_0_axi_interconnect_top/S00_AXI"
        ]
      },
      "mb_0_axi_interconnect_bot1_M02_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot1/M02_AXI",
          "axi_gpio_1_ONEWIRE_out/S_AXI"
        ]
      },
      "mb_0_axi_interconnect_bot1_M04_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot1/M04_AXI",
          "axi_gpio_3_ROTENC/S_AXI"
        ]
      },
      "mb_0_axi_interconnect_bot2_M04_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M04_AXI",
          "axi_quad_spi_0_CONFIG/AXI_LITE"
        ]
      },
      "mig_7series_0_ddr3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      },
      "mb_0_axi_interconnect_bot1_M06_AXI": {
        "interface_ports": [
          "axi_iic_0_PLL/S_AXI",
          "mb_0_axi_interconnect_bot1/M06_AXI"
        ]
      },
      "axi_iic_0_iic1": {
        "interface_ports": [
          "iic_rtl_1_board",
          "axi_iic_1_BOARD/IIC"
        ]
      },
      "axi_gpio_0_gpio": {
        "interface_ports": [
          "gpio_rtl_0_multi",
          "axi_gpio_0_MULTI/GPIO"
        ]
      },
      "mb_0_axi_interconnect_bot1_M01_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot1/M01_AXI",
          "axi_gpio_0_MULTI/S_AXI"
        ]
      },
      "mb_0_mdm_LMB_0": {
        "interface_ports": [
          "mb_0_local_memory/LMB_M",
          "mb_0_mdm/LMB_0"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/S00_AXI",
          "mb_0_axi_interconnect_top/M01_AXI"
        ]
      },
      "mb_0_axi_interconnect_bot2_M03_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M03_AXI",
          "axi_uart16550_FTDI_0/S_AXI"
        ]
      },
      "mb_0_ILMB": {
        "interface_ports": [
          "mb_0/ILMB",
          "mb_0_local_memory/ILMB"
        ]
      },
      "mb_0_mdm_MDEBUG_0": {
        "interface_ports": [
          "mb_0/DEBUG",
          "mb_0_mdm/MBDEBUG_0"
        ]
      },
      "mb_0_M_AXI_IC": {
        "interface_ports": [
          "mb_0/M_AXI_IC",
          "mb_0_axi_interconnect_top/S03_AXI"
        ]
      },
      "mii_to_rmii_ETHERNET_RMII_PHY_M": {
        "interface_ports": [
          "rmii_rtl_0_ethernet",
          "mii_to_rmii_ETHERNET/RMII_PHY_M"
        ]
      },
      "mb_0_DLMB": {
        "interface_ports": [
          "mb_0/DLMB",
          "mb_0_local_memory/DLMB"
        ]
      },
      "mb_0_axi_interconnect_bot2_M01_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_bot2/M01_AXI",
          "mb_0_mdm/S_AXI"
        ]
      },
      "mb_0_mdm_M_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/S01_AXI",
          "mb_0_mdm/M_AXI"
        ]
      }
    },
    "nets": {
      "axi_ethernetlite_ETHERNET_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_ETHERNET/ip2intc_irpt",
          "mb_0_axi_intc_concat/In11"
        ]
      },
      "axi_gpio_1_ONEWIRE_out_gpio_io_o": {
        "ports": [
          "axi_gpio_1_ONEWIRE_out/gpio_io_o",
          "onewire_DMR_0/dpra"
        ]
      },
      "axi_gpio_2_onewire_ip2intc_irpt": {
        "ports": [
          "axi_gpio_2_ONEWIRE_in/ip2intc_irpt",
          "mb_0_axi_intc_concat/In10"
        ]
      },
      "axi_gpio_3_rotenc_ip2intc_irpt": {
        "ports": [
          "axi_gpio_3_ROTENC/ip2intc_irpt",
          "mb_0_axi_intc_concat/In9"
        ]
      },
      "axi_gpio_3_rotenc_push": {
        "ports": [
          "board_rotenc_push",
          "axi_gpio_3_ROTENC/gpio2_io_i"
        ]
      },
      "axi_iic_0_pll_iic2intc_irpt": {
        "ports": [
          "axi_iic_0_PLL/iic2intc_irpt",
          "mb_0_axi_intc_concat/In4"
        ]
      },
      "axi_iic_1_board_iic2intc_irpt": {
        "ports": [
          "axi_iic_1_BOARD/iic2intc_irpt",
          "mb_0_axi_intc_concat/In7"
        ]
      },
      "axi_quad_spi_0_config_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0_CONFIG/ip2intc_irpt",
          "mb_0_axi_intc_concat/In3"
        ]
      },
      "axi_quad_spi_1_trx_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_1_TRX/ip2intc_irpt",
          "mb_0_axi_intc_concat/In5"
        ]
      },
      "axi_timer_0_irpt": {
        "ports": [
          "axi_timer_0/interrupt",
          "mb_0_axi_intc_concat/In1"
        ]
      },
      "axi_timer_0_lcd_pwm0": {
        "ports": [
          "axi_timer_0/pwm0",
          "pwm0_lcd_bl_obuf"
        ]
      },
      "axi_uart16550_0_ftdi_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_FTDI_0/ip2intc_irpt",
          "mb_0_axi_intc_concat/In2"
        ]
      },
      "rotenc_ACCU_0_add": {
        "ports": [
          "board_rotenc_up",
          "rotenc_ACCU_0/ADD"
        ]
      },
      "rotenc_ACCU_0_q": {
        "ports": [
          "rotenc_ACCU_0/Q",
          "axi_gpio_3_ROTENC/gpio_io_i"
        ]
      },
      "LVDS_in_byte_CONCAT_0_dout": {
        "ports": [
          "LVDS_in_byte_CONCAT_0/dout",
          "LVDS_in_byte_CDC_0/d",
          "LVDS_in_FIFO_combiner_0/din"
        ]
      },
      "LVDS_in_byte_CDC_0_qdpo": {
        "ports": [
          "LVDS_in_byte_CDC_0/qdpo",
          "axi_gpio_7_LVDS/gpio2_io_i"
        ]
      },
      "LVDS_out_CDC_0_data": {
        "ports": [
          "axi_gpio_7_LVDS/gpio_io_o",
          "LVDS_out_CDC_0/d"
        ]
      },
      "LVDS_out_CDC_0_qdpo": {
        "ports": [
          "LVDS_out_CDC_0/qdpo",
          "LVDS_out_SERDES_0/data_out_from_device"
        ]
      },
      "clk_025mhz000_n": {
        "ports": [
          "clk_pll_trx_in_PLL_0/clk_025mhz000",
          "axi_quad_spi_0_CONFIG/ext_spi_clk",
          "axi_quad_spi_1_TRX/ext_spi_clk"
        ]
      },
      "onewire_DMR_0_qdpo": {
        "ports": [
          "onewire_DMR_0/qdpo",
          "axi_gpio_2_ONEWIRE_in/gpio_io_i"
        ]
      },
      "onewire_DMR_0_a_in": {
        "ports": [
          "dmr_1_onewire_a_in",
          "onewire_DMR_0/a"
        ]
      },
      "onewire_DMR_0_d_in": {
        "ports": [
          "dmr_1_onewire_d_in",
          "onewire_DMR_0/d"
        ]
      },
      "mb_axi_clk_083mhz333": {
        "ports": [
          "mig_7series_0/ui_clk",
          "mb_axi_clk_083mhz333",
          "LVDS_in_byte_CDC_0/qdpo_clk",
          "LVDS_out_CDC_0/clk",
          "axi_ethernetlite_ETHERNET/s_axi_aclk",
          "axi_gpio_0_MULTI/s_axi_aclk",
          "axi_gpio_1_ONEWIRE_out/s_axi_aclk",
          "axi_gpio_2_ONEWIRE_in/s_axi_aclk",
          "axi_gpio_3_ROTENC/s_axi_aclk",
          "axi_gpio_7_LVDS/s_axi_aclk",
          "axi_iic_0_PLL/s_axi_aclk",
          "axi_iic_1_BOARD/s_axi_aclk",
          "axi_quad_spi_0_CONFIG/s_axi_aclk",
          "axi_quad_spi_1_TRX/s_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "axi_uart16550_FTDI_0/s_axi_aclk",
          "rotenc_ACCU_0/CLK",
          "onewire_DMR_0/clk",
          "mb_0/Clk",
          "mb_0_axi_intc/processor_clk",
          "mb_0_axi_intc/s_axi_aclk",
          "mb_0_axi_interconnect_top/ACLK",
          "mb_0_axi_interconnect_top/M00_ACLK",
          "mb_0_axi_interconnect_top/M01_ACLK",
          "mb_0_axi_interconnect_top/S00_ACLK",
          "mb_0_axi_interconnect_top/S01_ACLK",
          "mb_0_axi_interconnect_top/S02_ACLK",
          "mb_0_axi_interconnect_top/S03_ACLK",
          "mb_0_local_memory/LMB_Clk",
          "mb_0_mdm/M_AXI_ACLK",
          "mb_0_mdm/S_AXI_ACLK",
          "mb_0_reset/slowest_sync_clk",
          "mb_0_axi_interconnect_bot1/ACLK",
          "mb_0_axi_interconnect_bot2/ACLK",
          "mb_0_axi_interconnect_bot2/S00_ACLK",
          "mb_0_axi_interconnect_bot1/S00_ACLK",
          "mb_0_axi_interconnect_bot1/M01_ACLK",
          "mb_0_axi_interconnect_bot1/M02_ACLK",
          "mb_0_axi_interconnect_bot1/M03_ACLK",
          "mb_0_axi_interconnect_bot1/M04_ACLK",
          "mb_0_axi_interconnect_bot1/M05_ACLK",
          "mb_0_axi_interconnect_bot1/M06_ACLK",
          "mb_0_axi_interconnect_bot1/M07_ACLK",
          "mb_0_axi_interconnect_bot2/M00_ACLK",
          "mb_0_axi_interconnect_bot2/M01_ACLK",
          "mb_0_axi_interconnect_bot2/M02_ACLK",
          "mb_0_axi_interconnect_bot2/M03_ACLK",
          "mb_0_axi_interconnect_bot2/M04_ACLK",
          "mb_0_axi_interconnect_bot2/M05_ACLK",
          "mb_0_axi_interconnect_top/M02_ACLK",
          "mb_0_axi_interconnect_bot1/M00_ACLK"
        ]
      },
      "mb_0_intr_in": {
        "ports": [
          "mb_0_axi_intc_concat/dout",
          "mb_0_axi_intc/intr"
        ]
      },
      "mb_0_mdm_Interrupt": {
        "ports": [
          "mb_0_mdm/Interrupt",
          "mb_0_axi_intc_concat/In0"
        ]
      },
      "mb_0_mdm_debug_sys_rst": {
        "ports": [
          "mb_0_mdm/Debug_SYS_Rst",
          "mb_0_reset/mb_debug_sys_rst"
        ]
      },
      "mb_0_reset_aux_reset_in": {
        "ports": [
          "reset",
          "mb_0_reset/aux_reset_in",
          "LVDS_016mhz000_SYSRESET_0/aux_reset_in",
          "LVDS_064mhz000_SYSRESET_0/aux_reset_in",
          "clk_pll_trx_in_MMCM_0/reset",
          "clk_pll_trx_in_PLL_0/reset"
        ]
      },
      "mb_0_reset_bus_struct_reset": {
        "ports": [
          "mb_0_reset/bus_struct_reset",
          "mb_0_local_memory/SYS_Rst"
        ]
      },
      "mb_0_reset_interconnect_aresetn": {
        "ports": [
          "mb_0_reset/interconnect_aresetn",
          "mb_0_axi_interconnect_top/ARESETN",
          "mb_0_axi_interconnect_bot1/ARESETN",
          "mb_0_axi_interconnect_bot2/ARESETN"
        ]
      },
      "mb_0_reset_mb_reset": {
        "ports": [
          "mb_0_reset/mb_reset",
          "mb_0/Reset",
          "mb_0_axi_intc/processor_rst"
        ]
      },
      "mb_0_reset_peripheral_aresetn": {
        "ports": [
          "mb_0_reset/peripheral_aresetn",
          "ufb_fpga_ft_resetn_obuf",
          "axi_ethernetlite_ETHERNET/s_axi_aresetn",
          "axi_gpio_0_MULTI/s_axi_aresetn",
          "axi_gpio_1_ONEWIRE_out/s_axi_aresetn",
          "axi_gpio_2_ONEWIRE_in/s_axi_aresetn",
          "axi_gpio_3_ROTENC/s_axi_aresetn",
          "axi_gpio_7_LVDS/s_axi_aresetn",
          "axi_iic_0_PLL/s_axi_aresetn",
          "axi_iic_1_BOARD/s_axi_aresetn",
          "axi_quad_spi_0_CONFIG/s_axi_aresetn",
          "axi_quad_spi_1_TRX/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "axi_uart16550_FTDI_0/s_axi_aresetn",
          "onewire_DMR_0/qdpo_srst",
          "onewire_DMR_0/qspo_srst",
          "mb_0_axi_intc/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M00_ARESETN",
          "mb_0_axi_interconnect_top/M01_ARESETN",
          "mb_0_axi_interconnect_top/S00_ARESETN",
          "mb_0_axi_interconnect_top/S01_ARESETN",
          "mb_0_axi_interconnect_top/S02_ARESETN",
          "mb_0_axi_interconnect_top/S03_ARESETN",
          "mb_0_mdm/M_AXI_ARESETN",
          "mb_0_mdm/S_AXI_ARESETN",
          "mig_7series_0/aresetn",
          "mii_to_rmii_ETHERNET/rst_n",
          "mb_0_axi_interconnect_bot1/S00_ARESETN",
          "mb_0_axi_interconnect_bot1/M01_ARESETN",
          "mb_0_axi_interconnect_bot1/M02_ARESETN",
          "mb_0_axi_interconnect_bot1/M03_ARESETN",
          "mb_0_axi_interconnect_bot1/M04_ARESETN",
          "mb_0_axi_interconnect_bot1/M05_ARESETN",
          "mb_0_axi_interconnect_bot1/M06_ARESETN",
          "mb_0_axi_interconnect_bot1/M07_ARESETN",
          "mb_0_axi_interconnect_bot2/S00_ARESETN",
          "mb_0_axi_interconnect_bot2/M00_ARESETN",
          "mb_0_axi_interconnect_bot2/M01_ARESETN",
          "mb_0_axi_interconnect_bot2/M02_ARESETN",
          "mb_0_axi_interconnect_bot2/M03_ARESETN",
          "mb_0_axi_interconnect_bot2/M04_ARESETN",
          "mb_0_axi_interconnect_bot2/M05_ARESETN",
          "mb_0_axi_interconnect_top/M02_ARESETN",
          "mb_0_axi_interconnect_bot1/M00_ARESETN"
        ]
      },
      "mb_0_reset_peripheral_reset": {
        "ports": [
          "mb_0_reset/peripheral_reset",
          "peripheral_reset",
          "rotenc_ACCU_0/SCLR",
          "LVDS_in_SERDES_0/io_reset"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "ddr3_init_calib_complete_obuf"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "mb_0_reset/dcm_locked"
        ]
      },
      "mig_7series_0_sys_rst": {
        "ports": [
          "sys_rst",
          "mig_7series_0/sys_rst"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "mb_0_reset/ext_reset_in",
          "LVDS_016mhz000_SYSRESET_0/ext_reset_in",
          "LVDS_064mhz000_SYSRESET_0/ext_reset_in"
        ]
      },
      "pll_iic2intc_irpt": {
        "ports": [
          "pll_int",
          "mb_0_axi_intc_concat/In8"
        ]
      },
      "LVDS_out_SERDES_0_clk_to_pins_n": {
        "ports": [
          "LVDS_out_SERDES_0/clk_to_pins_n",
          "ufb_trx_txclk_n"
        ]
      },
      "LVDS_out_SERDES_0_clk_to_pins_p": {
        "ports": [
          "LVDS_out_SERDES_0/clk_to_pins_p",
          "ufb_trx_txclk_p"
        ]
      },
      "LVDS_out_SERDES_0_data_out_to_pins_n": {
        "ports": [
          "LVDS_out_SERDES_0/data_out_to_pins_n",
          "ufb_trx_txd_n"
        ]
      },
      "LVDS_out_SERDES_0_data_out_to_pins_p": {
        "ports": [
          "LVDS_out_SERDES_0/data_out_to_pins_p",
          "ufb_trx_txd_p"
        ]
      },
      "trx_iic2intc_irpt": {
        "ports": [
          "trx_int",
          "mb_0_axi_intc_concat/In6"
        ]
      },
      "ufb_trx_rxclk_n": {
        "ports": [
          "ufb_trx_rxclk_n",
          "clk_lvds_in_PLL_0/clk_in1_n"
        ]
      },
      "ufb_trx_rxclk_p": {
        "ports": [
          "ufb_trx_rxclk_p",
          "clk_lvds_in_PLL_0/clk_in1_p"
        ]
      },
      "ufb_trx_rxd09_n": {
        "ports": [
          "ufb_trx_rxd09_n",
          "LVDS_in_SERDES_0/data_in_from_pins_n"
        ]
      },
      "ufb_trx_rxd09_p": {
        "ports": [
          "ufb_trx_rxd09_p",
          "LVDS_in_SERDES_0/data_in_from_pins_p"
        ]
      },
      "onewire_DMR_0_we": {
        "ports": [
          "dmr_1_onewire_we_in",
          "onewire_DMR_0/we"
        ]
      },
      "concat_ROTENC_0_dout": {
        "ports": [
          "rotenc_CONCAT_0/dout",
          "rotenc_ACCU_0/B"
        ]
      },
      "concat_ROTENC_0_pulse": {
        "ports": [
          "board_rotenc_pulse",
          "rotenc_CONCAT_0/In0"
        ]
      },
      "const_width31_val0_dout": {
        "ports": [
          "const_width31_val0/dout",
          "rotenc_CONCAT_0/In1"
        ]
      },
      "const_width4_val0_dout": {
        "ports": [
          "const_width4_val0/dout",
          "LVDS_in_byte_CDC_0/a",
          "LVDS_in_byte_CDC_0/dpra",
          "LVDS_out_CDC_0/a",
          "LVDS_out_CDC_0/dpra"
        ]
      },
      "const_width1_val1_dout": {
        "ports": [
          "const_width1_val1/dout",
          "LVDS_out_CDC_0/we",
          "LVDS_in_FFT_0/s_axis_config_tvalid",
          "LVDS_in_out_sample_tvalid_INV_0/In0",
          "LVDS_in_FIFO_combiner_0/rd_en",
          "LVDS_in_0cmp_CONCAT_0/In1",
          "LVDS_in_byte_CDC_0/we"
        ]
      },
      "LVDS_in_CONCAT_0_dout": {
        "ports": [
          "LVDS_in_CONCAT_0/dout",
          "LVDS_in_XOR_0/Op1"
        ]
      },
      "LVDS_in_FIFO_combiner_0_dout": {
        "ports": [
          "LVDS_in_FIFO_combiner_0/dout",
          "LVDS_in_SLICE_HiCheck_0/Din",
          "LVDS_in_SLICE_LoCheck_0/Din",
          "LVDS_in_SLICE_I_0/Din",
          "LVDS_in_SLICE_Q_0/Din"
        ]
      },
      "LVDS_in_XOR_0_Res": {
        "ports": [
          "LVDS_in_XOR_0/Res",
          "LVDS_in_0cmp_AND_0/Op1",
          "LVDS_in_AXIS_0/s_axis_tdata"
        ]
      },
      "LVDS_in_AND_0_Res": {
        "ports": [
          "LVDS_in_0cmp_AND_0/Res",
          "LVDS_in_0CMP_0/Op1"
        ]
      },
      "const_width32_0x80004000_dout": {
        "ports": [
          "const_width32_0x80004000/dout",
          "LVDS_in_XOR_0/Op2"
        ]
      },
      "const_0xc000c000_dout": {
        "ports": [
          "const_width32_0xC000C000/dout",
          "LVDS_in_0cmp_AND_0/Op2"
        ]
      },
      "trx_clk_026mhz000_g": {
        "ports": [
          "trx_clk_026mhz000_g",
          "clk_trx_in_PLL_0/clk_in1"
        ]
      },
      "clk_trx_050mhz000_n": {
        "ports": [
          "clk_trx_in_PLL_0/clk_trx_050mhz000",
          "clk_pll_trx_in_PLL_0/clk_in1",
          "clk_pll_trx_in_MMCM_0/clk_in1"
        ]
      },
      "pll_clk_g": {
        "ports": [
          "pll_clk_g",
          "clk_pll_trx_in_PLL_0/clk_in2",
          "clk_pll_trx_in_MMCM_0/clk_in2"
        ]
      },
      "clk_trx_050mhz000_PLL_locked": {
        "ports": [
          "clk_trx_in_PLL_0/locked",
          "clk_pll_trx_in_PLL_0/clk_in_sel",
          "clk_pll_trx_in_MMCM_0/clk_in_sel"
        ]
      },
      "clk_177mhz778_n": {
        "ports": [
          "clk_pll_trx_in_PLL_0/clk_177mhz778",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "LVDS_in_SLICE_HiCheck_0_Dout": {
        "ports": [
          "LVDS_in_SLICE_HiCheck_0/Dout",
          "LVDS_in_CONCAT_0/In3"
        ]
      },
      "LVDS_in_SLICE_LoCheck_0_Dout": {
        "ports": [
          "LVDS_in_SLICE_LoCheck_0/Dout",
          "LVDS_in_CONCAT_0/In1"
        ]
      },
      "LVDS_in_SLICE_Q_0_Dout": {
        "ports": [
          "LVDS_in_SLICE_Q_0/Dout",
          "LVDS_in_CONCAT_0/In2"
        ]
      },
      "LVDS_in_SLICE_I_0_Dout": {
        "ports": [
          "LVDS_in_SLICE_I_0/Dout",
          "LVDS_in_CONCAT_0/In0"
        ]
      },
      "clk_050mhz000_n": {
        "ports": [
          "clk_pll_trx_in_PLL_0/clk_050mhz000",
          "mii_to_rmii_ETHERNET/ref_clk"
        ]
      },
      "clk_012mhz000_n": {
        "ports": [
          "clk_pll_trx_in_MMCM_0/clk_012mhz000",
          "ufb_fpga_ft_12mhz_obuf"
        ]
      },
      "sys_reset_016mhz000_peripheral_aresetn": {
        "ports": [
          "LVDS_016mhz000_SYSRESET_0/peripheral_aresetn",
          "LVDS_in_AXIS_0/s_aresetn"
        ]
      },
      "clk_LVDS_in_clk_016mhz000_lvds": {
        "ports": [
          "clk_lvds_in_PLL_0/clk_016mhz000_lvds",
          "LVDS_016mhz000_SYSRESET_0/slowest_sync_clk",
          "LVDS_out_SERDES_0/clk_div_in",
          "LVDS_in_SERDES_0/clk_div_in",
          "LVDS_in_byte_sync_SR_0/CLK",
          "LVDS_in_bitslip_COUNTER_0/CLK",
          "LVDS_in_byteswap_COUNTER_0/CLK",
          "LVDS_in_FIFO_combiner_0/clk",
          "LVDS_in_byte_sync_SR_1/CLK"
        ]
      },
      "clk_LVDS_in_clk_064mhz000_lvds": {
        "ports": [
          "clk_lvds_in_PLL_0/clk_064mhz000_lvds",
          "LVDS_064mhz000_SYSRESET_0/slowest_sync_clk",
          "LVDS_out_SERDES_0/clk_in",
          "LVDS_in_FFT_0/aclk",
          "LVDS_in_CORDIC_0/aclk",
          "LVDS_in_byte_CDC_0/clk",
          "LVDS_in_AXIS_0/s_aclk",
          "LVDS_in_out_clk_BINCOUNTER_0/CLK",
          "FSM_LVDS_clk_064mhz000",
          "LVDS_out_CDC_0/qdpo_clk",
          "LVDS_in_ShiftRAM_0/CLK",
          "LVDS_in_SERDES_0/clk_in"
        ]
      },
      "clk_LVDS_in_PLL_locked": {
        "ports": [
          "clk_lvds_in_PLL_0/locked",
          "LVDS_016mhz000_SYSRESET_0/dcm_locked",
          "LVDS_064mhz000_SYSRESET_0/dcm_locked"
        ]
      },
      "LVDS_064mhz000_SYSRESET_0_bus_struct_reset": {
        "ports": [
          "LVDS_064mhz000_SYSRESET_0/bus_struct_reset",
          "LVDS_out_SERDES_0/clk_reset"
        ]
      },
      "LVDS_064mhz000_SYSRESET_0_peripheral_reset": {
        "ports": [
          "LVDS_064mhz000_SYSRESET_0/peripheral_reset",
          "LVDS_out_SERDES_0/io_reset",
          "LVDS_in_ShiftRAM_0/SCLR"
        ]
      },
      "LVDS_in_FFT_0_m_axis_data_tvalid": {
        "ports": [
          "LVDS_in_FFT_0/m_axis_data_tvalid",
          "LVDS_in_CORDIC_0/s_axis_cartesian_tvalid"
        ]
      },
      "const_width8_val0_dout": {
        "ports": [
          "const_width8_val0/dout",
          "LVDS_in_FFT_0/s_axis_config_tdata"
        ]
      },
      "LVDS_in_FFT_0_event_frame_started": {
        "ports": [
          "LVDS_in_FFT_0/event_frame_started",
          "FSM_LVDS_in_FFT_0_FrameStarted"
        ]
      },
      "LVDS_in_out_clk_BINCOUNTER_0_Q": {
        "ports": [
          "LVDS_in_out_clk_BINCOUNTER_0/Q",
          "LVDS_in_out_samplecounter_SLICE_0/Din",
          "LVDS_in_out_sample_tvalid_SLICE_0/Din",
          "LVDS_in_tlast_gen_SLICE_0/Din"
        ]
      },
      "LVDS_in_out_sample_tvalid_SLICE_0_Dout": {
        "ports": [
          "LVDS_in_out_sample_tvalid_SLICE_0/Dout",
          "LVDS_in_out_sample_tvalid_REDLOG_0/Op1"
        ]
      },
      "LVDS_in_out_sample_tvalid_REDLOG_0_Res_2": {
        "ports": [
          "LVDS_in_out_sample_tvalid_REDLOG_1/Res",
          "FSM_LVDS_in_sample_clken",
          "LVDS_in_AXIS_0/s_axis_tvalid"
        ]
      },
      "LVDS_in_out_samplecounter_SLICE_0_Dout": {
        "ports": [
          "LVDS_in_out_samplecounter_SLICE_0/Dout",
          "LVDS_in_AXIS_0/s_axis_tuser"
        ]
      },
      "LVDS_in_tlast_gen_SLICE_0_Dout": {
        "ports": [
          "LVDS_in_tlast_gen_SLICE_0/Dout",
          "LVDS_in_tlast_gen_REDLOG_0/Op1",
          "LVDS_in_tlast_gen_VecLOG_1/Op1"
        ]
      },
      "LVDS_in_tlast_gen_REDLOG_0_Res": {
        "ports": [
          "LVDS_in_tlast_gen_REDLOG_0/Res",
          "LVDS_in_AXIS_0/s_axis_tlast"
        ]
      },
      "LVDS_in_FFT_0_m_axis_data_tdata": {
        "ports": [
          "LVDS_in_FFT_0/m_axis_data_tdata",
          "LVDS_in_CORDIC_0/s_axis_cartesian_tdata"
        ]
      },
      "LVDS_in_FFT_0_m_axis_data_tlast": {
        "ports": [
          "LVDS_in_FFT_0/m_axis_data_tlast",
          "LVDS_in_CORDIC_0/s_axis_cartesian_tlast"
        ]
      },
      "LVDS_in_AXIS_0_m_axis_tdata": {
        "ports": [
          "LVDS_in_AXIS_0/m_axis_tdata",
          "LVDS_in_FFT_0/s_axis_data_tdata"
        ]
      },
      "LVDS_in_AXIS_0_m_axis_tlast": {
        "ports": [
          "LVDS_in_AXIS_0/m_axis_tlast",
          "LVDS_in_FFT_0/s_axis_data_tlast"
        ]
      },
      "LVDS_in_FFT_0_s_axis_data_tready": {
        "ports": [
          "LVDS_in_FFT_0/s_axis_data_tready",
          "LVDS_in_AXIS_0/m_axis_tready"
        ]
      },
      "LVDS_in_AXIS_0_m_axis_tvalid": {
        "ports": [
          "LVDS_in_AXIS_0/m_axis_tvalid",
          "LVDS_in_FFT_0/s_axis_data_tvalid"
        ]
      },
      "LVDS_in_AXIS_0_m_axis_tuser": {
        "ports": [
          "LVDS_in_AXIS_0/m_axis_tuser",
          "LVDS_in_ShiftRAM_0/D"
        ]
      },
      "LVDS_064mhz000_SYSRESET_0_peripheral_aresetn": {
        "ports": [
          "LVDS_064mhz000_SYSRESET_0/peripheral_aresetn",
          "LVDS_in_FFT_0/aresetn"
        ]
      },
      "LVDS_in_ShiftRAM_0_Q": {
        "ports": [
          "LVDS_in_ShiftRAM_0/Q",
          "LVDS_in_CORDIC_0/s_axis_cartesian_tuser"
        ]
      },
      "LVDS_in_tlast_gen_REDLOG_1_Res": {
        "ports": [
          "LVDS_in_tlast_gen_REDLOG_1/Res",
          "LVDS_in_AXIS_0/s_axis_tid"
        ]
      },
      "LVDS_in_tlast_gen_VecLOG_1_Res": {
        "ports": [
          "LVDS_in_tlast_gen_VecLOG_1/Res",
          "LVDS_in_tlast_gen_REDLOG_1/Op1"
        ]
      },
      "const_width32_0x80004001_dout": {
        "ports": [
          "const_width11_0x400/dout",
          "LVDS_in_tlast_gen_VecLOG_1/Op2"
        ]
      },
      "LVDS_in_FFT_0_m_axis_data_tuser": {
        "ports": [
          "LVDS_in_FFT_0/m_axis_data_tuser",
          "FSM_LVDS_in_FFT_0_pntIdx"
        ]
      },
      "LVDS_in_SERDES_0_data_in_to_device": {
        "ports": [
          "LVDS_in_SERDES_0/data_in_to_device",
          "LVDS_in_byte_SLICE_0/Din",
          "LVDS_in_byte_SLICE_1/Din",
          "LVDS_in_byte_SLICE_2/Din",
          "LVDS_in_byte_SLICE_3/Din",
          "LVDS_in_byte_SLICE_4/Din",
          "LVDS_in_byte_SLICE_5/Din",
          "LVDS_in_byte_SLICE_6/Din",
          "LVDS_in_byte_SLICE_7/Din"
        ]
      },
      "LVDS_in_byte_SLICE_0_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_0/Dout",
          "LVDS_in_byte_CONCAT_0/In7",
          "LVDS_in_byte_CONCAT_1/In1"
        ]
      },
      "LVDS_in_byte_SLICE_1_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_1/Dout",
          "LVDS_in_byte_CONCAT_0/In6",
          "LVDS_in_byte_CONCAT_1/In0"
        ]
      },
      "LVDS_in_byte_SLICE_2_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_2/Dout",
          "LVDS_in_byte_CONCAT_0/In5"
        ]
      },
      "LVDS_in_byte_SLICE_3_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_3/Dout",
          "LVDS_in_byte_CONCAT_0/In4"
        ]
      },
      "LVDS_in_byte_SLICE_4_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_4/Dout",
          "LVDS_in_byte_CONCAT_0/In3"
        ]
      },
      "LVDS_in_byte_SLICE_5_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_5/Dout",
          "LVDS_in_byte_CONCAT_0/In2"
        ]
      },
      "LVDS_in_byte_SLICE_6_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_6/Dout",
          "LVDS_in_byte_CONCAT_0/In1"
        ]
      },
      "LVDS_in_byte_SLICE_7_Dout": {
        "ports": [
          "LVDS_in_byte_SLICE_7/Dout",
          "LVDS_in_byte_CONCAT_0/In0"
        ]
      },
      "LVDS_in_out_sample_tvalid_INV_0_dout": {
        "ports": [
          "LVDS_in_out_sample_tvalid_INV_0/dout",
          "LVDS_in_out_sample_tvalid_REDLOG_1/Op1"
        ]
      },
      "LVDS_in_out_sample_tvalid_REDLOG_0_Res": {
        "ports": [
          "LVDS_in_out_sample_tvalid_REDLOG_0/Res",
          "LVDS_in_out_sample_tvalid_INV_0/In1"
        ]
      },
      "LVDS_in_byte_CONCAT_1_dout": {
        "ports": [
          "LVDS_in_byte_CONCAT_1/dout",
          "LVDS_in_byte_sync_REDLOG_0/Op1"
        ]
      },
      "LVDS_in_byte_sync_REDLOG_0_Res": {
        "ports": [
          "LVDS_in_byte_sync_REDLOG_0/Res",
          "LVDS_in_byte_sync_SR_0/D"
        ]
      },
      "LVDS_in_byte_sync_CONCAT_0_dout": {
        "ports": [
          "LVDS_in_byte_sync_CONCAT_0/dout",
          "LVDS_in_byte_sync_REDLOG_1/Op1"
        ]
      },
      "LVDS_in_bitslip_COUNTER_0_THRESH0": {
        "ports": [
          "LVDS_in_bitslip_COUNTER_0/THRESH0",
          "LVDS_in_SERDES_0/bitslip"
        ]
      },
      "LVDS_in_byte_sync_REDLOG_1_Res": {
        "ports": [
          "LVDS_in_byte_sync_REDLOG_1/Res",
          "LVDS_in_bitslip_COUNTER_0/SCLR"
        ]
      },
      "LVDS_in_0CMP_0_Res": {
        "ports": [
          "LVDS_in_0CMP_0/Res",
          "LVDS_in_0cmp_CONCAT_0/In0"
        ]
      },
      "LVDS_in_0cmp_CONCAT_0_dout": {
        "ports": [
          "LVDS_in_0cmp_CONCAT_0/dout",
          "LVDS_in_0cmp_INV_0/Op1"
        ]
      },
      "LVDS_in_0cmp_INV_0_Res": {
        "ports": [
          "LVDS_in_0cmp_INV_0/Res",
          "LVDS_in_byteswap_COUNTER_0/SCLR"
        ]
      },
      "LVDS_in_byteswap_COUNTER_0_THRESH0": {
        "ports": [
          "LVDS_in_byteswap_COUNTER_0/THRESH0",
          "LVDS_in_FIFO_combiner_0/wr_en"
        ]
      },
      "LVDS_in_byte_sync_SR_0_Q": {
        "ports": [
          "LVDS_in_byte_sync_SR_0/Q",
          "LVDS_in_byte_sync_SR_1/D",
          "LVDS_in_byte_sync_CONCAT_0/In0"
        ]
      },
      "LVDS_in_byte_sync_SR_1_Q": {
        "ports": [
          "LVDS_in_byte_sync_SR_1/Q",
          "LVDS_in_byte_sync_CONCAT_0/In1"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "LVDS_in FFT:\n4 MSPS\n128 dots\n351 cycles",
        "comment_1": "LVDS_In ShiftRAM:\n351 cycles"
      }
    },
    "addressing": {
      "/mb_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg1": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_FTDI_0/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg3": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg3": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_FTDI_0/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/mb_0_mdm": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg5": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg5": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_FTDI_0/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}