// Seed: 3734329296
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input wand id_8,
    output wire id_9,
    input tri0 id_10,
    output wire id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input tri id_20,
    output tri0 id_21,
    input wire id_22,
    output wor id_23,
    input wor id_24,
    input tri1 id_25,
    input tri0 id_26
);
  logic id_28;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd68
) (
    input wand id_0,
    output supply0 id_1
    , id_7,
    input tri1 _id_2,
    input wor _id_3,
    output tri0 id_4,
    output tri0 id_5
);
  struct packed {
    logic [-1 : id_2] id_8;
    logic [id_3 : -1] id_9;
  } id_10;
  ;
  specify
    (id_11 => id_12) = 1;
    (id_13 => id_14) = 1;
  endspecify
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_12 = 0;
endmodule
