Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jul 12 17:38:10 2020
| Host         : note running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             277 |          117 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             291 |          111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | core/mc/next_state[2]            | RESET_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | core/mc/E[0]                     | RESET_IBUF       |                2 |              5 |
|  CLK_IBUF_BUFG | core/mc/CSR_ADDR_reg_reg[1]_0[0] | core/mc/SR[0]    |               13 |             27 |
|  CLK_IBUF_BUFG | core/mc/CSR_ADDR_reg_reg[2]_0[0] | RESET_IBUF       |               17 |             31 |
|  CLK_IBUF_BUFG | core/mc/CSR_ADDR_reg_reg[1][0]   | RESET_IBUF       |               14 |             32 |
|  CLK_IBUF_BUFG | core/mc/CSR_ADDR_reg_reg[6]_0[0] | core/mc/SR[0]    |               16 |             32 |
|  CLK_IBUF_BUFG | core/mc/CSR_ADDR_reg_reg[2][0]   | RESET_IBUF       |               20 |             32 |
|  CLK_IBUF_BUFG | core/mc/mcountinhibit_cy_reg[0]  | RESET_IBUF       |                8 |             32 |
|  CLK_IBUF_BUFG | core/mc/mcountinhibit_cy_reg[1]  | RESET_IBUF       |                7 |             32 |
|  CLK_IBUF_BUFG | core/mc/mcountinhibit_ir_reg[0]  | RESET_IBUF       |                7 |             32 |
|  CLK_IBUF_BUFG | core/mc/mcountinhibit_ir_reg[1]  | RESET_IBUF       |                6 |             32 |
|  CLK_IBUF_BUFG |                                  |                  |               28 |             50 |
|  CLK_IBUF_BUFG | core/mc/WR_EN01_out              |                  |               12 |             96 |
|  CLK_IBUF_BUFG |                                  | RESET_IBUF       |              117 |            277 |
+----------------+----------------------------------+------------------+------------------+----------------+


