// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module flash_ctrl_reg_top (
  input clk_i,
  input rst_ni,

  // Below Regster interface can be changed
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,

  // Output port for window
  output tlul_pkg::tl_h2d_t tl_win_o  [2],
  input  tlul_pkg::tl_d2h_t tl_win_i  [2],

  // To HW
  output flash_ctrl_reg_pkg::flash_ctrl_reg2hw_t reg2hw, // Write
  input  flash_ctrl_reg_pkg::flash_ctrl_hw2reg_t hw2reg, // Read

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import flash_ctrl_reg_pkg::* ;

  localparam int AW = 9;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;

  tlul_pkg::tl_h2d_t tl_socket_h2d [3];
  tlul_pkg::tl_d2h_t tl_socket_d2h [3];

  logic [1:0] reg_steer;

  // socket_1n connection
  assign tl_reg_h2d = tl_socket_h2d[2];
  assign tl_socket_d2h[2] = tl_reg_d2h;

  assign tl_win_o[0] = tl_socket_h2d[0];
  assign tl_socket_d2h[0] = tl_win_i[0];
  assign tl_win_o[1] = tl_socket_h2d[1];
  assign tl_socket_d2h[1] = tl_win_i[1];

  // Create Socket_1n
  tlul_socket_1n #(
    .N          (3),
    .HReqPass   (1'b1),
    .HRspPass   (1'b1),
    .DReqPass   ({3{1'b1}}),
    .DRspPass   ({3{1'b1}}),
    .HReqDepth  (4'h0),
    .HRspDepth  (4'h0),
    .DReqDepth  ({3{4'h0}}),
    .DRspDepth  ({3{4'h0}})
  ) u_socket (
    .clk_i,
    .rst_ni,
    .tl_h_i (tl_i),
    .tl_h_o (tl_o),
    .tl_d_o (tl_socket_h2d),
    .tl_d_i (tl_socket_d2h),
    .dev_select_i (reg_steer)
  );

  // Create steering logic
  always_comb begin
    reg_steer = 2;       // Default set to register

    // TODO: Can below codes be unique case () inside ?
    if (tl_i.a_address[AW-1:0] >= 252 && tl_i.a_address[AW-1:0] < 256) begin
      reg_steer = 0;
    end
    if (tl_i.a_address[AW-1:0] >= 256 && tl_i.a_address[AW-1:0] < 260) begin
      reg_steer = 1;
    end
  end

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW)
  ) u_reg_if (
    .clk_i,
    .rst_ni,

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err ;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic intr_state_prog_empty_qs;
  logic intr_state_prog_empty_wd;
  logic intr_state_prog_empty_we;
  logic intr_state_prog_lvl_qs;
  logic intr_state_prog_lvl_wd;
  logic intr_state_prog_lvl_we;
  logic intr_state_rd_full_qs;
  logic intr_state_rd_full_wd;
  logic intr_state_rd_full_we;
  logic intr_state_rd_lvl_qs;
  logic intr_state_rd_lvl_wd;
  logic intr_state_rd_lvl_we;
  logic intr_state_op_done_qs;
  logic intr_state_op_done_wd;
  logic intr_state_op_done_we;
  logic intr_state_op_error_qs;
  logic intr_state_op_error_wd;
  logic intr_state_op_error_we;
  logic intr_enable_prog_empty_qs;
  logic intr_enable_prog_empty_wd;
  logic intr_enable_prog_empty_we;
  logic intr_enable_prog_lvl_qs;
  logic intr_enable_prog_lvl_wd;
  logic intr_enable_prog_lvl_we;
  logic intr_enable_rd_full_qs;
  logic intr_enable_rd_full_wd;
  logic intr_enable_rd_full_we;
  logic intr_enable_rd_lvl_qs;
  logic intr_enable_rd_lvl_wd;
  logic intr_enable_rd_lvl_we;
  logic intr_enable_op_done_qs;
  logic intr_enable_op_done_wd;
  logic intr_enable_op_done_we;
  logic intr_enable_op_error_qs;
  logic intr_enable_op_error_wd;
  logic intr_enable_op_error_we;
  logic intr_test_prog_empty_wd;
  logic intr_test_prog_empty_we;
  logic intr_test_prog_lvl_wd;
  logic intr_test_prog_lvl_we;
  logic intr_test_rd_full_wd;
  logic intr_test_rd_full_we;
  logic intr_test_rd_lvl_wd;
  logic intr_test_rd_lvl_we;
  logic intr_test_op_done_wd;
  logic intr_test_op_done_we;
  logic intr_test_op_error_wd;
  logic intr_test_op_error_we;
  logic ctrl_regwen_qs;
  logic ctrl_regwen_re;
  logic control_start_qs;
  logic control_start_wd;
  logic control_start_we;
  logic [1:0] control_op_qs;
  logic [1:0] control_op_wd;
  logic control_op_we;
  logic control_prog_sel_qs;
  logic control_prog_sel_wd;
  logic control_prog_sel_we;
  logic control_erase_sel_qs;
  logic control_erase_sel_wd;
  logic control_erase_sel_we;
  logic control_partition_sel_qs;
  logic control_partition_sel_wd;
  logic control_partition_sel_we;
  logic control_info_sel_qs;
  logic control_info_sel_wd;
  logic control_info_sel_we;
  logic [11:0] control_num_qs;
  logic [11:0] control_num_wd;
  logic control_num_we;
  logic [31:0] addr_qs;
  logic [31:0] addr_wd;
  logic addr_we;
  logic region_cfg_regwen_0_qs;
  logic region_cfg_regwen_0_wd;
  logic region_cfg_regwen_0_we;
  logic region_cfg_regwen_1_qs;
  logic region_cfg_regwen_1_wd;
  logic region_cfg_regwen_1_we;
  logic region_cfg_regwen_2_qs;
  logic region_cfg_regwen_2_wd;
  logic region_cfg_regwen_2_we;
  logic region_cfg_regwen_3_qs;
  logic region_cfg_regwen_3_wd;
  logic region_cfg_regwen_3_we;
  logic region_cfg_regwen_4_qs;
  logic region_cfg_regwen_4_wd;
  logic region_cfg_regwen_4_we;
  logic region_cfg_regwen_5_qs;
  logic region_cfg_regwen_5_wd;
  logic region_cfg_regwen_5_we;
  logic region_cfg_regwen_6_qs;
  logic region_cfg_regwen_6_wd;
  logic region_cfg_regwen_6_we;
  logic region_cfg_regwen_7_qs;
  logic region_cfg_regwen_7_wd;
  logic region_cfg_regwen_7_we;
  logic mp_region_cfg_0_en_0_qs;
  logic mp_region_cfg_0_en_0_wd;
  logic mp_region_cfg_0_en_0_we;
  logic mp_region_cfg_0_rd_en_0_qs;
  logic mp_region_cfg_0_rd_en_0_wd;
  logic mp_region_cfg_0_rd_en_0_we;
  logic mp_region_cfg_0_prog_en_0_qs;
  logic mp_region_cfg_0_prog_en_0_wd;
  logic mp_region_cfg_0_prog_en_0_we;
  logic mp_region_cfg_0_erase_en_0_qs;
  logic mp_region_cfg_0_erase_en_0_wd;
  logic mp_region_cfg_0_erase_en_0_we;
  logic mp_region_cfg_0_scramble_en_0_qs;
  logic mp_region_cfg_0_scramble_en_0_wd;
  logic mp_region_cfg_0_scramble_en_0_we;
  logic [8:0] mp_region_cfg_0_base_0_qs;
  logic [8:0] mp_region_cfg_0_base_0_wd;
  logic mp_region_cfg_0_base_0_we;
  logic [9:0] mp_region_cfg_0_size_0_qs;
  logic [9:0] mp_region_cfg_0_size_0_wd;
  logic mp_region_cfg_0_size_0_we;
  logic mp_region_cfg_1_en_1_qs;
  logic mp_region_cfg_1_en_1_wd;
  logic mp_region_cfg_1_en_1_we;
  logic mp_region_cfg_1_rd_en_1_qs;
  logic mp_region_cfg_1_rd_en_1_wd;
  logic mp_region_cfg_1_rd_en_1_we;
  logic mp_region_cfg_1_prog_en_1_qs;
  logic mp_region_cfg_1_prog_en_1_wd;
  logic mp_region_cfg_1_prog_en_1_we;
  logic mp_region_cfg_1_erase_en_1_qs;
  logic mp_region_cfg_1_erase_en_1_wd;
  logic mp_region_cfg_1_erase_en_1_we;
  logic mp_region_cfg_1_scramble_en_1_qs;
  logic mp_region_cfg_1_scramble_en_1_wd;
  logic mp_region_cfg_1_scramble_en_1_we;
  logic [8:0] mp_region_cfg_1_base_1_qs;
  logic [8:0] mp_region_cfg_1_base_1_wd;
  logic mp_region_cfg_1_base_1_we;
  logic [9:0] mp_region_cfg_1_size_1_qs;
  logic [9:0] mp_region_cfg_1_size_1_wd;
  logic mp_region_cfg_1_size_1_we;
  logic mp_region_cfg_2_en_2_qs;
  logic mp_region_cfg_2_en_2_wd;
  logic mp_region_cfg_2_en_2_we;
  logic mp_region_cfg_2_rd_en_2_qs;
  logic mp_region_cfg_2_rd_en_2_wd;
  logic mp_region_cfg_2_rd_en_2_we;
  logic mp_region_cfg_2_prog_en_2_qs;
  logic mp_region_cfg_2_prog_en_2_wd;
  logic mp_region_cfg_2_prog_en_2_we;
  logic mp_region_cfg_2_erase_en_2_qs;
  logic mp_region_cfg_2_erase_en_2_wd;
  logic mp_region_cfg_2_erase_en_2_we;
  logic mp_region_cfg_2_scramble_en_2_qs;
  logic mp_region_cfg_2_scramble_en_2_wd;
  logic mp_region_cfg_2_scramble_en_2_we;
  logic [8:0] mp_region_cfg_2_base_2_qs;
  logic [8:0] mp_region_cfg_2_base_2_wd;
  logic mp_region_cfg_2_base_2_we;
  logic [9:0] mp_region_cfg_2_size_2_qs;
  logic [9:0] mp_region_cfg_2_size_2_wd;
  logic mp_region_cfg_2_size_2_we;
  logic mp_region_cfg_3_en_3_qs;
  logic mp_region_cfg_3_en_3_wd;
  logic mp_region_cfg_3_en_3_we;
  logic mp_region_cfg_3_rd_en_3_qs;
  logic mp_region_cfg_3_rd_en_3_wd;
  logic mp_region_cfg_3_rd_en_3_we;
  logic mp_region_cfg_3_prog_en_3_qs;
  logic mp_region_cfg_3_prog_en_3_wd;
  logic mp_region_cfg_3_prog_en_3_we;
  logic mp_region_cfg_3_erase_en_3_qs;
  logic mp_region_cfg_3_erase_en_3_wd;
  logic mp_region_cfg_3_erase_en_3_we;
  logic mp_region_cfg_3_scramble_en_3_qs;
  logic mp_region_cfg_3_scramble_en_3_wd;
  logic mp_region_cfg_3_scramble_en_3_we;
  logic [8:0] mp_region_cfg_3_base_3_qs;
  logic [8:0] mp_region_cfg_3_base_3_wd;
  logic mp_region_cfg_3_base_3_we;
  logic [9:0] mp_region_cfg_3_size_3_qs;
  logic [9:0] mp_region_cfg_3_size_3_wd;
  logic mp_region_cfg_3_size_3_we;
  logic mp_region_cfg_4_en_4_qs;
  logic mp_region_cfg_4_en_4_wd;
  logic mp_region_cfg_4_en_4_we;
  logic mp_region_cfg_4_rd_en_4_qs;
  logic mp_region_cfg_4_rd_en_4_wd;
  logic mp_region_cfg_4_rd_en_4_we;
  logic mp_region_cfg_4_prog_en_4_qs;
  logic mp_region_cfg_4_prog_en_4_wd;
  logic mp_region_cfg_4_prog_en_4_we;
  logic mp_region_cfg_4_erase_en_4_qs;
  logic mp_region_cfg_4_erase_en_4_wd;
  logic mp_region_cfg_4_erase_en_4_we;
  logic mp_region_cfg_4_scramble_en_4_qs;
  logic mp_region_cfg_4_scramble_en_4_wd;
  logic mp_region_cfg_4_scramble_en_4_we;
  logic [8:0] mp_region_cfg_4_base_4_qs;
  logic [8:0] mp_region_cfg_4_base_4_wd;
  logic mp_region_cfg_4_base_4_we;
  logic [9:0] mp_region_cfg_4_size_4_qs;
  logic [9:0] mp_region_cfg_4_size_4_wd;
  logic mp_region_cfg_4_size_4_we;
  logic mp_region_cfg_5_en_5_qs;
  logic mp_region_cfg_5_en_5_wd;
  logic mp_region_cfg_5_en_5_we;
  logic mp_region_cfg_5_rd_en_5_qs;
  logic mp_region_cfg_5_rd_en_5_wd;
  logic mp_region_cfg_5_rd_en_5_we;
  logic mp_region_cfg_5_prog_en_5_qs;
  logic mp_region_cfg_5_prog_en_5_wd;
  logic mp_region_cfg_5_prog_en_5_we;
  logic mp_region_cfg_5_erase_en_5_qs;
  logic mp_region_cfg_5_erase_en_5_wd;
  logic mp_region_cfg_5_erase_en_5_we;
  logic mp_region_cfg_5_scramble_en_5_qs;
  logic mp_region_cfg_5_scramble_en_5_wd;
  logic mp_region_cfg_5_scramble_en_5_we;
  logic [8:0] mp_region_cfg_5_base_5_qs;
  logic [8:0] mp_region_cfg_5_base_5_wd;
  logic mp_region_cfg_5_base_5_we;
  logic [9:0] mp_region_cfg_5_size_5_qs;
  logic [9:0] mp_region_cfg_5_size_5_wd;
  logic mp_region_cfg_5_size_5_we;
  logic mp_region_cfg_6_en_6_qs;
  logic mp_region_cfg_6_en_6_wd;
  logic mp_region_cfg_6_en_6_we;
  logic mp_region_cfg_6_rd_en_6_qs;
  logic mp_region_cfg_6_rd_en_6_wd;
  logic mp_region_cfg_6_rd_en_6_we;
  logic mp_region_cfg_6_prog_en_6_qs;
  logic mp_region_cfg_6_prog_en_6_wd;
  logic mp_region_cfg_6_prog_en_6_we;
  logic mp_region_cfg_6_erase_en_6_qs;
  logic mp_region_cfg_6_erase_en_6_wd;
  logic mp_region_cfg_6_erase_en_6_we;
  logic mp_region_cfg_6_scramble_en_6_qs;
  logic mp_region_cfg_6_scramble_en_6_wd;
  logic mp_region_cfg_6_scramble_en_6_we;
  logic [8:0] mp_region_cfg_6_base_6_qs;
  logic [8:0] mp_region_cfg_6_base_6_wd;
  logic mp_region_cfg_6_base_6_we;
  logic [9:0] mp_region_cfg_6_size_6_qs;
  logic [9:0] mp_region_cfg_6_size_6_wd;
  logic mp_region_cfg_6_size_6_we;
  logic mp_region_cfg_7_en_7_qs;
  logic mp_region_cfg_7_en_7_wd;
  logic mp_region_cfg_7_en_7_we;
  logic mp_region_cfg_7_rd_en_7_qs;
  logic mp_region_cfg_7_rd_en_7_wd;
  logic mp_region_cfg_7_rd_en_7_we;
  logic mp_region_cfg_7_prog_en_7_qs;
  logic mp_region_cfg_7_prog_en_7_wd;
  logic mp_region_cfg_7_prog_en_7_we;
  logic mp_region_cfg_7_erase_en_7_qs;
  logic mp_region_cfg_7_erase_en_7_wd;
  logic mp_region_cfg_7_erase_en_7_we;
  logic mp_region_cfg_7_scramble_en_7_qs;
  logic mp_region_cfg_7_scramble_en_7_wd;
  logic mp_region_cfg_7_scramble_en_7_we;
  logic [8:0] mp_region_cfg_7_base_7_qs;
  logic [8:0] mp_region_cfg_7_base_7_wd;
  logic mp_region_cfg_7_base_7_we;
  logic [9:0] mp_region_cfg_7_size_7_qs;
  logic [9:0] mp_region_cfg_7_size_7_wd;
  logic mp_region_cfg_7_size_7_we;
  logic default_region_rd_en_qs;
  logic default_region_rd_en_wd;
  logic default_region_rd_en_we;
  logic default_region_prog_en_qs;
  logic default_region_prog_en_wd;
  logic default_region_prog_en_we;
  logic default_region_erase_en_qs;
  logic default_region_erase_en_wd;
  logic default_region_erase_en_we;
  logic default_region_scramble_en_qs;
  logic default_region_scramble_en_wd;
  logic default_region_scramble_en_we;
  logic bank0_info0_regwen_0_qs;
  logic bank0_info0_regwen_0_wd;
  logic bank0_info0_regwen_0_we;
  logic bank0_info0_regwen_1_qs;
  logic bank0_info0_regwen_1_wd;
  logic bank0_info0_regwen_1_we;
  logic bank0_info0_regwen_2_qs;
  logic bank0_info0_regwen_2_wd;
  logic bank0_info0_regwen_2_we;
  logic bank0_info0_regwen_3_qs;
  logic bank0_info0_regwen_3_wd;
  logic bank0_info0_regwen_3_we;
  logic bank0_info0_page_cfg_0_en_0_qs;
  logic bank0_info0_page_cfg_0_en_0_wd;
  logic bank0_info0_page_cfg_0_en_0_we;
  logic bank0_info0_page_cfg_0_rd_en_0_qs;
  logic bank0_info0_page_cfg_0_rd_en_0_wd;
  logic bank0_info0_page_cfg_0_rd_en_0_we;
  logic bank0_info0_page_cfg_0_prog_en_0_qs;
  logic bank0_info0_page_cfg_0_prog_en_0_wd;
  logic bank0_info0_page_cfg_0_prog_en_0_we;
  logic bank0_info0_page_cfg_0_erase_en_0_qs;
  logic bank0_info0_page_cfg_0_erase_en_0_wd;
  logic bank0_info0_page_cfg_0_erase_en_0_we;
  logic bank0_info0_page_cfg_0_scramble_en_0_qs;
  logic bank0_info0_page_cfg_0_scramble_en_0_wd;
  logic bank0_info0_page_cfg_0_scramble_en_0_we;
  logic bank0_info0_page_cfg_1_en_1_qs;
  logic bank0_info0_page_cfg_1_en_1_wd;
  logic bank0_info0_page_cfg_1_en_1_we;
  logic bank0_info0_page_cfg_1_rd_en_1_qs;
  logic bank0_info0_page_cfg_1_rd_en_1_wd;
  logic bank0_info0_page_cfg_1_rd_en_1_we;
  logic bank0_info0_page_cfg_1_prog_en_1_qs;
  logic bank0_info0_page_cfg_1_prog_en_1_wd;
  logic bank0_info0_page_cfg_1_prog_en_1_we;
  logic bank0_info0_page_cfg_1_erase_en_1_qs;
  logic bank0_info0_page_cfg_1_erase_en_1_wd;
  logic bank0_info0_page_cfg_1_erase_en_1_we;
  logic bank0_info0_page_cfg_1_scramble_en_1_qs;
  logic bank0_info0_page_cfg_1_scramble_en_1_wd;
  logic bank0_info0_page_cfg_1_scramble_en_1_we;
  logic bank0_info0_page_cfg_2_en_2_qs;
  logic bank0_info0_page_cfg_2_en_2_wd;
  logic bank0_info0_page_cfg_2_en_2_we;
  logic bank0_info0_page_cfg_2_rd_en_2_qs;
  logic bank0_info0_page_cfg_2_rd_en_2_wd;
  logic bank0_info0_page_cfg_2_rd_en_2_we;
  logic bank0_info0_page_cfg_2_prog_en_2_qs;
  logic bank0_info0_page_cfg_2_prog_en_2_wd;
  logic bank0_info0_page_cfg_2_prog_en_2_we;
  logic bank0_info0_page_cfg_2_erase_en_2_qs;
  logic bank0_info0_page_cfg_2_erase_en_2_wd;
  logic bank0_info0_page_cfg_2_erase_en_2_we;
  logic bank0_info0_page_cfg_2_scramble_en_2_qs;
  logic bank0_info0_page_cfg_2_scramble_en_2_wd;
  logic bank0_info0_page_cfg_2_scramble_en_2_we;
  logic bank0_info0_page_cfg_3_en_3_qs;
  logic bank0_info0_page_cfg_3_en_3_wd;
  logic bank0_info0_page_cfg_3_en_3_we;
  logic bank0_info0_page_cfg_3_rd_en_3_qs;
  logic bank0_info0_page_cfg_3_rd_en_3_wd;
  logic bank0_info0_page_cfg_3_rd_en_3_we;
  logic bank0_info0_page_cfg_3_prog_en_3_qs;
  logic bank0_info0_page_cfg_3_prog_en_3_wd;
  logic bank0_info0_page_cfg_3_prog_en_3_we;
  logic bank0_info0_page_cfg_3_erase_en_3_qs;
  logic bank0_info0_page_cfg_3_erase_en_3_wd;
  logic bank0_info0_page_cfg_3_erase_en_3_we;
  logic bank0_info0_page_cfg_3_scramble_en_3_qs;
  logic bank0_info0_page_cfg_3_scramble_en_3_wd;
  logic bank0_info0_page_cfg_3_scramble_en_3_we;
  logic bank0_info1_regwen_0_qs;
  logic bank0_info1_regwen_0_wd;
  logic bank0_info1_regwen_0_we;
  logic bank0_info1_regwen_1_qs;
  logic bank0_info1_regwen_1_wd;
  logic bank0_info1_regwen_1_we;
  logic bank0_info1_regwen_2_qs;
  logic bank0_info1_regwen_2_wd;
  logic bank0_info1_regwen_2_we;
  logic bank0_info1_regwen_3_qs;
  logic bank0_info1_regwen_3_wd;
  logic bank0_info1_regwen_3_we;
  logic bank0_info1_page_cfg_0_en_0_qs;
  logic bank0_info1_page_cfg_0_en_0_wd;
  logic bank0_info1_page_cfg_0_en_0_we;
  logic bank0_info1_page_cfg_0_rd_en_0_qs;
  logic bank0_info1_page_cfg_0_rd_en_0_wd;
  logic bank0_info1_page_cfg_0_rd_en_0_we;
  logic bank0_info1_page_cfg_0_prog_en_0_qs;
  logic bank0_info1_page_cfg_0_prog_en_0_wd;
  logic bank0_info1_page_cfg_0_prog_en_0_we;
  logic bank0_info1_page_cfg_0_erase_en_0_qs;
  logic bank0_info1_page_cfg_0_erase_en_0_wd;
  logic bank0_info1_page_cfg_0_erase_en_0_we;
  logic bank0_info1_page_cfg_0_scramble_en_0_qs;
  logic bank0_info1_page_cfg_0_scramble_en_0_wd;
  logic bank0_info1_page_cfg_0_scramble_en_0_we;
  logic bank0_info1_page_cfg_1_en_1_qs;
  logic bank0_info1_page_cfg_1_en_1_wd;
  logic bank0_info1_page_cfg_1_en_1_we;
  logic bank0_info1_page_cfg_1_rd_en_1_qs;
  logic bank0_info1_page_cfg_1_rd_en_1_wd;
  logic bank0_info1_page_cfg_1_rd_en_1_we;
  logic bank0_info1_page_cfg_1_prog_en_1_qs;
  logic bank0_info1_page_cfg_1_prog_en_1_wd;
  logic bank0_info1_page_cfg_1_prog_en_1_we;
  logic bank0_info1_page_cfg_1_erase_en_1_qs;
  logic bank0_info1_page_cfg_1_erase_en_1_wd;
  logic bank0_info1_page_cfg_1_erase_en_1_we;
  logic bank0_info1_page_cfg_1_scramble_en_1_qs;
  logic bank0_info1_page_cfg_1_scramble_en_1_wd;
  logic bank0_info1_page_cfg_1_scramble_en_1_we;
  logic bank0_info1_page_cfg_2_en_2_qs;
  logic bank0_info1_page_cfg_2_en_2_wd;
  logic bank0_info1_page_cfg_2_en_2_we;
  logic bank0_info1_page_cfg_2_rd_en_2_qs;
  logic bank0_info1_page_cfg_2_rd_en_2_wd;
  logic bank0_info1_page_cfg_2_rd_en_2_we;
  logic bank0_info1_page_cfg_2_prog_en_2_qs;
  logic bank0_info1_page_cfg_2_prog_en_2_wd;
  logic bank0_info1_page_cfg_2_prog_en_2_we;
  logic bank0_info1_page_cfg_2_erase_en_2_qs;
  logic bank0_info1_page_cfg_2_erase_en_2_wd;
  logic bank0_info1_page_cfg_2_erase_en_2_we;
  logic bank0_info1_page_cfg_2_scramble_en_2_qs;
  logic bank0_info1_page_cfg_2_scramble_en_2_wd;
  logic bank0_info1_page_cfg_2_scramble_en_2_we;
  logic bank0_info1_page_cfg_3_en_3_qs;
  logic bank0_info1_page_cfg_3_en_3_wd;
  logic bank0_info1_page_cfg_3_en_3_we;
  logic bank0_info1_page_cfg_3_rd_en_3_qs;
  logic bank0_info1_page_cfg_3_rd_en_3_wd;
  logic bank0_info1_page_cfg_3_rd_en_3_we;
  logic bank0_info1_page_cfg_3_prog_en_3_qs;
  logic bank0_info1_page_cfg_3_prog_en_3_wd;
  logic bank0_info1_page_cfg_3_prog_en_3_we;
  logic bank0_info1_page_cfg_3_erase_en_3_qs;
  logic bank0_info1_page_cfg_3_erase_en_3_wd;
  logic bank0_info1_page_cfg_3_erase_en_3_we;
  logic bank0_info1_page_cfg_3_scramble_en_3_qs;
  logic bank0_info1_page_cfg_3_scramble_en_3_wd;
  logic bank0_info1_page_cfg_3_scramble_en_3_we;
  logic bank1_info0_regwen_0_qs;
  logic bank1_info0_regwen_0_wd;
  logic bank1_info0_regwen_0_we;
  logic bank1_info0_regwen_1_qs;
  logic bank1_info0_regwen_1_wd;
  logic bank1_info0_regwen_1_we;
  logic bank1_info0_regwen_2_qs;
  logic bank1_info0_regwen_2_wd;
  logic bank1_info0_regwen_2_we;
  logic bank1_info0_regwen_3_qs;
  logic bank1_info0_regwen_3_wd;
  logic bank1_info0_regwen_3_we;
  logic bank1_info0_page_cfg_0_en_0_qs;
  logic bank1_info0_page_cfg_0_en_0_wd;
  logic bank1_info0_page_cfg_0_en_0_we;
  logic bank1_info0_page_cfg_0_rd_en_0_qs;
  logic bank1_info0_page_cfg_0_rd_en_0_wd;
  logic bank1_info0_page_cfg_0_rd_en_0_we;
  logic bank1_info0_page_cfg_0_prog_en_0_qs;
  logic bank1_info0_page_cfg_0_prog_en_0_wd;
  logic bank1_info0_page_cfg_0_prog_en_0_we;
  logic bank1_info0_page_cfg_0_erase_en_0_qs;
  logic bank1_info0_page_cfg_0_erase_en_0_wd;
  logic bank1_info0_page_cfg_0_erase_en_0_we;
  logic bank1_info0_page_cfg_0_scramble_en_0_qs;
  logic bank1_info0_page_cfg_0_scramble_en_0_wd;
  logic bank1_info0_page_cfg_0_scramble_en_0_we;
  logic bank1_info0_page_cfg_1_en_1_qs;
  logic bank1_info0_page_cfg_1_en_1_wd;
  logic bank1_info0_page_cfg_1_en_1_we;
  logic bank1_info0_page_cfg_1_rd_en_1_qs;
  logic bank1_info0_page_cfg_1_rd_en_1_wd;
  logic bank1_info0_page_cfg_1_rd_en_1_we;
  logic bank1_info0_page_cfg_1_prog_en_1_qs;
  logic bank1_info0_page_cfg_1_prog_en_1_wd;
  logic bank1_info0_page_cfg_1_prog_en_1_we;
  logic bank1_info0_page_cfg_1_erase_en_1_qs;
  logic bank1_info0_page_cfg_1_erase_en_1_wd;
  logic bank1_info0_page_cfg_1_erase_en_1_we;
  logic bank1_info0_page_cfg_1_scramble_en_1_qs;
  logic bank1_info0_page_cfg_1_scramble_en_1_wd;
  logic bank1_info0_page_cfg_1_scramble_en_1_we;
  logic bank1_info0_page_cfg_2_en_2_qs;
  logic bank1_info0_page_cfg_2_en_2_wd;
  logic bank1_info0_page_cfg_2_en_2_we;
  logic bank1_info0_page_cfg_2_rd_en_2_qs;
  logic bank1_info0_page_cfg_2_rd_en_2_wd;
  logic bank1_info0_page_cfg_2_rd_en_2_we;
  logic bank1_info0_page_cfg_2_prog_en_2_qs;
  logic bank1_info0_page_cfg_2_prog_en_2_wd;
  logic bank1_info0_page_cfg_2_prog_en_2_we;
  logic bank1_info0_page_cfg_2_erase_en_2_qs;
  logic bank1_info0_page_cfg_2_erase_en_2_wd;
  logic bank1_info0_page_cfg_2_erase_en_2_we;
  logic bank1_info0_page_cfg_2_scramble_en_2_qs;
  logic bank1_info0_page_cfg_2_scramble_en_2_wd;
  logic bank1_info0_page_cfg_2_scramble_en_2_we;
  logic bank1_info0_page_cfg_3_en_3_qs;
  logic bank1_info0_page_cfg_3_en_3_wd;
  logic bank1_info0_page_cfg_3_en_3_we;
  logic bank1_info0_page_cfg_3_rd_en_3_qs;
  logic bank1_info0_page_cfg_3_rd_en_3_wd;
  logic bank1_info0_page_cfg_3_rd_en_3_we;
  logic bank1_info0_page_cfg_3_prog_en_3_qs;
  logic bank1_info0_page_cfg_3_prog_en_3_wd;
  logic bank1_info0_page_cfg_3_prog_en_3_we;
  logic bank1_info0_page_cfg_3_erase_en_3_qs;
  logic bank1_info0_page_cfg_3_erase_en_3_wd;
  logic bank1_info0_page_cfg_3_erase_en_3_we;
  logic bank1_info0_page_cfg_3_scramble_en_3_qs;
  logic bank1_info0_page_cfg_3_scramble_en_3_wd;
  logic bank1_info0_page_cfg_3_scramble_en_3_we;
  logic bank1_info1_regwen_0_qs;
  logic bank1_info1_regwen_0_wd;
  logic bank1_info1_regwen_0_we;
  logic bank1_info1_regwen_1_qs;
  logic bank1_info1_regwen_1_wd;
  logic bank1_info1_regwen_1_we;
  logic bank1_info1_regwen_2_qs;
  logic bank1_info1_regwen_2_wd;
  logic bank1_info1_regwen_2_we;
  logic bank1_info1_regwen_3_qs;
  logic bank1_info1_regwen_3_wd;
  logic bank1_info1_regwen_3_we;
  logic bank1_info1_page_cfg_0_en_0_qs;
  logic bank1_info1_page_cfg_0_en_0_wd;
  logic bank1_info1_page_cfg_0_en_0_we;
  logic bank1_info1_page_cfg_0_rd_en_0_qs;
  logic bank1_info1_page_cfg_0_rd_en_0_wd;
  logic bank1_info1_page_cfg_0_rd_en_0_we;
  logic bank1_info1_page_cfg_0_prog_en_0_qs;
  logic bank1_info1_page_cfg_0_prog_en_0_wd;
  logic bank1_info1_page_cfg_0_prog_en_0_we;
  logic bank1_info1_page_cfg_0_erase_en_0_qs;
  logic bank1_info1_page_cfg_0_erase_en_0_wd;
  logic bank1_info1_page_cfg_0_erase_en_0_we;
  logic bank1_info1_page_cfg_0_scramble_en_0_qs;
  logic bank1_info1_page_cfg_0_scramble_en_0_wd;
  logic bank1_info1_page_cfg_0_scramble_en_0_we;
  logic bank1_info1_page_cfg_1_en_1_qs;
  logic bank1_info1_page_cfg_1_en_1_wd;
  logic bank1_info1_page_cfg_1_en_1_we;
  logic bank1_info1_page_cfg_1_rd_en_1_qs;
  logic bank1_info1_page_cfg_1_rd_en_1_wd;
  logic bank1_info1_page_cfg_1_rd_en_1_we;
  logic bank1_info1_page_cfg_1_prog_en_1_qs;
  logic bank1_info1_page_cfg_1_prog_en_1_wd;
  logic bank1_info1_page_cfg_1_prog_en_1_we;
  logic bank1_info1_page_cfg_1_erase_en_1_qs;
  logic bank1_info1_page_cfg_1_erase_en_1_wd;
  logic bank1_info1_page_cfg_1_erase_en_1_we;
  logic bank1_info1_page_cfg_1_scramble_en_1_qs;
  logic bank1_info1_page_cfg_1_scramble_en_1_wd;
  logic bank1_info1_page_cfg_1_scramble_en_1_we;
  logic bank1_info1_page_cfg_2_en_2_qs;
  logic bank1_info1_page_cfg_2_en_2_wd;
  logic bank1_info1_page_cfg_2_en_2_we;
  logic bank1_info1_page_cfg_2_rd_en_2_qs;
  logic bank1_info1_page_cfg_2_rd_en_2_wd;
  logic bank1_info1_page_cfg_2_rd_en_2_we;
  logic bank1_info1_page_cfg_2_prog_en_2_qs;
  logic bank1_info1_page_cfg_2_prog_en_2_wd;
  logic bank1_info1_page_cfg_2_prog_en_2_we;
  logic bank1_info1_page_cfg_2_erase_en_2_qs;
  logic bank1_info1_page_cfg_2_erase_en_2_wd;
  logic bank1_info1_page_cfg_2_erase_en_2_we;
  logic bank1_info1_page_cfg_2_scramble_en_2_qs;
  logic bank1_info1_page_cfg_2_scramble_en_2_wd;
  logic bank1_info1_page_cfg_2_scramble_en_2_we;
  logic bank1_info1_page_cfg_3_en_3_qs;
  logic bank1_info1_page_cfg_3_en_3_wd;
  logic bank1_info1_page_cfg_3_en_3_we;
  logic bank1_info1_page_cfg_3_rd_en_3_qs;
  logic bank1_info1_page_cfg_3_rd_en_3_wd;
  logic bank1_info1_page_cfg_3_rd_en_3_we;
  logic bank1_info1_page_cfg_3_prog_en_3_qs;
  logic bank1_info1_page_cfg_3_prog_en_3_wd;
  logic bank1_info1_page_cfg_3_prog_en_3_we;
  logic bank1_info1_page_cfg_3_erase_en_3_qs;
  logic bank1_info1_page_cfg_3_erase_en_3_wd;
  logic bank1_info1_page_cfg_3_erase_en_3_we;
  logic bank1_info1_page_cfg_3_scramble_en_3_qs;
  logic bank1_info1_page_cfg_3_scramble_en_3_wd;
  logic bank1_info1_page_cfg_3_scramble_en_3_we;
  logic bank_cfg_regwen_qs;
  logic bank_cfg_regwen_wd;
  logic bank_cfg_regwen_we;
  logic mp_bank_cfg_erase_en_0_qs;
  logic mp_bank_cfg_erase_en_0_wd;
  logic mp_bank_cfg_erase_en_0_we;
  logic mp_bank_cfg_erase_en_1_qs;
  logic mp_bank_cfg_erase_en_1_wd;
  logic mp_bank_cfg_erase_en_1_we;
  logic op_status_done_qs;
  logic op_status_done_wd;
  logic op_status_done_we;
  logic op_status_err_qs;
  logic op_status_err_wd;
  logic op_status_err_we;
  logic status_rd_full_qs;
  logic status_rd_empty_qs;
  logic status_prog_full_qs;
  logic status_prog_empty_qs;
  logic status_init_wip_qs;
  logic [8:0] status_error_addr_qs;
  logic phy_status_init_wip_qs;
  logic phy_status_prog_normal_avail_qs;
  logic phy_status_prog_repair_avail_qs;
  logic [31:0] scratch_qs;
  logic [31:0] scratch_wd;
  logic scratch_we;
  logic [4:0] fifo_lvl_prog_qs;
  logic [4:0] fifo_lvl_prog_wd;
  logic fifo_lvl_prog_we;
  logic [4:0] fifo_lvl_rd_qs;
  logic [4:0] fifo_lvl_rd_wd;
  logic fifo_lvl_rd_we;
  logic fifo_rst_qs;
  logic fifo_rst_wd;
  logic fifo_rst_we;

  // Register instances
  // R[intr_state]: V(False)

  //   F[prog_empty]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_prog_empty (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_prog_empty_we),
    .wd     (intr_state_prog_empty_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.prog_empty.de),
    .d      (hw2reg.intr_state.prog_empty.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.prog_empty.q ),

    // to register interface (read)
    .qs     (intr_state_prog_empty_qs)
  );


  //   F[prog_lvl]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_prog_lvl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_prog_lvl_we),
    .wd     (intr_state_prog_lvl_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.prog_lvl.de),
    .d      (hw2reg.intr_state.prog_lvl.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.prog_lvl.q ),

    // to register interface (read)
    .qs     (intr_state_prog_lvl_qs)
  );


  //   F[rd_full]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_rd_full (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_rd_full_we),
    .wd     (intr_state_rd_full_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.rd_full.de),
    .d      (hw2reg.intr_state.rd_full.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.rd_full.q ),

    // to register interface (read)
    .qs     (intr_state_rd_full_qs)
  );


  //   F[rd_lvl]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_rd_lvl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_rd_lvl_we),
    .wd     (intr_state_rd_lvl_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.rd_lvl.de),
    .d      (hw2reg.intr_state.rd_lvl.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.rd_lvl.q ),

    // to register interface (read)
    .qs     (intr_state_rd_lvl_qs)
  );


  //   F[op_done]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_op_done (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_op_done_we),
    .wd     (intr_state_op_done_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.op_done.de),
    .d      (hw2reg.intr_state.op_done.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.op_done.q ),

    // to register interface (read)
    .qs     (intr_state_op_done_qs)
  );


  //   F[op_error]: 5:5
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state_op_error (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_state_op_error_we),
    .wd     (intr_state_op_error_wd),

    // from internal hardware
    .de     (hw2reg.intr_state.op_error.de),
    .d      (hw2reg.intr_state.op_error.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_state.op_error.q ),

    // to register interface (read)
    .qs     (intr_state_op_error_qs)
  );


  // R[intr_enable]: V(False)

  //   F[prog_empty]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_prog_empty (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_prog_empty_we),
    .wd     (intr_enable_prog_empty_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.prog_empty.q ),

    // to register interface (read)
    .qs     (intr_enable_prog_empty_qs)
  );


  //   F[prog_lvl]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_prog_lvl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_prog_lvl_we),
    .wd     (intr_enable_prog_lvl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.prog_lvl.q ),

    // to register interface (read)
    .qs     (intr_enable_prog_lvl_qs)
  );


  //   F[rd_full]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_rd_full (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_rd_full_we),
    .wd     (intr_enable_rd_full_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.rd_full.q ),

    // to register interface (read)
    .qs     (intr_enable_rd_full_qs)
  );


  //   F[rd_lvl]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_rd_lvl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_rd_lvl_we),
    .wd     (intr_enable_rd_lvl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.rd_lvl.q ),

    // to register interface (read)
    .qs     (intr_enable_rd_lvl_qs)
  );


  //   F[op_done]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_op_done (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_op_done_we),
    .wd     (intr_enable_op_done_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.op_done.q ),

    // to register interface (read)
    .qs     (intr_enable_op_done_qs)
  );


  //   F[op_error]: 5:5
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable_op_error (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (intr_enable_op_error_we),
    .wd     (intr_enable_op_error_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.intr_enable.op_error.q ),

    // to register interface (read)
    .qs     (intr_enable_op_error_qs)
  );


  // R[intr_test]: V(True)

  //   F[prog_empty]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_prog_empty (
    .re     (1'b0),
    .we     (intr_test_prog_empty_we),
    .wd     (intr_test_prog_empty_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.prog_empty.qe),
    .q      (reg2hw.intr_test.prog_empty.q ),
    .qs     ()
  );


  //   F[prog_lvl]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_prog_lvl (
    .re     (1'b0),
    .we     (intr_test_prog_lvl_we),
    .wd     (intr_test_prog_lvl_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.prog_lvl.qe),
    .q      (reg2hw.intr_test.prog_lvl.q ),
    .qs     ()
  );


  //   F[rd_full]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_rd_full (
    .re     (1'b0),
    .we     (intr_test_rd_full_we),
    .wd     (intr_test_rd_full_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.rd_full.qe),
    .q      (reg2hw.intr_test.rd_full.q ),
    .qs     ()
  );


  //   F[rd_lvl]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_rd_lvl (
    .re     (1'b0),
    .we     (intr_test_rd_lvl_we),
    .wd     (intr_test_rd_lvl_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.rd_lvl.qe),
    .q      (reg2hw.intr_test.rd_lvl.q ),
    .qs     ()
  );


  //   F[op_done]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_op_done (
    .re     (1'b0),
    .we     (intr_test_op_done_we),
    .wd     (intr_test_op_done_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.op_done.qe),
    .q      (reg2hw.intr_test.op_done.q ),
    .qs     ()
  );


  //   F[op_error]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test_op_error (
    .re     (1'b0),
    .we     (intr_test_op_error_we),
    .wd     (intr_test_op_error_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test.op_error.qe),
    .q      (reg2hw.intr_test.op_error.q ),
    .qs     ()
  );


  // R[ctrl_regwen]: V(True)

  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_regwen (
    .re     (ctrl_regwen_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.ctrl_regwen.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (ctrl_regwen_qs)
  );


  // R[control]: V(False)

  //   F[start]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_control_start (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_start_we & ctrl_regwen_qs),
    .wd     (control_start_wd),

    // from internal hardware
    .de     (hw2reg.control.start.de),
    .d      (hw2reg.control.start.d ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.start.q ),

    // to register interface (read)
    .qs     (control_start_qs)
  );


  //   F[op]: 5:4
  prim_subreg #(
    .DW      (2),
    .SWACCESS("RW"),
    .RESVAL  (2'h0)
  ) u_control_op (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_op_we & ctrl_regwen_qs),
    .wd     (control_op_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.op.q ),

    // to register interface (read)
    .qs     (control_op_qs)
  );


  //   F[prog_sel]: 6:6
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_control_prog_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_prog_sel_we & ctrl_regwen_qs),
    .wd     (control_prog_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.prog_sel.q ),

    // to register interface (read)
    .qs     (control_prog_sel_qs)
  );


  //   F[erase_sel]: 7:7
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_control_erase_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_erase_sel_we & ctrl_regwen_qs),
    .wd     (control_erase_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.erase_sel.q ),

    // to register interface (read)
    .qs     (control_erase_sel_qs)
  );


  //   F[partition_sel]: 8:8
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_control_partition_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_partition_sel_we & ctrl_regwen_qs),
    .wd     (control_partition_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.partition_sel.q ),

    // to register interface (read)
    .qs     (control_partition_sel_qs)
  );


  //   F[info_sel]: 9:9
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_control_info_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_info_sel_we & ctrl_regwen_qs),
    .wd     (control_info_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.info_sel.q ),

    // to register interface (read)
    .qs     (control_info_sel_qs)
  );


  //   F[num]: 27:16
  prim_subreg #(
    .DW      (12),
    .SWACCESS("RW"),
    .RESVAL  (12'h0)
  ) u_control_num (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (control_num_we & ctrl_regwen_qs),
    .wd     (control_num_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.control.num.q ),

    // to register interface (read)
    .qs     (control_num_qs)
  );


  // R[addr]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_addr (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (addr_we),
    .wd     (addr_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.addr.q ),

    // to register interface (read)
    .qs     (addr_qs)
  );



  // Subregister 0 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_0]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_0_we),
    .wd     (region_cfg_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_0_qs)
  );

  // Subregister 1 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_1]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_1_we),
    .wd     (region_cfg_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_1_qs)
  );

  // Subregister 2 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_2]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_2_we),
    .wd     (region_cfg_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_2_qs)
  );

  // Subregister 3 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_3]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_3_we),
    .wd     (region_cfg_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_3_qs)
  );

  // Subregister 4 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_4]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_4_we),
    .wd     (region_cfg_regwen_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_4_qs)
  );

  // Subregister 5 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_5]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_5_we),
    .wd     (region_cfg_regwen_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_5_qs)
  );

  // Subregister 6 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_6]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_6_we),
    .wd     (region_cfg_regwen_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_6_qs)
  );

  // Subregister 7 of Multireg region_cfg_regwen
  // R[region_cfg_regwen_7]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_region_cfg_regwen_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (region_cfg_regwen_7_we),
    .wd     (region_cfg_regwen_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (region_cfg_regwen_7_qs)
  );



  // Subregister 0 of Multireg mp_region_cfg
  // R[mp_region_cfg_0]: V(False)

  // F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_0_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_en_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_en_0_qs)
  );


  // F[rd_en_0]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_0_rd_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_rd_en_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_rd_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_rd_en_0_qs)
  );


  // F[prog_en_0]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_0_prog_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_prog_en_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_prog_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_prog_en_0_qs)
  );


  // F[erase_en_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_0_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_erase_en_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_erase_en_0_qs)
  );


  // F[scramble_en_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_0_scramble_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_scramble_en_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_scramble_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_scramble_en_0_qs)
  );


  // F[base_0]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_0_base_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_base_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_base_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_base_0_qs)
  );


  // F[size_0]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_0_size_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_0_size_0_we & region_cfg_regwen_0_qs),
    .wd     (mp_region_cfg_0_size_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[0].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_0_size_0_qs)
  );


  // Subregister 1 of Multireg mp_region_cfg
  // R[mp_region_cfg_1]: V(False)

  // F[en_1]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_1_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_en_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_en_1_qs)
  );


  // F[rd_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_1_rd_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_rd_en_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_rd_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_rd_en_1_qs)
  );


  // F[prog_en_1]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_1_prog_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_prog_en_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_prog_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_prog_en_1_qs)
  );


  // F[erase_en_1]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_1_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_erase_en_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_erase_en_1_qs)
  );


  // F[scramble_en_1]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_1_scramble_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_scramble_en_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_scramble_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_scramble_en_1_qs)
  );


  // F[base_1]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_1_base_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_base_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_base_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_base_1_qs)
  );


  // F[size_1]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_1_size_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_1_size_1_we & region_cfg_regwen_1_qs),
    .wd     (mp_region_cfg_1_size_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[1].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_1_size_1_qs)
  );


  // Subregister 2 of Multireg mp_region_cfg
  // R[mp_region_cfg_2]: V(False)

  // F[en_2]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_2_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_en_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_en_2_qs)
  );


  // F[rd_en_2]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_2_rd_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_rd_en_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_rd_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_rd_en_2_qs)
  );


  // F[prog_en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_2_prog_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_prog_en_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_prog_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_prog_en_2_qs)
  );


  // F[erase_en_2]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_2_erase_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_erase_en_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_erase_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_erase_en_2_qs)
  );


  // F[scramble_en_2]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_2_scramble_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_scramble_en_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_scramble_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_scramble_en_2_qs)
  );


  // F[base_2]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_2_base_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_base_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_base_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_base_2_qs)
  );


  // F[size_2]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_2_size_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_2_size_2_we & region_cfg_regwen_2_qs),
    .wd     (mp_region_cfg_2_size_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[2].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_2_size_2_qs)
  );


  // Subregister 3 of Multireg mp_region_cfg
  // R[mp_region_cfg_3]: V(False)

  // F[en_3]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_3_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_en_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_en_3_qs)
  );


  // F[rd_en_3]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_3_rd_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_rd_en_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_rd_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_rd_en_3_qs)
  );


  // F[prog_en_3]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_3_prog_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_prog_en_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_prog_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_prog_en_3_qs)
  );


  // F[erase_en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_3_erase_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_erase_en_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_erase_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_erase_en_3_qs)
  );


  // F[scramble_en_3]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_3_scramble_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_scramble_en_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_scramble_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_scramble_en_3_qs)
  );


  // F[base_3]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_3_base_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_base_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_base_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_base_3_qs)
  );


  // F[size_3]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_3_size_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_3_size_3_we & region_cfg_regwen_3_qs),
    .wd     (mp_region_cfg_3_size_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[3].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_3_size_3_qs)
  );


  // Subregister 4 of Multireg mp_region_cfg
  // R[mp_region_cfg_4]: V(False)

  // F[en_4]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_4_en_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_en_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_en_4_qs)
  );


  // F[rd_en_4]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_4_rd_en_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_rd_en_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_rd_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_rd_en_4_qs)
  );


  // F[prog_en_4]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_4_prog_en_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_prog_en_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_prog_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_prog_en_4_qs)
  );


  // F[erase_en_4]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_4_erase_en_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_erase_en_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_erase_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_erase_en_4_qs)
  );


  // F[scramble_en_4]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_4_scramble_en_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_scramble_en_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_scramble_en_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_scramble_en_4_qs)
  );


  // F[base_4]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_4_base_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_base_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_base_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_base_4_qs)
  );


  // F[size_4]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_4_size_4 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_4_size_4_we & region_cfg_regwen_4_qs),
    .wd     (mp_region_cfg_4_size_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[4].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_4_size_4_qs)
  );


  // Subregister 5 of Multireg mp_region_cfg
  // R[mp_region_cfg_5]: V(False)

  // F[en_5]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_5_en_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_en_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_en_5_qs)
  );


  // F[rd_en_5]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_5_rd_en_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_rd_en_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_rd_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_rd_en_5_qs)
  );


  // F[prog_en_5]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_5_prog_en_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_prog_en_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_prog_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_prog_en_5_qs)
  );


  // F[erase_en_5]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_5_erase_en_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_erase_en_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_erase_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_erase_en_5_qs)
  );


  // F[scramble_en_5]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_5_scramble_en_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_scramble_en_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_scramble_en_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_scramble_en_5_qs)
  );


  // F[base_5]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_5_base_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_base_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_base_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_base_5_qs)
  );


  // F[size_5]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_5_size_5 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_5_size_5_we & region_cfg_regwen_5_qs),
    .wd     (mp_region_cfg_5_size_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[5].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_5_size_5_qs)
  );


  // Subregister 6 of Multireg mp_region_cfg
  // R[mp_region_cfg_6]: V(False)

  // F[en_6]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_6_en_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_en_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_en_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_en_6_qs)
  );


  // F[rd_en_6]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_6_rd_en_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_rd_en_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_rd_en_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_rd_en_6_qs)
  );


  // F[prog_en_6]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_6_prog_en_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_prog_en_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_prog_en_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_prog_en_6_qs)
  );


  // F[erase_en_6]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_6_erase_en_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_erase_en_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_erase_en_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_erase_en_6_qs)
  );


  // F[scramble_en_6]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_6_scramble_en_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_scramble_en_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_scramble_en_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_scramble_en_6_qs)
  );


  // F[base_6]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_6_base_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_base_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_base_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_base_6_qs)
  );


  // F[size_6]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_6_size_6 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_6_size_6_we & region_cfg_regwen_6_qs),
    .wd     (mp_region_cfg_6_size_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[6].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_6_size_6_qs)
  );


  // Subregister 7 of Multireg mp_region_cfg
  // R[mp_region_cfg_7]: V(False)

  // F[en_7]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_7_en_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_en_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_en_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_en_7_qs)
  );


  // F[rd_en_7]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_7_rd_en_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_rd_en_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_rd_en_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].rd_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_rd_en_7_qs)
  );


  // F[prog_en_7]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_7_prog_en_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_prog_en_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_prog_en_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].prog_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_prog_en_7_qs)
  );


  // F[erase_en_7]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_7_erase_en_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_erase_en_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_erase_en_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].erase_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_erase_en_7_qs)
  );


  // F[scramble_en_7]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_region_cfg_7_scramble_en_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_scramble_en_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_scramble_en_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].scramble_en.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_scramble_en_7_qs)
  );


  // F[base_7]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RW"),
    .RESVAL  (9'h0)
  ) u_mp_region_cfg_7_base_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_base_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_base_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].base.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_base_7_qs)
  );


  // F[size_7]: 29:20
  prim_subreg #(
    .DW      (10),
    .SWACCESS("RW"),
    .RESVAL  (10'h0)
  ) u_mp_region_cfg_7_size_7 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_region_cfg_7_size_7_we & region_cfg_regwen_7_qs),
    .wd     (mp_region_cfg_7_size_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_region_cfg[7].size.q ),

    // to register interface (read)
    .qs     (mp_region_cfg_7_size_7_qs)
  );



  // R[default_region]: V(False)

  //   F[rd_en]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_default_region_rd_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (default_region_rd_en_we),
    .wd     (default_region_rd_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.default_region.rd_en.q ),

    // to register interface (read)
    .qs     (default_region_rd_en_qs)
  );


  //   F[prog_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_default_region_prog_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (default_region_prog_en_we),
    .wd     (default_region_prog_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.default_region.prog_en.q ),

    // to register interface (read)
    .qs     (default_region_prog_en_qs)
  );


  //   F[erase_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_default_region_erase_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (default_region_erase_en_we),
    .wd     (default_region_erase_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.default_region.erase_en.q ),

    // to register interface (read)
    .qs     (default_region_erase_en_qs)
  );


  //   F[scramble_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_default_region_scramble_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (default_region_scramble_en_we),
    .wd     (default_region_scramble_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.default_region.scramble_en.q ),

    // to register interface (read)
    .qs     (default_region_scramble_en_qs)
  );



  // Subregister 0 of Multireg bank0_info0_regwen
  // R[bank0_info0_regwen_0]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info0_regwen_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info0_regwen_0_we),
    .wd     (bank0_info0_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info0_regwen_0_qs)
  );

  // Subregister 1 of Multireg bank0_info0_regwen
  // R[bank0_info0_regwen_1]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info0_regwen_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info0_regwen_1_we),
    .wd     (bank0_info0_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info0_regwen_1_qs)
  );

  // Subregister 2 of Multireg bank0_info0_regwen
  // R[bank0_info0_regwen_2]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info0_regwen_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info0_regwen_2_we),
    .wd     (bank0_info0_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info0_regwen_2_qs)
  );

  // Subregister 3 of Multireg bank0_info0_regwen
  // R[bank0_info0_regwen_3]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info0_regwen_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info0_regwen_3_we),
    .wd     (bank0_info0_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info0_regwen_3_qs)
  );



  // Subregister 0 of Multireg bank0_info0_page_cfg
  // R[bank0_info0_page_cfg_0]: V(False)

  // F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_0_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_0_en_0_we & bank0_info0_regwen_0_qs),
    .wd     (bank0_info0_page_cfg_0_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[0].en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_0_en_0_qs)
  );


  // F[rd_en_0]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_0_rd_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_0_rd_en_0_we & bank0_info0_regwen_0_qs),
    .wd     (bank0_info0_page_cfg_0_rd_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[0].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_0_rd_en_0_qs)
  );


  // F[prog_en_0]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_0_prog_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_0_prog_en_0_we & bank0_info0_regwen_0_qs),
    .wd     (bank0_info0_page_cfg_0_prog_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[0].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_0_prog_en_0_qs)
  );


  // F[erase_en_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_0_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_0_erase_en_0_we & bank0_info0_regwen_0_qs),
    .wd     (bank0_info0_page_cfg_0_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[0].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_0_erase_en_0_qs)
  );


  // F[scramble_en_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_0_scramble_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_0_scramble_en_0_we & bank0_info0_regwen_0_qs),
    .wd     (bank0_info0_page_cfg_0_scramble_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[0].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_0_scramble_en_0_qs)
  );


  // Subregister 1 of Multireg bank0_info0_page_cfg
  // R[bank0_info0_page_cfg_1]: V(False)

  // F[en_1]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_1_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_1_en_1_we & bank0_info0_regwen_1_qs),
    .wd     (bank0_info0_page_cfg_1_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[1].en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_1_en_1_qs)
  );


  // F[rd_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_1_rd_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_1_rd_en_1_we & bank0_info0_regwen_1_qs),
    .wd     (bank0_info0_page_cfg_1_rd_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[1].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_1_rd_en_1_qs)
  );


  // F[prog_en_1]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_1_prog_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_1_prog_en_1_we & bank0_info0_regwen_1_qs),
    .wd     (bank0_info0_page_cfg_1_prog_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[1].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_1_prog_en_1_qs)
  );


  // F[erase_en_1]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_1_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_1_erase_en_1_we & bank0_info0_regwen_1_qs),
    .wd     (bank0_info0_page_cfg_1_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[1].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_1_erase_en_1_qs)
  );


  // F[scramble_en_1]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_1_scramble_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_1_scramble_en_1_we & bank0_info0_regwen_1_qs),
    .wd     (bank0_info0_page_cfg_1_scramble_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[1].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_1_scramble_en_1_qs)
  );


  // Subregister 2 of Multireg bank0_info0_page_cfg
  // R[bank0_info0_page_cfg_2]: V(False)

  // F[en_2]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_2_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_2_en_2_we & bank0_info0_regwen_2_qs),
    .wd     (bank0_info0_page_cfg_2_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[2].en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_2_en_2_qs)
  );


  // F[rd_en_2]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_2_rd_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_2_rd_en_2_we & bank0_info0_regwen_2_qs),
    .wd     (bank0_info0_page_cfg_2_rd_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[2].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_2_rd_en_2_qs)
  );


  // F[prog_en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_2_prog_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_2_prog_en_2_we & bank0_info0_regwen_2_qs),
    .wd     (bank0_info0_page_cfg_2_prog_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[2].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_2_prog_en_2_qs)
  );


  // F[erase_en_2]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_2_erase_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_2_erase_en_2_we & bank0_info0_regwen_2_qs),
    .wd     (bank0_info0_page_cfg_2_erase_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[2].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_2_erase_en_2_qs)
  );


  // F[scramble_en_2]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_2_scramble_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_2_scramble_en_2_we & bank0_info0_regwen_2_qs),
    .wd     (bank0_info0_page_cfg_2_scramble_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[2].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_2_scramble_en_2_qs)
  );


  // Subregister 3 of Multireg bank0_info0_page_cfg
  // R[bank0_info0_page_cfg_3]: V(False)

  // F[en_3]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_3_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_3_en_3_we & bank0_info0_regwen_3_qs),
    .wd     (bank0_info0_page_cfg_3_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[3].en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_3_en_3_qs)
  );


  // F[rd_en_3]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_3_rd_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_3_rd_en_3_we & bank0_info0_regwen_3_qs),
    .wd     (bank0_info0_page_cfg_3_rd_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[3].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_3_rd_en_3_qs)
  );


  // F[prog_en_3]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_3_prog_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_3_prog_en_3_we & bank0_info0_regwen_3_qs),
    .wd     (bank0_info0_page_cfg_3_prog_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[3].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_3_prog_en_3_qs)
  );


  // F[erase_en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_3_erase_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_3_erase_en_3_we & bank0_info0_regwen_3_qs),
    .wd     (bank0_info0_page_cfg_3_erase_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[3].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_3_erase_en_3_qs)
  );


  // F[scramble_en_3]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info0_page_cfg_3_scramble_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info0_page_cfg_3_scramble_en_3_we & bank0_info0_regwen_3_qs),
    .wd     (bank0_info0_page_cfg_3_scramble_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info0_page_cfg[3].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info0_page_cfg_3_scramble_en_3_qs)
  );




  // Subregister 0 of Multireg bank0_info1_regwen
  // R[bank0_info1_regwen_0]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info1_regwen_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info1_regwen_0_we),
    .wd     (bank0_info1_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info1_regwen_0_qs)
  );

  // Subregister 1 of Multireg bank0_info1_regwen
  // R[bank0_info1_regwen_1]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info1_regwen_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info1_regwen_1_we),
    .wd     (bank0_info1_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info1_regwen_1_qs)
  );

  // Subregister 2 of Multireg bank0_info1_regwen
  // R[bank0_info1_regwen_2]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info1_regwen_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info1_regwen_2_we),
    .wd     (bank0_info1_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info1_regwen_2_qs)
  );

  // Subregister 3 of Multireg bank0_info1_regwen
  // R[bank0_info1_regwen_3]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank0_info1_regwen_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank0_info1_regwen_3_we),
    .wd     (bank0_info1_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank0_info1_regwen_3_qs)
  );



  // Subregister 0 of Multireg bank0_info1_page_cfg
  // R[bank0_info1_page_cfg_0]: V(False)

  // F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_0_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_0_en_0_we & bank0_info1_regwen_0_qs),
    .wd     (bank0_info1_page_cfg_0_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[0].en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_0_en_0_qs)
  );


  // F[rd_en_0]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_0_rd_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_0_rd_en_0_we & bank0_info1_regwen_0_qs),
    .wd     (bank0_info1_page_cfg_0_rd_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[0].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_0_rd_en_0_qs)
  );


  // F[prog_en_0]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_0_prog_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_0_prog_en_0_we & bank0_info1_regwen_0_qs),
    .wd     (bank0_info1_page_cfg_0_prog_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[0].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_0_prog_en_0_qs)
  );


  // F[erase_en_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_0_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_0_erase_en_0_we & bank0_info1_regwen_0_qs),
    .wd     (bank0_info1_page_cfg_0_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[0].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_0_erase_en_0_qs)
  );


  // F[scramble_en_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_0_scramble_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_0_scramble_en_0_we & bank0_info1_regwen_0_qs),
    .wd     (bank0_info1_page_cfg_0_scramble_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[0].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_0_scramble_en_0_qs)
  );


  // Subregister 1 of Multireg bank0_info1_page_cfg
  // R[bank0_info1_page_cfg_1]: V(False)

  // F[en_1]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_1_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_1_en_1_we & bank0_info1_regwen_1_qs),
    .wd     (bank0_info1_page_cfg_1_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[1].en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_1_en_1_qs)
  );


  // F[rd_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_1_rd_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_1_rd_en_1_we & bank0_info1_regwen_1_qs),
    .wd     (bank0_info1_page_cfg_1_rd_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[1].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_1_rd_en_1_qs)
  );


  // F[prog_en_1]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_1_prog_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_1_prog_en_1_we & bank0_info1_regwen_1_qs),
    .wd     (bank0_info1_page_cfg_1_prog_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[1].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_1_prog_en_1_qs)
  );


  // F[erase_en_1]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_1_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_1_erase_en_1_we & bank0_info1_regwen_1_qs),
    .wd     (bank0_info1_page_cfg_1_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[1].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_1_erase_en_1_qs)
  );


  // F[scramble_en_1]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_1_scramble_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_1_scramble_en_1_we & bank0_info1_regwen_1_qs),
    .wd     (bank0_info1_page_cfg_1_scramble_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[1].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_1_scramble_en_1_qs)
  );


  // Subregister 2 of Multireg bank0_info1_page_cfg
  // R[bank0_info1_page_cfg_2]: V(False)

  // F[en_2]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_2_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_2_en_2_we & bank0_info1_regwen_2_qs),
    .wd     (bank0_info1_page_cfg_2_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[2].en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_2_en_2_qs)
  );


  // F[rd_en_2]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_2_rd_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_2_rd_en_2_we & bank0_info1_regwen_2_qs),
    .wd     (bank0_info1_page_cfg_2_rd_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[2].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_2_rd_en_2_qs)
  );


  // F[prog_en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_2_prog_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_2_prog_en_2_we & bank0_info1_regwen_2_qs),
    .wd     (bank0_info1_page_cfg_2_prog_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[2].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_2_prog_en_2_qs)
  );


  // F[erase_en_2]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_2_erase_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_2_erase_en_2_we & bank0_info1_regwen_2_qs),
    .wd     (bank0_info1_page_cfg_2_erase_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[2].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_2_erase_en_2_qs)
  );


  // F[scramble_en_2]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_2_scramble_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_2_scramble_en_2_we & bank0_info1_regwen_2_qs),
    .wd     (bank0_info1_page_cfg_2_scramble_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[2].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_2_scramble_en_2_qs)
  );


  // Subregister 3 of Multireg bank0_info1_page_cfg
  // R[bank0_info1_page_cfg_3]: V(False)

  // F[en_3]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_3_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_3_en_3_we & bank0_info1_regwen_3_qs),
    .wd     (bank0_info1_page_cfg_3_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[3].en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_3_en_3_qs)
  );


  // F[rd_en_3]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_3_rd_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_3_rd_en_3_we & bank0_info1_regwen_3_qs),
    .wd     (bank0_info1_page_cfg_3_rd_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[3].rd_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_3_rd_en_3_qs)
  );


  // F[prog_en_3]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_3_prog_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_3_prog_en_3_we & bank0_info1_regwen_3_qs),
    .wd     (bank0_info1_page_cfg_3_prog_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[3].prog_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_3_prog_en_3_qs)
  );


  // F[erase_en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_3_erase_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_3_erase_en_3_we & bank0_info1_regwen_3_qs),
    .wd     (bank0_info1_page_cfg_3_erase_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[3].erase_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_3_erase_en_3_qs)
  );


  // F[scramble_en_3]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank0_info1_page_cfg_3_scramble_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank0_info1_page_cfg_3_scramble_en_3_we & bank0_info1_regwen_3_qs),
    .wd     (bank0_info1_page_cfg_3_scramble_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank0_info1_page_cfg[3].scramble_en.q ),

    // to register interface (read)
    .qs     (bank0_info1_page_cfg_3_scramble_en_3_qs)
  );




  // Subregister 0 of Multireg bank1_info0_regwen
  // R[bank1_info0_regwen_0]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info0_regwen_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info0_regwen_0_we),
    .wd     (bank1_info0_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info0_regwen_0_qs)
  );

  // Subregister 1 of Multireg bank1_info0_regwen
  // R[bank1_info0_regwen_1]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info0_regwen_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info0_regwen_1_we),
    .wd     (bank1_info0_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info0_regwen_1_qs)
  );

  // Subregister 2 of Multireg bank1_info0_regwen
  // R[bank1_info0_regwen_2]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info0_regwen_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info0_regwen_2_we),
    .wd     (bank1_info0_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info0_regwen_2_qs)
  );

  // Subregister 3 of Multireg bank1_info0_regwen
  // R[bank1_info0_regwen_3]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info0_regwen_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info0_regwen_3_we),
    .wd     (bank1_info0_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info0_regwen_3_qs)
  );



  // Subregister 0 of Multireg bank1_info0_page_cfg
  // R[bank1_info0_page_cfg_0]: V(False)

  // F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_0_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_0_en_0_we & bank1_info0_regwen_0_qs),
    .wd     (bank1_info0_page_cfg_0_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[0].en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_0_en_0_qs)
  );


  // F[rd_en_0]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_0_rd_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_0_rd_en_0_we & bank1_info0_regwen_0_qs),
    .wd     (bank1_info0_page_cfg_0_rd_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[0].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_0_rd_en_0_qs)
  );


  // F[prog_en_0]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_0_prog_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_0_prog_en_0_we & bank1_info0_regwen_0_qs),
    .wd     (bank1_info0_page_cfg_0_prog_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[0].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_0_prog_en_0_qs)
  );


  // F[erase_en_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_0_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_0_erase_en_0_we & bank1_info0_regwen_0_qs),
    .wd     (bank1_info0_page_cfg_0_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[0].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_0_erase_en_0_qs)
  );


  // F[scramble_en_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_0_scramble_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_0_scramble_en_0_we & bank1_info0_regwen_0_qs),
    .wd     (bank1_info0_page_cfg_0_scramble_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[0].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_0_scramble_en_0_qs)
  );


  // Subregister 1 of Multireg bank1_info0_page_cfg
  // R[bank1_info0_page_cfg_1]: V(False)

  // F[en_1]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_1_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_1_en_1_we & bank1_info0_regwen_1_qs),
    .wd     (bank1_info0_page_cfg_1_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[1].en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_1_en_1_qs)
  );


  // F[rd_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_1_rd_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_1_rd_en_1_we & bank1_info0_regwen_1_qs),
    .wd     (bank1_info0_page_cfg_1_rd_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[1].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_1_rd_en_1_qs)
  );


  // F[prog_en_1]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_1_prog_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_1_prog_en_1_we & bank1_info0_regwen_1_qs),
    .wd     (bank1_info0_page_cfg_1_prog_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[1].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_1_prog_en_1_qs)
  );


  // F[erase_en_1]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_1_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_1_erase_en_1_we & bank1_info0_regwen_1_qs),
    .wd     (bank1_info0_page_cfg_1_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[1].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_1_erase_en_1_qs)
  );


  // F[scramble_en_1]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_1_scramble_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_1_scramble_en_1_we & bank1_info0_regwen_1_qs),
    .wd     (bank1_info0_page_cfg_1_scramble_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[1].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_1_scramble_en_1_qs)
  );


  // Subregister 2 of Multireg bank1_info0_page_cfg
  // R[bank1_info0_page_cfg_2]: V(False)

  // F[en_2]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_2_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_2_en_2_we & bank1_info0_regwen_2_qs),
    .wd     (bank1_info0_page_cfg_2_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[2].en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_2_en_2_qs)
  );


  // F[rd_en_2]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_2_rd_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_2_rd_en_2_we & bank1_info0_regwen_2_qs),
    .wd     (bank1_info0_page_cfg_2_rd_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[2].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_2_rd_en_2_qs)
  );


  // F[prog_en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_2_prog_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_2_prog_en_2_we & bank1_info0_regwen_2_qs),
    .wd     (bank1_info0_page_cfg_2_prog_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[2].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_2_prog_en_2_qs)
  );


  // F[erase_en_2]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_2_erase_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_2_erase_en_2_we & bank1_info0_regwen_2_qs),
    .wd     (bank1_info0_page_cfg_2_erase_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[2].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_2_erase_en_2_qs)
  );


  // F[scramble_en_2]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_2_scramble_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_2_scramble_en_2_we & bank1_info0_regwen_2_qs),
    .wd     (bank1_info0_page_cfg_2_scramble_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[2].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_2_scramble_en_2_qs)
  );


  // Subregister 3 of Multireg bank1_info0_page_cfg
  // R[bank1_info0_page_cfg_3]: V(False)

  // F[en_3]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_3_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_3_en_3_we & bank1_info0_regwen_3_qs),
    .wd     (bank1_info0_page_cfg_3_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[3].en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_3_en_3_qs)
  );


  // F[rd_en_3]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_3_rd_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_3_rd_en_3_we & bank1_info0_regwen_3_qs),
    .wd     (bank1_info0_page_cfg_3_rd_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[3].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_3_rd_en_3_qs)
  );


  // F[prog_en_3]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_3_prog_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_3_prog_en_3_we & bank1_info0_regwen_3_qs),
    .wd     (bank1_info0_page_cfg_3_prog_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[3].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_3_prog_en_3_qs)
  );


  // F[erase_en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_3_erase_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_3_erase_en_3_we & bank1_info0_regwen_3_qs),
    .wd     (bank1_info0_page_cfg_3_erase_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[3].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_3_erase_en_3_qs)
  );


  // F[scramble_en_3]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info0_page_cfg_3_scramble_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info0_page_cfg_3_scramble_en_3_we & bank1_info0_regwen_3_qs),
    .wd     (bank1_info0_page_cfg_3_scramble_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info0_page_cfg[3].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info0_page_cfg_3_scramble_en_3_qs)
  );




  // Subregister 0 of Multireg bank1_info1_regwen
  // R[bank1_info1_regwen_0]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info1_regwen_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info1_regwen_0_we),
    .wd     (bank1_info1_regwen_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info1_regwen_0_qs)
  );

  // Subregister 1 of Multireg bank1_info1_regwen
  // R[bank1_info1_regwen_1]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info1_regwen_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info1_regwen_1_we),
    .wd     (bank1_info1_regwen_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info1_regwen_1_qs)
  );

  // Subregister 2 of Multireg bank1_info1_regwen
  // R[bank1_info1_regwen_2]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info1_regwen_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info1_regwen_2_we),
    .wd     (bank1_info1_regwen_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info1_regwen_2_qs)
  );

  // Subregister 3 of Multireg bank1_info1_regwen
  // R[bank1_info1_regwen_3]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank1_info1_regwen_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank1_info1_regwen_3_we),
    .wd     (bank1_info1_regwen_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank1_info1_regwen_3_qs)
  );



  // Subregister 0 of Multireg bank1_info1_page_cfg
  // R[bank1_info1_page_cfg_0]: V(False)

  // F[en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_0_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_0_en_0_we & bank1_info1_regwen_0_qs),
    .wd     (bank1_info1_page_cfg_0_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[0].en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_0_en_0_qs)
  );


  // F[rd_en_0]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_0_rd_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_0_rd_en_0_we & bank1_info1_regwen_0_qs),
    .wd     (bank1_info1_page_cfg_0_rd_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[0].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_0_rd_en_0_qs)
  );


  // F[prog_en_0]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_0_prog_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_0_prog_en_0_we & bank1_info1_regwen_0_qs),
    .wd     (bank1_info1_page_cfg_0_prog_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[0].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_0_prog_en_0_qs)
  );


  // F[erase_en_0]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_0_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_0_erase_en_0_we & bank1_info1_regwen_0_qs),
    .wd     (bank1_info1_page_cfg_0_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[0].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_0_erase_en_0_qs)
  );


  // F[scramble_en_0]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_0_scramble_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_0_scramble_en_0_we & bank1_info1_regwen_0_qs),
    .wd     (bank1_info1_page_cfg_0_scramble_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[0].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_0_scramble_en_0_qs)
  );


  // Subregister 1 of Multireg bank1_info1_page_cfg
  // R[bank1_info1_page_cfg_1]: V(False)

  // F[en_1]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_1_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_1_en_1_we & bank1_info1_regwen_1_qs),
    .wd     (bank1_info1_page_cfg_1_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[1].en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_1_en_1_qs)
  );


  // F[rd_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_1_rd_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_1_rd_en_1_we & bank1_info1_regwen_1_qs),
    .wd     (bank1_info1_page_cfg_1_rd_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[1].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_1_rd_en_1_qs)
  );


  // F[prog_en_1]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_1_prog_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_1_prog_en_1_we & bank1_info1_regwen_1_qs),
    .wd     (bank1_info1_page_cfg_1_prog_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[1].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_1_prog_en_1_qs)
  );


  // F[erase_en_1]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_1_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_1_erase_en_1_we & bank1_info1_regwen_1_qs),
    .wd     (bank1_info1_page_cfg_1_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[1].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_1_erase_en_1_qs)
  );


  // F[scramble_en_1]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_1_scramble_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_1_scramble_en_1_we & bank1_info1_regwen_1_qs),
    .wd     (bank1_info1_page_cfg_1_scramble_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[1].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_1_scramble_en_1_qs)
  );


  // Subregister 2 of Multireg bank1_info1_page_cfg
  // R[bank1_info1_page_cfg_2]: V(False)

  // F[en_2]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_2_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_2_en_2_we & bank1_info1_regwen_2_qs),
    .wd     (bank1_info1_page_cfg_2_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[2].en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_2_en_2_qs)
  );


  // F[rd_en_2]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_2_rd_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_2_rd_en_2_we & bank1_info1_regwen_2_qs),
    .wd     (bank1_info1_page_cfg_2_rd_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[2].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_2_rd_en_2_qs)
  );


  // F[prog_en_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_2_prog_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_2_prog_en_2_we & bank1_info1_regwen_2_qs),
    .wd     (bank1_info1_page_cfg_2_prog_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[2].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_2_prog_en_2_qs)
  );


  // F[erase_en_2]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_2_erase_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_2_erase_en_2_we & bank1_info1_regwen_2_qs),
    .wd     (bank1_info1_page_cfg_2_erase_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[2].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_2_erase_en_2_qs)
  );


  // F[scramble_en_2]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_2_scramble_en_2 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_2_scramble_en_2_we & bank1_info1_regwen_2_qs),
    .wd     (bank1_info1_page_cfg_2_scramble_en_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[2].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_2_scramble_en_2_qs)
  );


  // Subregister 3 of Multireg bank1_info1_page_cfg
  // R[bank1_info1_page_cfg_3]: V(False)

  // F[en_3]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_3_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_3_en_3_we & bank1_info1_regwen_3_qs),
    .wd     (bank1_info1_page_cfg_3_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[3].en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_3_en_3_qs)
  );


  // F[rd_en_3]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_3_rd_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_3_rd_en_3_we & bank1_info1_regwen_3_qs),
    .wd     (bank1_info1_page_cfg_3_rd_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[3].rd_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_3_rd_en_3_qs)
  );


  // F[prog_en_3]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_3_prog_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_3_prog_en_3_we & bank1_info1_regwen_3_qs),
    .wd     (bank1_info1_page_cfg_3_prog_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[3].prog_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_3_prog_en_3_qs)
  );


  // F[erase_en_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_3_erase_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_3_erase_en_3_we & bank1_info1_regwen_3_qs),
    .wd     (bank1_info1_page_cfg_3_erase_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[3].erase_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_3_erase_en_3_qs)
  );


  // F[scramble_en_3]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_bank1_info1_page_cfg_3_scramble_en_3 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (bank1_info1_page_cfg_3_scramble_en_3_we & bank1_info1_regwen_3_qs),
    .wd     (bank1_info1_page_cfg_3_scramble_en_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.bank1_info1_page_cfg[3].scramble_en.q ),

    // to register interface (read)
    .qs     (bank1_info1_page_cfg_3_scramble_en_3_qs)
  );



  // R[bank_cfg_regwen]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("W0C"),
    .RESVAL  (1'h1)
  ) u_bank_cfg_regwen (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (bank_cfg_regwen_we),
    .wd     (bank_cfg_regwen_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (bank_cfg_regwen_qs)
  );



  // Subregister 0 of Multireg mp_bank_cfg
  // R[mp_bank_cfg]: V(False)

  // F[erase_en_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_bank_cfg_erase_en_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_bank_cfg_erase_en_0_we & bank_cfg_regwen_qs),
    .wd     (mp_bank_cfg_erase_en_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_bank_cfg[0].q ),

    // to register interface (read)
    .qs     (mp_bank_cfg_erase_en_0_qs)
  );


  // F[erase_en_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_mp_bank_cfg_erase_en_1 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface (qualified with register enable)
    .we     (mp_bank_cfg_erase_en_1_we & bank_cfg_regwen_qs),
    .wd     (mp_bank_cfg_erase_en_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.mp_bank_cfg[1].q ),

    // to register interface (read)
    .qs     (mp_bank_cfg_erase_en_1_qs)
  );



  // R[op_status]: V(False)

  //   F[done]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_op_status_done (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (op_status_done_we),
    .wd     (op_status_done_wd),

    // from internal hardware
    .de     (hw2reg.op_status.done.de),
    .d      (hw2reg.op_status.done.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (op_status_done_qs)
  );


  //   F[err]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_op_status_err (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (op_status_err_we),
    .wd     (op_status_err_wd),

    // from internal hardware
    .de     (hw2reg.op_status.err.de),
    .d      (hw2reg.op_status.err.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (op_status_err_qs)
  );


  // R[status]: V(False)

  //   F[rd_full]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h0)
  ) u_status_rd_full (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.rd_full.de),
    .d      (hw2reg.status.rd_full.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_rd_full_qs)
  );


  //   F[rd_empty]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h1)
  ) u_status_rd_empty (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.rd_empty.de),
    .d      (hw2reg.status.rd_empty.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_rd_empty_qs)
  );


  //   F[prog_full]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h0)
  ) u_status_prog_full (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.prog_full.de),
    .d      (hw2reg.status.prog_full.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_prog_full_qs)
  );


  //   F[prog_empty]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h1)
  ) u_status_prog_empty (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.prog_empty.de),
    .d      (hw2reg.status.prog_empty.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_prog_empty_qs)
  );


  //   F[init_wip]: 4:4
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h0)
  ) u_status_init_wip (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.init_wip.de),
    .d      (hw2reg.status.init_wip.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_init_wip_qs)
  );


  //   F[error_addr]: 16:8
  prim_subreg #(
    .DW      (9),
    .SWACCESS("RO"),
    .RESVAL  (9'h0)
  ) u_status_error_addr (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.status.error_addr.de),
    .d      (hw2reg.status.error_addr.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (status_error_addr_qs)
  );


  // R[phy_status]: V(False)

  //   F[init_wip]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h0)
  ) u_phy_status_init_wip (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.phy_status.init_wip.de),
    .d      (hw2reg.phy_status.init_wip.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (phy_status_init_wip_qs)
  );


  //   F[prog_normal_avail]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h1)
  ) u_phy_status_prog_normal_avail (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.phy_status.prog_normal_avail.de),
    .d      (hw2reg.phy_status.prog_normal_avail.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (phy_status_prog_normal_avail_qs)
  );


  //   F[prog_repair_avail]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RO"),
    .RESVAL  (1'h1)
  ) u_phy_status_prog_repair_avail (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (hw2reg.phy_status.prog_repair_avail.de),
    .d      (hw2reg.phy_status.prog_repair_avail.d ),

    // to internal hardware
    .qe     (),
    .q      (),

    // to register interface (read)
    .qs     (phy_status_prog_repair_avail_qs)
  );


  // R[scratch]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_scratch (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (scratch_we),
    .wd     (scratch_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.scratch.q ),

    // to register interface (read)
    .qs     (scratch_qs)
  );


  // R[fifo_lvl]: V(False)

  //   F[prog]: 4:0
  prim_subreg #(
    .DW      (5),
    .SWACCESS("RW"),
    .RESVAL  (5'hf)
  ) u_fifo_lvl_prog (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (fifo_lvl_prog_we),
    .wd     (fifo_lvl_prog_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.fifo_lvl.prog.q ),

    // to register interface (read)
    .qs     (fifo_lvl_prog_qs)
  );


  //   F[rd]: 12:8
  prim_subreg #(
    .DW      (5),
    .SWACCESS("RW"),
    .RESVAL  (5'hf)
  ) u_fifo_lvl_rd (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (fifo_lvl_rd_we),
    .wd     (fifo_lvl_rd_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.fifo_lvl.rd.q ),

    // to register interface (read)
    .qs     (fifo_lvl_rd_qs)
  );


  // R[fifo_rst]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_fifo_rst (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (fifo_rst_we),
    .wd     (fifo_rst_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.fifo_rst.q ),

    // to register interface (read)
    .qs     (fifo_rst_qs)
  );




  logic [62:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == FLASH_CTRL_INTR_STATE_OFFSET);
    addr_hit[ 1] = (reg_addr == FLASH_CTRL_INTR_ENABLE_OFFSET);
    addr_hit[ 2] = (reg_addr == FLASH_CTRL_INTR_TEST_OFFSET);
    addr_hit[ 3] = (reg_addr == FLASH_CTRL_CTRL_REGWEN_OFFSET);
    addr_hit[ 4] = (reg_addr == FLASH_CTRL_CONTROL_OFFSET);
    addr_hit[ 5] = (reg_addr == FLASH_CTRL_ADDR_OFFSET);
    addr_hit[ 6] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET);
    addr_hit[ 7] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET);
    addr_hit[ 8] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET);
    addr_hit[ 9] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET);
    addr_hit[10] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET);
    addr_hit[11] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET);
    addr_hit[12] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET);
    addr_hit[13] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET);
    addr_hit[14] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_0_OFFSET);
    addr_hit[15] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_1_OFFSET);
    addr_hit[16] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_2_OFFSET);
    addr_hit[17] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_3_OFFSET);
    addr_hit[18] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_4_OFFSET);
    addr_hit[19] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_5_OFFSET);
    addr_hit[20] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_6_OFFSET);
    addr_hit[21] = (reg_addr == FLASH_CTRL_MP_REGION_CFG_7_OFFSET);
    addr_hit[22] = (reg_addr == FLASH_CTRL_DEFAULT_REGION_OFFSET);
    addr_hit[23] = (reg_addr == FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET);
    addr_hit[24] = (reg_addr == FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET);
    addr_hit[25] = (reg_addr == FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET);
    addr_hit[26] = (reg_addr == FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET);
    addr_hit[27] = (reg_addr == FLASH_CTRL_BANK0_INFO0_PAGE_CFG_0_OFFSET);
    addr_hit[28] = (reg_addr == FLASH_CTRL_BANK0_INFO0_PAGE_CFG_1_OFFSET);
    addr_hit[29] = (reg_addr == FLASH_CTRL_BANK0_INFO0_PAGE_CFG_2_OFFSET);
    addr_hit[30] = (reg_addr == FLASH_CTRL_BANK0_INFO0_PAGE_CFG_3_OFFSET);
    addr_hit[31] = (reg_addr == FLASH_CTRL_BANK0_INFO1_REGWEN_0_OFFSET);
    addr_hit[32] = (reg_addr == FLASH_CTRL_BANK0_INFO1_REGWEN_1_OFFSET);
    addr_hit[33] = (reg_addr == FLASH_CTRL_BANK0_INFO1_REGWEN_2_OFFSET);
    addr_hit[34] = (reg_addr == FLASH_CTRL_BANK0_INFO1_REGWEN_3_OFFSET);
    addr_hit[35] = (reg_addr == FLASH_CTRL_BANK0_INFO1_PAGE_CFG_0_OFFSET);
    addr_hit[36] = (reg_addr == FLASH_CTRL_BANK0_INFO1_PAGE_CFG_1_OFFSET);
    addr_hit[37] = (reg_addr == FLASH_CTRL_BANK0_INFO1_PAGE_CFG_2_OFFSET);
    addr_hit[38] = (reg_addr == FLASH_CTRL_BANK0_INFO1_PAGE_CFG_3_OFFSET);
    addr_hit[39] = (reg_addr == FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET);
    addr_hit[40] = (reg_addr == FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET);
    addr_hit[41] = (reg_addr == FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET);
    addr_hit[42] = (reg_addr == FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET);
    addr_hit[43] = (reg_addr == FLASH_CTRL_BANK1_INFO0_PAGE_CFG_0_OFFSET);
    addr_hit[44] = (reg_addr == FLASH_CTRL_BANK1_INFO0_PAGE_CFG_1_OFFSET);
    addr_hit[45] = (reg_addr == FLASH_CTRL_BANK1_INFO0_PAGE_CFG_2_OFFSET);
    addr_hit[46] = (reg_addr == FLASH_CTRL_BANK1_INFO0_PAGE_CFG_3_OFFSET);
    addr_hit[47] = (reg_addr == FLASH_CTRL_BANK1_INFO1_REGWEN_0_OFFSET);
    addr_hit[48] = (reg_addr == FLASH_CTRL_BANK1_INFO1_REGWEN_1_OFFSET);
    addr_hit[49] = (reg_addr == FLASH_CTRL_BANK1_INFO1_REGWEN_2_OFFSET);
    addr_hit[50] = (reg_addr == FLASH_CTRL_BANK1_INFO1_REGWEN_3_OFFSET);
    addr_hit[51] = (reg_addr == FLASH_CTRL_BANK1_INFO1_PAGE_CFG_0_OFFSET);
    addr_hit[52] = (reg_addr == FLASH_CTRL_BANK1_INFO1_PAGE_CFG_1_OFFSET);
    addr_hit[53] = (reg_addr == FLASH_CTRL_BANK1_INFO1_PAGE_CFG_2_OFFSET);
    addr_hit[54] = (reg_addr == FLASH_CTRL_BANK1_INFO1_PAGE_CFG_3_OFFSET);
    addr_hit[55] = (reg_addr == FLASH_CTRL_BANK_CFG_REGWEN_OFFSET);
    addr_hit[56] = (reg_addr == FLASH_CTRL_MP_BANK_CFG_OFFSET);
    addr_hit[57] = (reg_addr == FLASH_CTRL_OP_STATUS_OFFSET);
    addr_hit[58] = (reg_addr == FLASH_CTRL_STATUS_OFFSET);
    addr_hit[59] = (reg_addr == FLASH_CTRL_PHY_STATUS_OFFSET);
    addr_hit[60] = (reg_addr == FLASH_CTRL_SCRATCH_OFFSET);
    addr_hit[61] = (reg_addr == FLASH_CTRL_FIFO_LVL_OFFSET);
    addr_hit[62] = (reg_addr == FLASH_CTRL_FIFO_RST_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = 1'b0;
    if (addr_hit[ 0] && reg_we && (FLASH_CTRL_PERMIT[ 0] != (FLASH_CTRL_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 1] && reg_we && (FLASH_CTRL_PERMIT[ 1] != (FLASH_CTRL_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 2] && reg_we && (FLASH_CTRL_PERMIT[ 2] != (FLASH_CTRL_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 3] && reg_we && (FLASH_CTRL_PERMIT[ 3] != (FLASH_CTRL_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 4] && reg_we && (FLASH_CTRL_PERMIT[ 4] != (FLASH_CTRL_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 5] && reg_we && (FLASH_CTRL_PERMIT[ 5] != (FLASH_CTRL_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 6] && reg_we && (FLASH_CTRL_PERMIT[ 6] != (FLASH_CTRL_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 7] && reg_we && (FLASH_CTRL_PERMIT[ 7] != (FLASH_CTRL_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 8] && reg_we && (FLASH_CTRL_PERMIT[ 8] != (FLASH_CTRL_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[ 9] && reg_we && (FLASH_CTRL_PERMIT[ 9] != (FLASH_CTRL_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[10] && reg_we && (FLASH_CTRL_PERMIT[10] != (FLASH_CTRL_PERMIT[10] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[11] && reg_we && (FLASH_CTRL_PERMIT[11] != (FLASH_CTRL_PERMIT[11] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[12] && reg_we && (FLASH_CTRL_PERMIT[12] != (FLASH_CTRL_PERMIT[12] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[13] && reg_we && (FLASH_CTRL_PERMIT[13] != (FLASH_CTRL_PERMIT[13] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[14] && reg_we && (FLASH_CTRL_PERMIT[14] != (FLASH_CTRL_PERMIT[14] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[15] && reg_we && (FLASH_CTRL_PERMIT[15] != (FLASH_CTRL_PERMIT[15] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[16] && reg_we && (FLASH_CTRL_PERMIT[16] != (FLASH_CTRL_PERMIT[16] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[17] && reg_we && (FLASH_CTRL_PERMIT[17] != (FLASH_CTRL_PERMIT[17] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[18] && reg_we && (FLASH_CTRL_PERMIT[18] != (FLASH_CTRL_PERMIT[18] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[19] && reg_we && (FLASH_CTRL_PERMIT[19] != (FLASH_CTRL_PERMIT[19] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[20] && reg_we && (FLASH_CTRL_PERMIT[20] != (FLASH_CTRL_PERMIT[20] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[21] && reg_we && (FLASH_CTRL_PERMIT[21] != (FLASH_CTRL_PERMIT[21] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[22] && reg_we && (FLASH_CTRL_PERMIT[22] != (FLASH_CTRL_PERMIT[22] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[23] && reg_we && (FLASH_CTRL_PERMIT[23] != (FLASH_CTRL_PERMIT[23] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[24] && reg_we && (FLASH_CTRL_PERMIT[24] != (FLASH_CTRL_PERMIT[24] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[25] && reg_we && (FLASH_CTRL_PERMIT[25] != (FLASH_CTRL_PERMIT[25] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[26] && reg_we && (FLASH_CTRL_PERMIT[26] != (FLASH_CTRL_PERMIT[26] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[27] && reg_we && (FLASH_CTRL_PERMIT[27] != (FLASH_CTRL_PERMIT[27] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[28] && reg_we && (FLASH_CTRL_PERMIT[28] != (FLASH_CTRL_PERMIT[28] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[29] && reg_we && (FLASH_CTRL_PERMIT[29] != (FLASH_CTRL_PERMIT[29] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[30] && reg_we && (FLASH_CTRL_PERMIT[30] != (FLASH_CTRL_PERMIT[30] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[31] && reg_we && (FLASH_CTRL_PERMIT[31] != (FLASH_CTRL_PERMIT[31] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[32] && reg_we && (FLASH_CTRL_PERMIT[32] != (FLASH_CTRL_PERMIT[32] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[33] && reg_we && (FLASH_CTRL_PERMIT[33] != (FLASH_CTRL_PERMIT[33] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[34] && reg_we && (FLASH_CTRL_PERMIT[34] != (FLASH_CTRL_PERMIT[34] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[35] && reg_we && (FLASH_CTRL_PERMIT[35] != (FLASH_CTRL_PERMIT[35] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[36] && reg_we && (FLASH_CTRL_PERMIT[36] != (FLASH_CTRL_PERMIT[36] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[37] && reg_we && (FLASH_CTRL_PERMIT[37] != (FLASH_CTRL_PERMIT[37] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[38] && reg_we && (FLASH_CTRL_PERMIT[38] != (FLASH_CTRL_PERMIT[38] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[39] && reg_we && (FLASH_CTRL_PERMIT[39] != (FLASH_CTRL_PERMIT[39] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[40] && reg_we && (FLASH_CTRL_PERMIT[40] != (FLASH_CTRL_PERMIT[40] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[41] && reg_we && (FLASH_CTRL_PERMIT[41] != (FLASH_CTRL_PERMIT[41] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[42] && reg_we && (FLASH_CTRL_PERMIT[42] != (FLASH_CTRL_PERMIT[42] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[43] && reg_we && (FLASH_CTRL_PERMIT[43] != (FLASH_CTRL_PERMIT[43] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[44] && reg_we && (FLASH_CTRL_PERMIT[44] != (FLASH_CTRL_PERMIT[44] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[45] && reg_we && (FLASH_CTRL_PERMIT[45] != (FLASH_CTRL_PERMIT[45] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[46] && reg_we && (FLASH_CTRL_PERMIT[46] != (FLASH_CTRL_PERMIT[46] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[47] && reg_we && (FLASH_CTRL_PERMIT[47] != (FLASH_CTRL_PERMIT[47] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[48] && reg_we && (FLASH_CTRL_PERMIT[48] != (FLASH_CTRL_PERMIT[48] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[49] && reg_we && (FLASH_CTRL_PERMIT[49] != (FLASH_CTRL_PERMIT[49] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[50] && reg_we && (FLASH_CTRL_PERMIT[50] != (FLASH_CTRL_PERMIT[50] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[51] && reg_we && (FLASH_CTRL_PERMIT[51] != (FLASH_CTRL_PERMIT[51] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[52] && reg_we && (FLASH_CTRL_PERMIT[52] != (FLASH_CTRL_PERMIT[52] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[53] && reg_we && (FLASH_CTRL_PERMIT[53] != (FLASH_CTRL_PERMIT[53] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[54] && reg_we && (FLASH_CTRL_PERMIT[54] != (FLASH_CTRL_PERMIT[54] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[55] && reg_we && (FLASH_CTRL_PERMIT[55] != (FLASH_CTRL_PERMIT[55] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[56] && reg_we && (FLASH_CTRL_PERMIT[56] != (FLASH_CTRL_PERMIT[56] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[57] && reg_we && (FLASH_CTRL_PERMIT[57] != (FLASH_CTRL_PERMIT[57] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[58] && reg_we && (FLASH_CTRL_PERMIT[58] != (FLASH_CTRL_PERMIT[58] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[59] && reg_we && (FLASH_CTRL_PERMIT[59] != (FLASH_CTRL_PERMIT[59] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[60] && reg_we && (FLASH_CTRL_PERMIT[60] != (FLASH_CTRL_PERMIT[60] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[61] && reg_we && (FLASH_CTRL_PERMIT[61] != (FLASH_CTRL_PERMIT[61] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[62] && reg_we && (FLASH_CTRL_PERMIT[62] != (FLASH_CTRL_PERMIT[62] & reg_be))) wr_err = 1'b1 ;
  end

  assign intr_state_prog_empty_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_prog_empty_wd = reg_wdata[0];

  assign intr_state_prog_lvl_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_prog_lvl_wd = reg_wdata[1];

  assign intr_state_rd_full_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_rd_full_wd = reg_wdata[2];

  assign intr_state_rd_lvl_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_rd_lvl_wd = reg_wdata[3];

  assign intr_state_op_done_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_op_done_wd = reg_wdata[4];

  assign intr_state_op_error_we = addr_hit[0] & reg_we & ~wr_err;
  assign intr_state_op_error_wd = reg_wdata[5];

  assign intr_enable_prog_empty_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_prog_empty_wd = reg_wdata[0];

  assign intr_enable_prog_lvl_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_prog_lvl_wd = reg_wdata[1];

  assign intr_enable_rd_full_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_rd_full_wd = reg_wdata[2];

  assign intr_enable_rd_lvl_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_rd_lvl_wd = reg_wdata[3];

  assign intr_enable_op_done_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_op_done_wd = reg_wdata[4];

  assign intr_enable_op_error_we = addr_hit[1] & reg_we & ~wr_err;
  assign intr_enable_op_error_wd = reg_wdata[5];

  assign intr_test_prog_empty_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_prog_empty_wd = reg_wdata[0];

  assign intr_test_prog_lvl_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_prog_lvl_wd = reg_wdata[1];

  assign intr_test_rd_full_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_rd_full_wd = reg_wdata[2];

  assign intr_test_rd_lvl_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_rd_lvl_wd = reg_wdata[3];

  assign intr_test_op_done_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_op_done_wd = reg_wdata[4];

  assign intr_test_op_error_we = addr_hit[2] & reg_we & ~wr_err;
  assign intr_test_op_error_wd = reg_wdata[5];

  assign ctrl_regwen_re = addr_hit[3] && reg_re;

  assign control_start_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_start_wd = reg_wdata[0];

  assign control_op_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_op_wd = reg_wdata[5:4];

  assign control_prog_sel_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_prog_sel_wd = reg_wdata[6];

  assign control_erase_sel_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_erase_sel_wd = reg_wdata[7];

  assign control_partition_sel_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_partition_sel_wd = reg_wdata[8];

  assign control_info_sel_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_info_sel_wd = reg_wdata[9];

  assign control_num_we = addr_hit[4] & reg_we & ~wr_err;
  assign control_num_wd = reg_wdata[27:16];

  assign addr_we = addr_hit[5] & reg_we & ~wr_err;
  assign addr_wd = reg_wdata[31:0];

  assign region_cfg_regwen_0_we = addr_hit[6] & reg_we & ~wr_err;
  assign region_cfg_regwen_0_wd = reg_wdata[0];

  assign region_cfg_regwen_1_we = addr_hit[7] & reg_we & ~wr_err;
  assign region_cfg_regwen_1_wd = reg_wdata[0];

  assign region_cfg_regwen_2_we = addr_hit[8] & reg_we & ~wr_err;
  assign region_cfg_regwen_2_wd = reg_wdata[0];

  assign region_cfg_regwen_3_we = addr_hit[9] & reg_we & ~wr_err;
  assign region_cfg_regwen_3_wd = reg_wdata[0];

  assign region_cfg_regwen_4_we = addr_hit[10] & reg_we & ~wr_err;
  assign region_cfg_regwen_4_wd = reg_wdata[0];

  assign region_cfg_regwen_5_we = addr_hit[11] & reg_we & ~wr_err;
  assign region_cfg_regwen_5_wd = reg_wdata[0];

  assign region_cfg_regwen_6_we = addr_hit[12] & reg_we & ~wr_err;
  assign region_cfg_regwen_6_wd = reg_wdata[0];

  assign region_cfg_regwen_7_we = addr_hit[13] & reg_we & ~wr_err;
  assign region_cfg_regwen_7_wd = reg_wdata[0];

  assign mp_region_cfg_0_en_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_en_0_wd = reg_wdata[0];

  assign mp_region_cfg_0_rd_en_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_rd_en_0_wd = reg_wdata[1];

  assign mp_region_cfg_0_prog_en_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_prog_en_0_wd = reg_wdata[2];

  assign mp_region_cfg_0_erase_en_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_erase_en_0_wd = reg_wdata[3];

  assign mp_region_cfg_0_scramble_en_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_scramble_en_0_wd = reg_wdata[4];

  assign mp_region_cfg_0_base_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_base_0_wd = reg_wdata[16:8];

  assign mp_region_cfg_0_size_0_we = addr_hit[14] & reg_we & ~wr_err;
  assign mp_region_cfg_0_size_0_wd = reg_wdata[29:20];

  assign mp_region_cfg_1_en_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_en_1_wd = reg_wdata[0];

  assign mp_region_cfg_1_rd_en_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_rd_en_1_wd = reg_wdata[1];

  assign mp_region_cfg_1_prog_en_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_prog_en_1_wd = reg_wdata[2];

  assign mp_region_cfg_1_erase_en_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_erase_en_1_wd = reg_wdata[3];

  assign mp_region_cfg_1_scramble_en_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_scramble_en_1_wd = reg_wdata[4];

  assign mp_region_cfg_1_base_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_base_1_wd = reg_wdata[16:8];

  assign mp_region_cfg_1_size_1_we = addr_hit[15] & reg_we & ~wr_err;
  assign mp_region_cfg_1_size_1_wd = reg_wdata[29:20];

  assign mp_region_cfg_2_en_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_en_2_wd = reg_wdata[0];

  assign mp_region_cfg_2_rd_en_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_rd_en_2_wd = reg_wdata[1];

  assign mp_region_cfg_2_prog_en_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_prog_en_2_wd = reg_wdata[2];

  assign mp_region_cfg_2_erase_en_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_erase_en_2_wd = reg_wdata[3];

  assign mp_region_cfg_2_scramble_en_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_scramble_en_2_wd = reg_wdata[4];

  assign mp_region_cfg_2_base_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_base_2_wd = reg_wdata[16:8];

  assign mp_region_cfg_2_size_2_we = addr_hit[16] & reg_we & ~wr_err;
  assign mp_region_cfg_2_size_2_wd = reg_wdata[29:20];

  assign mp_region_cfg_3_en_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_en_3_wd = reg_wdata[0];

  assign mp_region_cfg_3_rd_en_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_rd_en_3_wd = reg_wdata[1];

  assign mp_region_cfg_3_prog_en_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_prog_en_3_wd = reg_wdata[2];

  assign mp_region_cfg_3_erase_en_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_erase_en_3_wd = reg_wdata[3];

  assign mp_region_cfg_3_scramble_en_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_scramble_en_3_wd = reg_wdata[4];

  assign mp_region_cfg_3_base_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_base_3_wd = reg_wdata[16:8];

  assign mp_region_cfg_3_size_3_we = addr_hit[17] & reg_we & ~wr_err;
  assign mp_region_cfg_3_size_3_wd = reg_wdata[29:20];

  assign mp_region_cfg_4_en_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_en_4_wd = reg_wdata[0];

  assign mp_region_cfg_4_rd_en_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_rd_en_4_wd = reg_wdata[1];

  assign mp_region_cfg_4_prog_en_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_prog_en_4_wd = reg_wdata[2];

  assign mp_region_cfg_4_erase_en_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_erase_en_4_wd = reg_wdata[3];

  assign mp_region_cfg_4_scramble_en_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_scramble_en_4_wd = reg_wdata[4];

  assign mp_region_cfg_4_base_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_base_4_wd = reg_wdata[16:8];

  assign mp_region_cfg_4_size_4_we = addr_hit[18] & reg_we & ~wr_err;
  assign mp_region_cfg_4_size_4_wd = reg_wdata[29:20];

  assign mp_region_cfg_5_en_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_en_5_wd = reg_wdata[0];

  assign mp_region_cfg_5_rd_en_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_rd_en_5_wd = reg_wdata[1];

  assign mp_region_cfg_5_prog_en_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_prog_en_5_wd = reg_wdata[2];

  assign mp_region_cfg_5_erase_en_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_erase_en_5_wd = reg_wdata[3];

  assign mp_region_cfg_5_scramble_en_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_scramble_en_5_wd = reg_wdata[4];

  assign mp_region_cfg_5_base_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_base_5_wd = reg_wdata[16:8];

  assign mp_region_cfg_5_size_5_we = addr_hit[19] & reg_we & ~wr_err;
  assign mp_region_cfg_5_size_5_wd = reg_wdata[29:20];

  assign mp_region_cfg_6_en_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_en_6_wd = reg_wdata[0];

  assign mp_region_cfg_6_rd_en_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_rd_en_6_wd = reg_wdata[1];

  assign mp_region_cfg_6_prog_en_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_prog_en_6_wd = reg_wdata[2];

  assign mp_region_cfg_6_erase_en_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_erase_en_6_wd = reg_wdata[3];

  assign mp_region_cfg_6_scramble_en_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_scramble_en_6_wd = reg_wdata[4];

  assign mp_region_cfg_6_base_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_base_6_wd = reg_wdata[16:8];

  assign mp_region_cfg_6_size_6_we = addr_hit[20] & reg_we & ~wr_err;
  assign mp_region_cfg_6_size_6_wd = reg_wdata[29:20];

  assign mp_region_cfg_7_en_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_en_7_wd = reg_wdata[0];

  assign mp_region_cfg_7_rd_en_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_rd_en_7_wd = reg_wdata[1];

  assign mp_region_cfg_7_prog_en_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_prog_en_7_wd = reg_wdata[2];

  assign mp_region_cfg_7_erase_en_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_erase_en_7_wd = reg_wdata[3];

  assign mp_region_cfg_7_scramble_en_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_scramble_en_7_wd = reg_wdata[4];

  assign mp_region_cfg_7_base_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_base_7_wd = reg_wdata[16:8];

  assign mp_region_cfg_7_size_7_we = addr_hit[21] & reg_we & ~wr_err;
  assign mp_region_cfg_7_size_7_wd = reg_wdata[29:20];

  assign default_region_rd_en_we = addr_hit[22] & reg_we & ~wr_err;
  assign default_region_rd_en_wd = reg_wdata[0];

  assign default_region_prog_en_we = addr_hit[22] & reg_we & ~wr_err;
  assign default_region_prog_en_wd = reg_wdata[1];

  assign default_region_erase_en_we = addr_hit[22] & reg_we & ~wr_err;
  assign default_region_erase_en_wd = reg_wdata[2];

  assign default_region_scramble_en_we = addr_hit[22] & reg_we & ~wr_err;
  assign default_region_scramble_en_wd = reg_wdata[3];

  assign bank0_info0_regwen_0_we = addr_hit[23] & reg_we & ~wr_err;
  assign bank0_info0_regwen_0_wd = reg_wdata[0];

  assign bank0_info0_regwen_1_we = addr_hit[24] & reg_we & ~wr_err;
  assign bank0_info0_regwen_1_wd = reg_wdata[0];

  assign bank0_info0_regwen_2_we = addr_hit[25] & reg_we & ~wr_err;
  assign bank0_info0_regwen_2_wd = reg_wdata[0];

  assign bank0_info0_regwen_3_we = addr_hit[26] & reg_we & ~wr_err;
  assign bank0_info0_regwen_3_wd = reg_wdata[0];

  assign bank0_info0_page_cfg_0_en_0_we = addr_hit[27] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_0_en_0_wd = reg_wdata[0];

  assign bank0_info0_page_cfg_0_rd_en_0_we = addr_hit[27] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_0_rd_en_0_wd = reg_wdata[1];

  assign bank0_info0_page_cfg_0_prog_en_0_we = addr_hit[27] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_0_prog_en_0_wd = reg_wdata[2];

  assign bank0_info0_page_cfg_0_erase_en_0_we = addr_hit[27] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_0_erase_en_0_wd = reg_wdata[3];

  assign bank0_info0_page_cfg_0_scramble_en_0_we = addr_hit[27] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_0_scramble_en_0_wd = reg_wdata[4];

  assign bank0_info0_page_cfg_1_en_1_we = addr_hit[28] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_1_en_1_wd = reg_wdata[0];

  assign bank0_info0_page_cfg_1_rd_en_1_we = addr_hit[28] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_1_rd_en_1_wd = reg_wdata[1];

  assign bank0_info0_page_cfg_1_prog_en_1_we = addr_hit[28] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_1_prog_en_1_wd = reg_wdata[2];

  assign bank0_info0_page_cfg_1_erase_en_1_we = addr_hit[28] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_1_erase_en_1_wd = reg_wdata[3];

  assign bank0_info0_page_cfg_1_scramble_en_1_we = addr_hit[28] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_1_scramble_en_1_wd = reg_wdata[4];

  assign bank0_info0_page_cfg_2_en_2_we = addr_hit[29] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_2_en_2_wd = reg_wdata[0];

  assign bank0_info0_page_cfg_2_rd_en_2_we = addr_hit[29] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_2_rd_en_2_wd = reg_wdata[1];

  assign bank0_info0_page_cfg_2_prog_en_2_we = addr_hit[29] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_2_prog_en_2_wd = reg_wdata[2];

  assign bank0_info0_page_cfg_2_erase_en_2_we = addr_hit[29] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_2_erase_en_2_wd = reg_wdata[3];

  assign bank0_info0_page_cfg_2_scramble_en_2_we = addr_hit[29] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_2_scramble_en_2_wd = reg_wdata[4];

  assign bank0_info0_page_cfg_3_en_3_we = addr_hit[30] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_3_en_3_wd = reg_wdata[0];

  assign bank0_info0_page_cfg_3_rd_en_3_we = addr_hit[30] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_3_rd_en_3_wd = reg_wdata[1];

  assign bank0_info0_page_cfg_3_prog_en_3_we = addr_hit[30] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_3_prog_en_3_wd = reg_wdata[2];

  assign bank0_info0_page_cfg_3_erase_en_3_we = addr_hit[30] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_3_erase_en_3_wd = reg_wdata[3];

  assign bank0_info0_page_cfg_3_scramble_en_3_we = addr_hit[30] & reg_we & ~wr_err;
  assign bank0_info0_page_cfg_3_scramble_en_3_wd = reg_wdata[4];

  assign bank0_info1_regwen_0_we = addr_hit[31] & reg_we & ~wr_err;
  assign bank0_info1_regwen_0_wd = reg_wdata[0];

  assign bank0_info1_regwen_1_we = addr_hit[32] & reg_we & ~wr_err;
  assign bank0_info1_regwen_1_wd = reg_wdata[0];

  assign bank0_info1_regwen_2_we = addr_hit[33] & reg_we & ~wr_err;
  assign bank0_info1_regwen_2_wd = reg_wdata[0];

  assign bank0_info1_regwen_3_we = addr_hit[34] & reg_we & ~wr_err;
  assign bank0_info1_regwen_3_wd = reg_wdata[0];

  assign bank0_info1_page_cfg_0_en_0_we = addr_hit[35] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_0_en_0_wd = reg_wdata[0];

  assign bank0_info1_page_cfg_0_rd_en_0_we = addr_hit[35] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_0_rd_en_0_wd = reg_wdata[1];

  assign bank0_info1_page_cfg_0_prog_en_0_we = addr_hit[35] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_0_prog_en_0_wd = reg_wdata[2];

  assign bank0_info1_page_cfg_0_erase_en_0_we = addr_hit[35] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_0_erase_en_0_wd = reg_wdata[3];

  assign bank0_info1_page_cfg_0_scramble_en_0_we = addr_hit[35] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_0_scramble_en_0_wd = reg_wdata[4];

  assign bank0_info1_page_cfg_1_en_1_we = addr_hit[36] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_1_en_1_wd = reg_wdata[0];

  assign bank0_info1_page_cfg_1_rd_en_1_we = addr_hit[36] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_1_rd_en_1_wd = reg_wdata[1];

  assign bank0_info1_page_cfg_1_prog_en_1_we = addr_hit[36] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_1_prog_en_1_wd = reg_wdata[2];

  assign bank0_info1_page_cfg_1_erase_en_1_we = addr_hit[36] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_1_erase_en_1_wd = reg_wdata[3];

  assign bank0_info1_page_cfg_1_scramble_en_1_we = addr_hit[36] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_1_scramble_en_1_wd = reg_wdata[4];

  assign bank0_info1_page_cfg_2_en_2_we = addr_hit[37] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_2_en_2_wd = reg_wdata[0];

  assign bank0_info1_page_cfg_2_rd_en_2_we = addr_hit[37] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_2_rd_en_2_wd = reg_wdata[1];

  assign bank0_info1_page_cfg_2_prog_en_2_we = addr_hit[37] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_2_prog_en_2_wd = reg_wdata[2];

  assign bank0_info1_page_cfg_2_erase_en_2_we = addr_hit[37] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_2_erase_en_2_wd = reg_wdata[3];

  assign bank0_info1_page_cfg_2_scramble_en_2_we = addr_hit[37] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_2_scramble_en_2_wd = reg_wdata[4];

  assign bank0_info1_page_cfg_3_en_3_we = addr_hit[38] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_3_en_3_wd = reg_wdata[0];

  assign bank0_info1_page_cfg_3_rd_en_3_we = addr_hit[38] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_3_rd_en_3_wd = reg_wdata[1];

  assign bank0_info1_page_cfg_3_prog_en_3_we = addr_hit[38] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_3_prog_en_3_wd = reg_wdata[2];

  assign bank0_info1_page_cfg_3_erase_en_3_we = addr_hit[38] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_3_erase_en_3_wd = reg_wdata[3];

  assign bank0_info1_page_cfg_3_scramble_en_3_we = addr_hit[38] & reg_we & ~wr_err;
  assign bank0_info1_page_cfg_3_scramble_en_3_wd = reg_wdata[4];

  assign bank1_info0_regwen_0_we = addr_hit[39] & reg_we & ~wr_err;
  assign bank1_info0_regwen_0_wd = reg_wdata[0];

  assign bank1_info0_regwen_1_we = addr_hit[40] & reg_we & ~wr_err;
  assign bank1_info0_regwen_1_wd = reg_wdata[0];

  assign bank1_info0_regwen_2_we = addr_hit[41] & reg_we & ~wr_err;
  assign bank1_info0_regwen_2_wd = reg_wdata[0];

  assign bank1_info0_regwen_3_we = addr_hit[42] & reg_we & ~wr_err;
  assign bank1_info0_regwen_3_wd = reg_wdata[0];

  assign bank1_info0_page_cfg_0_en_0_we = addr_hit[43] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_0_en_0_wd = reg_wdata[0];

  assign bank1_info0_page_cfg_0_rd_en_0_we = addr_hit[43] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_0_rd_en_0_wd = reg_wdata[1];

  assign bank1_info0_page_cfg_0_prog_en_0_we = addr_hit[43] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_0_prog_en_0_wd = reg_wdata[2];

  assign bank1_info0_page_cfg_0_erase_en_0_we = addr_hit[43] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_0_erase_en_0_wd = reg_wdata[3];

  assign bank1_info0_page_cfg_0_scramble_en_0_we = addr_hit[43] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_0_scramble_en_0_wd = reg_wdata[4];

  assign bank1_info0_page_cfg_1_en_1_we = addr_hit[44] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_1_en_1_wd = reg_wdata[0];

  assign bank1_info0_page_cfg_1_rd_en_1_we = addr_hit[44] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_1_rd_en_1_wd = reg_wdata[1];

  assign bank1_info0_page_cfg_1_prog_en_1_we = addr_hit[44] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_1_prog_en_1_wd = reg_wdata[2];

  assign bank1_info0_page_cfg_1_erase_en_1_we = addr_hit[44] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_1_erase_en_1_wd = reg_wdata[3];

  assign bank1_info0_page_cfg_1_scramble_en_1_we = addr_hit[44] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_1_scramble_en_1_wd = reg_wdata[4];

  assign bank1_info0_page_cfg_2_en_2_we = addr_hit[45] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_2_en_2_wd = reg_wdata[0];

  assign bank1_info0_page_cfg_2_rd_en_2_we = addr_hit[45] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_2_rd_en_2_wd = reg_wdata[1];

  assign bank1_info0_page_cfg_2_prog_en_2_we = addr_hit[45] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_2_prog_en_2_wd = reg_wdata[2];

  assign bank1_info0_page_cfg_2_erase_en_2_we = addr_hit[45] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_2_erase_en_2_wd = reg_wdata[3];

  assign bank1_info0_page_cfg_2_scramble_en_2_we = addr_hit[45] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_2_scramble_en_2_wd = reg_wdata[4];

  assign bank1_info0_page_cfg_3_en_3_we = addr_hit[46] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_3_en_3_wd = reg_wdata[0];

  assign bank1_info0_page_cfg_3_rd_en_3_we = addr_hit[46] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_3_rd_en_3_wd = reg_wdata[1];

  assign bank1_info0_page_cfg_3_prog_en_3_we = addr_hit[46] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_3_prog_en_3_wd = reg_wdata[2];

  assign bank1_info0_page_cfg_3_erase_en_3_we = addr_hit[46] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_3_erase_en_3_wd = reg_wdata[3];

  assign bank1_info0_page_cfg_3_scramble_en_3_we = addr_hit[46] & reg_we & ~wr_err;
  assign bank1_info0_page_cfg_3_scramble_en_3_wd = reg_wdata[4];

  assign bank1_info1_regwen_0_we = addr_hit[47] & reg_we & ~wr_err;
  assign bank1_info1_regwen_0_wd = reg_wdata[0];

  assign bank1_info1_regwen_1_we = addr_hit[48] & reg_we & ~wr_err;
  assign bank1_info1_regwen_1_wd = reg_wdata[0];

  assign bank1_info1_regwen_2_we = addr_hit[49] & reg_we & ~wr_err;
  assign bank1_info1_regwen_2_wd = reg_wdata[0];

  assign bank1_info1_regwen_3_we = addr_hit[50] & reg_we & ~wr_err;
  assign bank1_info1_regwen_3_wd = reg_wdata[0];

  assign bank1_info1_page_cfg_0_en_0_we = addr_hit[51] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_0_en_0_wd = reg_wdata[0];

  assign bank1_info1_page_cfg_0_rd_en_0_we = addr_hit[51] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_0_rd_en_0_wd = reg_wdata[1];

  assign bank1_info1_page_cfg_0_prog_en_0_we = addr_hit[51] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_0_prog_en_0_wd = reg_wdata[2];

  assign bank1_info1_page_cfg_0_erase_en_0_we = addr_hit[51] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_0_erase_en_0_wd = reg_wdata[3];

  assign bank1_info1_page_cfg_0_scramble_en_0_we = addr_hit[51] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_0_scramble_en_0_wd = reg_wdata[4];

  assign bank1_info1_page_cfg_1_en_1_we = addr_hit[52] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_1_en_1_wd = reg_wdata[0];

  assign bank1_info1_page_cfg_1_rd_en_1_we = addr_hit[52] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_1_rd_en_1_wd = reg_wdata[1];

  assign bank1_info1_page_cfg_1_prog_en_1_we = addr_hit[52] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_1_prog_en_1_wd = reg_wdata[2];

  assign bank1_info1_page_cfg_1_erase_en_1_we = addr_hit[52] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_1_erase_en_1_wd = reg_wdata[3];

  assign bank1_info1_page_cfg_1_scramble_en_1_we = addr_hit[52] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_1_scramble_en_1_wd = reg_wdata[4];

  assign bank1_info1_page_cfg_2_en_2_we = addr_hit[53] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_2_en_2_wd = reg_wdata[0];

  assign bank1_info1_page_cfg_2_rd_en_2_we = addr_hit[53] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_2_rd_en_2_wd = reg_wdata[1];

  assign bank1_info1_page_cfg_2_prog_en_2_we = addr_hit[53] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_2_prog_en_2_wd = reg_wdata[2];

  assign bank1_info1_page_cfg_2_erase_en_2_we = addr_hit[53] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_2_erase_en_2_wd = reg_wdata[3];

  assign bank1_info1_page_cfg_2_scramble_en_2_we = addr_hit[53] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_2_scramble_en_2_wd = reg_wdata[4];

  assign bank1_info1_page_cfg_3_en_3_we = addr_hit[54] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_3_en_3_wd = reg_wdata[0];

  assign bank1_info1_page_cfg_3_rd_en_3_we = addr_hit[54] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_3_rd_en_3_wd = reg_wdata[1];

  assign bank1_info1_page_cfg_3_prog_en_3_we = addr_hit[54] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_3_prog_en_3_wd = reg_wdata[2];

  assign bank1_info1_page_cfg_3_erase_en_3_we = addr_hit[54] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_3_erase_en_3_wd = reg_wdata[3];

  assign bank1_info1_page_cfg_3_scramble_en_3_we = addr_hit[54] & reg_we & ~wr_err;
  assign bank1_info1_page_cfg_3_scramble_en_3_wd = reg_wdata[4];

  assign bank_cfg_regwen_we = addr_hit[55] & reg_we & ~wr_err;
  assign bank_cfg_regwen_wd = reg_wdata[0];

  assign mp_bank_cfg_erase_en_0_we = addr_hit[56] & reg_we & ~wr_err;
  assign mp_bank_cfg_erase_en_0_wd = reg_wdata[0];

  assign mp_bank_cfg_erase_en_1_we = addr_hit[56] & reg_we & ~wr_err;
  assign mp_bank_cfg_erase_en_1_wd = reg_wdata[1];

  assign op_status_done_we = addr_hit[57] & reg_we & ~wr_err;
  assign op_status_done_wd = reg_wdata[0];

  assign op_status_err_we = addr_hit[57] & reg_we & ~wr_err;
  assign op_status_err_wd = reg_wdata[1];










  assign scratch_we = addr_hit[60] & reg_we & ~wr_err;
  assign scratch_wd = reg_wdata[31:0];

  assign fifo_lvl_prog_we = addr_hit[61] & reg_we & ~wr_err;
  assign fifo_lvl_prog_wd = reg_wdata[4:0];

  assign fifo_lvl_rd_we = addr_hit[61] & reg_we & ~wr_err;
  assign fifo_lvl_rd_wd = reg_wdata[12:8];

  assign fifo_rst_we = addr_hit[62] & reg_we & ~wr_err;
  assign fifo_rst_wd = reg_wdata[0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = intr_state_prog_empty_qs;
        reg_rdata_next[1] = intr_state_prog_lvl_qs;
        reg_rdata_next[2] = intr_state_rd_full_qs;
        reg_rdata_next[3] = intr_state_rd_lvl_qs;
        reg_rdata_next[4] = intr_state_op_done_qs;
        reg_rdata_next[5] = intr_state_op_error_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = intr_enable_prog_empty_qs;
        reg_rdata_next[1] = intr_enable_prog_lvl_qs;
        reg_rdata_next[2] = intr_enable_rd_full_qs;
        reg_rdata_next[3] = intr_enable_rd_lvl_qs;
        reg_rdata_next[4] = intr_enable_op_done_qs;
        reg_rdata_next[5] = intr_enable_op_error_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[0] = '0;
        reg_rdata_next[1] = '0;
        reg_rdata_next[2] = '0;
        reg_rdata_next[3] = '0;
        reg_rdata_next[4] = '0;
        reg_rdata_next[5] = '0;
      end

      addr_hit[3]: begin
        reg_rdata_next[0] = ctrl_regwen_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[0] = control_start_qs;
        reg_rdata_next[5:4] = control_op_qs;
        reg_rdata_next[6] = control_prog_sel_qs;
        reg_rdata_next[7] = control_erase_sel_qs;
        reg_rdata_next[8] = control_partition_sel_qs;
        reg_rdata_next[9] = control_info_sel_qs;
        reg_rdata_next[27:16] = control_num_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[31:0] = addr_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[0] = region_cfg_regwen_0_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[0] = region_cfg_regwen_1_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[0] = region_cfg_regwen_2_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[0] = region_cfg_regwen_3_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[0] = region_cfg_regwen_4_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[0] = region_cfg_regwen_5_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[0] = region_cfg_regwen_6_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[0] = region_cfg_regwen_7_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[0] = mp_region_cfg_0_en_0_qs;
        reg_rdata_next[1] = mp_region_cfg_0_rd_en_0_qs;
        reg_rdata_next[2] = mp_region_cfg_0_prog_en_0_qs;
        reg_rdata_next[3] = mp_region_cfg_0_erase_en_0_qs;
        reg_rdata_next[4] = mp_region_cfg_0_scramble_en_0_qs;
        reg_rdata_next[16:8] = mp_region_cfg_0_base_0_qs;
        reg_rdata_next[29:20] = mp_region_cfg_0_size_0_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[0] = mp_region_cfg_1_en_1_qs;
        reg_rdata_next[1] = mp_region_cfg_1_rd_en_1_qs;
        reg_rdata_next[2] = mp_region_cfg_1_prog_en_1_qs;
        reg_rdata_next[3] = mp_region_cfg_1_erase_en_1_qs;
        reg_rdata_next[4] = mp_region_cfg_1_scramble_en_1_qs;
        reg_rdata_next[16:8] = mp_region_cfg_1_base_1_qs;
        reg_rdata_next[29:20] = mp_region_cfg_1_size_1_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[0] = mp_region_cfg_2_en_2_qs;
        reg_rdata_next[1] = mp_region_cfg_2_rd_en_2_qs;
        reg_rdata_next[2] = mp_region_cfg_2_prog_en_2_qs;
        reg_rdata_next[3] = mp_region_cfg_2_erase_en_2_qs;
        reg_rdata_next[4] = mp_region_cfg_2_scramble_en_2_qs;
        reg_rdata_next[16:8] = mp_region_cfg_2_base_2_qs;
        reg_rdata_next[29:20] = mp_region_cfg_2_size_2_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[0] = mp_region_cfg_3_en_3_qs;
        reg_rdata_next[1] = mp_region_cfg_3_rd_en_3_qs;
        reg_rdata_next[2] = mp_region_cfg_3_prog_en_3_qs;
        reg_rdata_next[3] = mp_region_cfg_3_erase_en_3_qs;
        reg_rdata_next[4] = mp_region_cfg_3_scramble_en_3_qs;
        reg_rdata_next[16:8] = mp_region_cfg_3_base_3_qs;
        reg_rdata_next[29:20] = mp_region_cfg_3_size_3_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[0] = mp_region_cfg_4_en_4_qs;
        reg_rdata_next[1] = mp_region_cfg_4_rd_en_4_qs;
        reg_rdata_next[2] = mp_region_cfg_4_prog_en_4_qs;
        reg_rdata_next[3] = mp_region_cfg_4_erase_en_4_qs;
        reg_rdata_next[4] = mp_region_cfg_4_scramble_en_4_qs;
        reg_rdata_next[16:8] = mp_region_cfg_4_base_4_qs;
        reg_rdata_next[29:20] = mp_region_cfg_4_size_4_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[0] = mp_region_cfg_5_en_5_qs;
        reg_rdata_next[1] = mp_region_cfg_5_rd_en_5_qs;
        reg_rdata_next[2] = mp_region_cfg_5_prog_en_5_qs;
        reg_rdata_next[3] = mp_region_cfg_5_erase_en_5_qs;
        reg_rdata_next[4] = mp_region_cfg_5_scramble_en_5_qs;
        reg_rdata_next[16:8] = mp_region_cfg_5_base_5_qs;
        reg_rdata_next[29:20] = mp_region_cfg_5_size_5_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[0] = mp_region_cfg_6_en_6_qs;
        reg_rdata_next[1] = mp_region_cfg_6_rd_en_6_qs;
        reg_rdata_next[2] = mp_region_cfg_6_prog_en_6_qs;
        reg_rdata_next[3] = mp_region_cfg_6_erase_en_6_qs;
        reg_rdata_next[4] = mp_region_cfg_6_scramble_en_6_qs;
        reg_rdata_next[16:8] = mp_region_cfg_6_base_6_qs;
        reg_rdata_next[29:20] = mp_region_cfg_6_size_6_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[0] = mp_region_cfg_7_en_7_qs;
        reg_rdata_next[1] = mp_region_cfg_7_rd_en_7_qs;
        reg_rdata_next[2] = mp_region_cfg_7_prog_en_7_qs;
        reg_rdata_next[3] = mp_region_cfg_7_erase_en_7_qs;
        reg_rdata_next[4] = mp_region_cfg_7_scramble_en_7_qs;
        reg_rdata_next[16:8] = mp_region_cfg_7_base_7_qs;
        reg_rdata_next[29:20] = mp_region_cfg_7_size_7_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[0] = default_region_rd_en_qs;
        reg_rdata_next[1] = default_region_prog_en_qs;
        reg_rdata_next[2] = default_region_erase_en_qs;
        reg_rdata_next[3] = default_region_scramble_en_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[0] = bank0_info0_regwen_0_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[0] = bank0_info0_regwen_1_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[0] = bank0_info0_regwen_2_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[0] = bank0_info0_regwen_3_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[0] = bank0_info0_page_cfg_0_en_0_qs;
        reg_rdata_next[1] = bank0_info0_page_cfg_0_rd_en_0_qs;
        reg_rdata_next[2] = bank0_info0_page_cfg_0_prog_en_0_qs;
        reg_rdata_next[3] = bank0_info0_page_cfg_0_erase_en_0_qs;
        reg_rdata_next[4] = bank0_info0_page_cfg_0_scramble_en_0_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[0] = bank0_info0_page_cfg_1_en_1_qs;
        reg_rdata_next[1] = bank0_info0_page_cfg_1_rd_en_1_qs;
        reg_rdata_next[2] = bank0_info0_page_cfg_1_prog_en_1_qs;
        reg_rdata_next[3] = bank0_info0_page_cfg_1_erase_en_1_qs;
        reg_rdata_next[4] = bank0_info0_page_cfg_1_scramble_en_1_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[0] = bank0_info0_page_cfg_2_en_2_qs;
        reg_rdata_next[1] = bank0_info0_page_cfg_2_rd_en_2_qs;
        reg_rdata_next[2] = bank0_info0_page_cfg_2_prog_en_2_qs;
        reg_rdata_next[3] = bank0_info0_page_cfg_2_erase_en_2_qs;
        reg_rdata_next[4] = bank0_info0_page_cfg_2_scramble_en_2_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[0] = bank0_info0_page_cfg_3_en_3_qs;
        reg_rdata_next[1] = bank0_info0_page_cfg_3_rd_en_3_qs;
        reg_rdata_next[2] = bank0_info0_page_cfg_3_prog_en_3_qs;
        reg_rdata_next[3] = bank0_info0_page_cfg_3_erase_en_3_qs;
        reg_rdata_next[4] = bank0_info0_page_cfg_3_scramble_en_3_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[0] = bank0_info1_regwen_0_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[0] = bank0_info1_regwen_1_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[0] = bank0_info1_regwen_2_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[0] = bank0_info1_regwen_3_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[0] = bank0_info1_page_cfg_0_en_0_qs;
        reg_rdata_next[1] = bank0_info1_page_cfg_0_rd_en_0_qs;
        reg_rdata_next[2] = bank0_info1_page_cfg_0_prog_en_0_qs;
        reg_rdata_next[3] = bank0_info1_page_cfg_0_erase_en_0_qs;
        reg_rdata_next[4] = bank0_info1_page_cfg_0_scramble_en_0_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[0] = bank0_info1_page_cfg_1_en_1_qs;
        reg_rdata_next[1] = bank0_info1_page_cfg_1_rd_en_1_qs;
        reg_rdata_next[2] = bank0_info1_page_cfg_1_prog_en_1_qs;
        reg_rdata_next[3] = bank0_info1_page_cfg_1_erase_en_1_qs;
        reg_rdata_next[4] = bank0_info1_page_cfg_1_scramble_en_1_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[0] = bank0_info1_page_cfg_2_en_2_qs;
        reg_rdata_next[1] = bank0_info1_page_cfg_2_rd_en_2_qs;
        reg_rdata_next[2] = bank0_info1_page_cfg_2_prog_en_2_qs;
        reg_rdata_next[3] = bank0_info1_page_cfg_2_erase_en_2_qs;
        reg_rdata_next[4] = bank0_info1_page_cfg_2_scramble_en_2_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[0] = bank0_info1_page_cfg_3_en_3_qs;
        reg_rdata_next[1] = bank0_info1_page_cfg_3_rd_en_3_qs;
        reg_rdata_next[2] = bank0_info1_page_cfg_3_prog_en_3_qs;
        reg_rdata_next[3] = bank0_info1_page_cfg_3_erase_en_3_qs;
        reg_rdata_next[4] = bank0_info1_page_cfg_3_scramble_en_3_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[0] = bank1_info0_regwen_0_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[0] = bank1_info0_regwen_1_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[0] = bank1_info0_regwen_2_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[0] = bank1_info0_regwen_3_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[0] = bank1_info0_page_cfg_0_en_0_qs;
        reg_rdata_next[1] = bank1_info0_page_cfg_0_rd_en_0_qs;
        reg_rdata_next[2] = bank1_info0_page_cfg_0_prog_en_0_qs;
        reg_rdata_next[3] = bank1_info0_page_cfg_0_erase_en_0_qs;
        reg_rdata_next[4] = bank1_info0_page_cfg_0_scramble_en_0_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[0] = bank1_info0_page_cfg_1_en_1_qs;
        reg_rdata_next[1] = bank1_info0_page_cfg_1_rd_en_1_qs;
        reg_rdata_next[2] = bank1_info0_page_cfg_1_prog_en_1_qs;
        reg_rdata_next[3] = bank1_info0_page_cfg_1_erase_en_1_qs;
        reg_rdata_next[4] = bank1_info0_page_cfg_1_scramble_en_1_qs;
      end

      addr_hit[45]: begin
        reg_rdata_next[0] = bank1_info0_page_cfg_2_en_2_qs;
        reg_rdata_next[1] = bank1_info0_page_cfg_2_rd_en_2_qs;
        reg_rdata_next[2] = bank1_info0_page_cfg_2_prog_en_2_qs;
        reg_rdata_next[3] = bank1_info0_page_cfg_2_erase_en_2_qs;
        reg_rdata_next[4] = bank1_info0_page_cfg_2_scramble_en_2_qs;
      end

      addr_hit[46]: begin
        reg_rdata_next[0] = bank1_info0_page_cfg_3_en_3_qs;
        reg_rdata_next[1] = bank1_info0_page_cfg_3_rd_en_3_qs;
        reg_rdata_next[2] = bank1_info0_page_cfg_3_prog_en_3_qs;
        reg_rdata_next[3] = bank1_info0_page_cfg_3_erase_en_3_qs;
        reg_rdata_next[4] = bank1_info0_page_cfg_3_scramble_en_3_qs;
      end

      addr_hit[47]: begin
        reg_rdata_next[0] = bank1_info1_regwen_0_qs;
      end

      addr_hit[48]: begin
        reg_rdata_next[0] = bank1_info1_regwen_1_qs;
      end

      addr_hit[49]: begin
        reg_rdata_next[0] = bank1_info1_regwen_2_qs;
      end

      addr_hit[50]: begin
        reg_rdata_next[0] = bank1_info1_regwen_3_qs;
      end

      addr_hit[51]: begin
        reg_rdata_next[0] = bank1_info1_page_cfg_0_en_0_qs;
        reg_rdata_next[1] = bank1_info1_page_cfg_0_rd_en_0_qs;
        reg_rdata_next[2] = bank1_info1_page_cfg_0_prog_en_0_qs;
        reg_rdata_next[3] = bank1_info1_page_cfg_0_erase_en_0_qs;
        reg_rdata_next[4] = bank1_info1_page_cfg_0_scramble_en_0_qs;
      end

      addr_hit[52]: begin
        reg_rdata_next[0] = bank1_info1_page_cfg_1_en_1_qs;
        reg_rdata_next[1] = bank1_info1_page_cfg_1_rd_en_1_qs;
        reg_rdata_next[2] = bank1_info1_page_cfg_1_prog_en_1_qs;
        reg_rdata_next[3] = bank1_info1_page_cfg_1_erase_en_1_qs;
        reg_rdata_next[4] = bank1_info1_page_cfg_1_scramble_en_1_qs;
      end

      addr_hit[53]: begin
        reg_rdata_next[0] = bank1_info1_page_cfg_2_en_2_qs;
        reg_rdata_next[1] = bank1_info1_page_cfg_2_rd_en_2_qs;
        reg_rdata_next[2] = bank1_info1_page_cfg_2_prog_en_2_qs;
        reg_rdata_next[3] = bank1_info1_page_cfg_2_erase_en_2_qs;
        reg_rdata_next[4] = bank1_info1_page_cfg_2_scramble_en_2_qs;
      end

      addr_hit[54]: begin
        reg_rdata_next[0] = bank1_info1_page_cfg_3_en_3_qs;
        reg_rdata_next[1] = bank1_info1_page_cfg_3_rd_en_3_qs;
        reg_rdata_next[2] = bank1_info1_page_cfg_3_prog_en_3_qs;
        reg_rdata_next[3] = bank1_info1_page_cfg_3_erase_en_3_qs;
        reg_rdata_next[4] = bank1_info1_page_cfg_3_scramble_en_3_qs;
      end

      addr_hit[55]: begin
        reg_rdata_next[0] = bank_cfg_regwen_qs;
      end

      addr_hit[56]: begin
        reg_rdata_next[0] = mp_bank_cfg_erase_en_0_qs;
        reg_rdata_next[1] = mp_bank_cfg_erase_en_1_qs;
      end

      addr_hit[57]: begin
        reg_rdata_next[0] = op_status_done_qs;
        reg_rdata_next[1] = op_status_err_qs;
      end

      addr_hit[58]: begin
        reg_rdata_next[0] = status_rd_full_qs;
        reg_rdata_next[1] = status_rd_empty_qs;
        reg_rdata_next[2] = status_prog_full_qs;
        reg_rdata_next[3] = status_prog_empty_qs;
        reg_rdata_next[4] = status_init_wip_qs;
        reg_rdata_next[16:8] = status_error_addr_qs;
      end

      addr_hit[59]: begin
        reg_rdata_next[0] = phy_status_init_wip_qs;
        reg_rdata_next[1] = phy_status_prog_normal_avail_qs;
        reg_rdata_next[2] = phy_status_prog_repair_avail_qs;
      end

      addr_hit[60]: begin
        reg_rdata_next[31:0] = scratch_qs;
      end

      addr_hit[61]: begin
        reg_rdata_next[4:0] = fifo_lvl_prog_qs;
        reg_rdata_next[12:8] = fifo_lvl_rd_qs;
      end

      addr_hit[62]: begin
        reg_rdata_next[0] = fifo_rst_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we)
  `ASSERT_PULSE(rePulse, reg_re)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)

endmodule
