Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:37:41 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/fir_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.530        0.000                      0                 1469        0.068        0.000                      0                 1469        2.225        0.000                       0                   667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.530        0.000                      0                 1469        0.068        0.000                      0                 1469        2.225        0.000                       0                   667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.005ns (40.970%)  route 1.448ns (59.030%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.455 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     2.481    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                  2.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.066ns (54.545%)  route 0.055ns (45.455%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.050 r  bd_0_i/hls_inst/inst/mul_ln25_8_reg_828_reg[13]/Q
                         net (fo=1, unplaced)         0.048     0.098    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[18]_1[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[1])
                                                      0.028     0.126 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[6]_i_1/O[1]
                         net (fo=2, unplaced)         0.007     0.133    bd_0_i/hls_inst/inst/regslice_both_out_r_U/out_r_TDATA_int_regslice[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[0]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450                bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225                bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225                bd_0_i/hls_inst/inst/ap_block_pp0_stage0_subdone_grp1_done_reg_iter0_reg/C



