```verilog
module top_module(
    output zero
);// Module body starts after semicolon

    assign zero = 1'b0; // Assign constant value 0 to output

endmodule
```