

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Thu Feb  6 20:26:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_105_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln64_fu_91_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln64_fu_85_p2    |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  42|          16|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load  |   9|          2|    5|         10|
    |i_fu_42                  |   9|          2|    5|         10|
    |j_fu_38                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_144              |  5|   0|    5|          0|
    |i_fu_42                  |  5|   0|    5|          0|
    |j_fu_38                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_64_1|  return value|
|multipliedSignal_address0  |  out|    4|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_ce0       |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_q0        |   in|   64|   ap_memory|                     multipliedSignal|         array|
|encryptedSignal_address0   |  out|    4|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_ce0        |  out|    1|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_we0        |  out|    1|   ap_memory|                      encryptedSignal|         array|
|encryptedSignal_d0         |  out|   64|   ap_memory|                      encryptedSignal|         array|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %encryptedSignal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 0, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 8 'store' 'store_ln64' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 15, i5 %j" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 9 'store' 'store_ln64' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i11"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.86ns)   --->   "%icmp_ln64 = icmp_eq  i5 %i_2, i5 16" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 12 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.86ns)   --->   "%add_ln64 = add i5 %i_2, i5 1" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 13 'add' 'add_ln64' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.i11.split, void %_Z18chaoticPermutationPKdPdS1_.exit.exitStub" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 14 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 15 'load' 'j_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %j_load" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 16 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%multipliedSignal_addr = getelementptr i64 %multipliedSignal, i64 0, i64 %zext_ln64" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 17 'getelementptr' 'multipliedSignal_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%multipliedSignal_load = load i4 %multipliedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 18 'load' 'multipliedSignal_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.86ns)   --->   "%add_ln64_1 = add i5 %j_load, i5 31" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 19 'add' 'add_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 %add_ln64, i5 %i" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 20 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln64 = store i5 %add_ln64_1, i5 %j" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 21 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i5 %i_2" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 22 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 23 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 25 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%multipliedSignal_load = load i4 %multipliedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 26 'load' 'multipliedSignal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %multipliedSignal_load" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 27 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%encryptedSignal_addr = getelementptr i64 %encryptedSignal, i64 0, i64 %zext_ln64_1" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 28 'getelementptr' 'encryptedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln65 = store i64 %bitcast_ln65, i4 %encryptedSignal_addr" [encryptionfinale/chaotic_encrypt.cpp:65->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 29 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc.i11" [encryptionfinale/chaotic_encrypt.cpp:64->encryptionfinale/chaotic_encrypt.cpp:108]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ multipliedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encryptedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010]
i                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 011]
icmp_ln64              (icmp             ) [ 010]
add_ln64               (add              ) [ 000]
br_ln64                (br               ) [ 000]
j_load                 (load             ) [ 000]
zext_ln64              (zext             ) [ 000]
multipliedSignal_addr  (getelementptr    ) [ 011]
add_ln64_1             (add              ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
zext_ln64_1            (zext             ) [ 000]
specpipeline_ln64      (specpipeline     ) [ 000]
speclooptripcount_ln64 (speclooptripcount) [ 000]
specloopname_ln64      (specloopname     ) [ 000]
multipliedSignal_load  (load             ) [ 000]
bitcast_ln65           (bitcast          ) [ 000]
encryptedSignal_addr   (getelementptr    ) [ 000]
store_ln65             (store            ) [ 000]
br_ln64                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="multipliedSignal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multipliedSignal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encryptedSignal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryptedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="multipliedSignal_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multipliedSignal_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="multipliedSignal_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="encryptedSignal_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encryptedSignal_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln65_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln64_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln64_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="5" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_2_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln64_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln64_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln64_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln64_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln64_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln64_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln64_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bitcast_ln65_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="multipliedSignal_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="multipliedSignal_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="91" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="128"><net_src comp="53" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="133"><net_src comp="38" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="140"><net_src comp="42" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="147"><net_src comp="82" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="155"><net_src comp="46" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encryptedSignal | {2 }
 - Input state : 
	Port: encryfinal_Pipeline_VITIS_LOOP_64_1 : multipliedSignal | {1 2 }
	Port: encryfinal_Pipeline_VITIS_LOOP_64_1 : encryptedSignal | {}
  - Chain level:
	State 1
		store_ln64 : 1
		store_ln64 : 1
		i_2 : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		j_load : 1
		zext_ln64 : 2
		multipliedSignal_addr : 3
		multipliedSignal_load : 4
		add_ln64_1 : 2
		store_ln64 : 3
		store_ln64 : 3
	State 2
		bitcast_ln65 : 1
		encryptedSignal_addr : 1
		store_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln64_fu_91   |    0    |    13   |
|          |  add_ln64_1_fu_105 |    0    |    13   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln64_fu_85  |    0    |    13   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln64_fu_100  |    0    |    0    |
|          | zext_ln64_1_fu_121 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    39   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_2_reg_144         |    5   |
|          i_reg_137          |    5   |
|          j_reg_130          |    5   |
|multipliedSignal_addr_reg_152|    4   |
+-----------------------------+--------+
|            Total            |   19   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   19   |   48   |
+-----------+--------+--------+--------+
