<profile>

<section name = "Vitis HLS Report for 'mp_mul_140_Pipeline_VITIS_LOOP_144_2'" level="0">
<item name = "Date">Tue May 20 14:38:29 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 14, 70.000 ns, 0.140 us, 2, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_144_2">5, 12, 6, 1, 1, 1 ~ 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 484, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 64, 8, -</column>
<column name="Multiplexer">-, -, 0, 59, -</column>
<column name="Register">-, -, 561, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="one_U">mp_mul_140_Pipeline_VITIS_LOOP_144_2_one_ROM_AUTO_1R, 0, 64, 8, 0, 8, 64, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln144_fu_148_p2">+, 0, 0, 13, 4, 1</column>
<column name="temp_fu_219_p2">+, 0, 0, 39, 32, 32</column>
<column name="v_202_fu_249_p2">+, 0, 0, 71, 64, 64</column>
<column name="v_fu_291_p2">+, 0, 0, 13, 4, 4</column>
<column name="sub_ln145_fu_163_p2">-, 0, 0, 11, 3, 3</column>
<column name="and_ln106_1_fu_213_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln106_fu_231_p2">and, 0, 0, 32, 32, 32</column>
<column name="icmp_ln144_fu_142_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="or_ln105_fu_267_p2">or, 0, 0, 64, 64, 64</column>
<column name="select_ln106_fu_206_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_61_fu_261_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_62_fu_273_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_fu_255_p2">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_46">9, 2, 4, 8</column>
<column name="j_fu_60">9, 2, 4, 8</column>
<column name="u_95_out_o">14, 3, 4, 12</column>
<column name="v_114_fu_56">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_341">64, 0, 64, 0</column>
<column name="al_reg_346">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="bl_reg_352">1, 0, 1, 0</column>
<column name="icmp_ln144_reg_327">1, 0, 1, 0</column>
<column name="j_fu_60">4, 0, 4, 0</column>
<column name="mul_ln106_reg_362">32, 0, 32, 0</column>
<column name="select_ln106_reg_367">32, 0, 32, 0</column>
<column name="temp_reg_372">32, 0, 32, 0</column>
<column name="tmp_reg_357">32, 0, 32, 0</column>
<column name="v_114_fu_56">64, 0, 64, 0</column>
<column name="a_load_reg_341">64, 32, 64, 0</column>
<column name="al_reg_346">64, 32, 32, 0</column>
<column name="bl_reg_352">64, 32, 1, 0</column>
<column name="icmp_ln144_reg_327">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_381_p_din0">out, 32, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_381_p_din1">out, 32, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_381_p_dout0">in, 32, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="grp_fu_381_p_ce">out, 1, ap_ctrl_hs, mp_mul.140_Pipeline_VITIS_LOOP_144_2, return value</column>
<column name="zext_ln143">in, 4, ap_none, zext_ln143, scalar</column>
<column name="indvars_iv31">in, 4, ap_none, indvars_iv31, scalar</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 64, ap_memory, a, array</column>
<column name="empty">in, 3, ap_none, empty, scalar</column>
<column name="v_114_out">out, 64, ap_vld, v_114_out, pointer</column>
<column name="v_114_out_ap_vld">out, 1, ap_vld, v_114_out, pointer</column>
<column name="u_95_out_i">in, 4, ap_ovld, u_95_out, pointer</column>
<column name="u_95_out_o">out, 4, ap_ovld, u_95_out, pointer</column>
<column name="u_95_out_o_ap_vld">out, 1, ap_ovld, u_95_out, pointer</column>
</table>
</item>
</section>
</profile>
