# Implementation of Electronic Designs using VHDL a  Hardware Descriptive Language on Nexys 4DDR
![Nexys4-obl_2-600__63392 1525291300 1280 1280](https://user-images.githubusercontent.com/35721547/56841785-cff00c80-6887-11e9-8d63-37ed657d0602.png)

## Smart Combination Lock using VHDL and Nexys 4 DDR

### State diagram:
<img width="622" alt="Screenshot 2019-04-27 at 00 54 31" src="https://user-images.githubusercontent.com/35721547/56841717-4dffe380-6887-11e9-93ee-4338e254d135.png">

