// Seed: 1127703954
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output wor id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    output wire id_11,
    input wor id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  logic id_17;
  assign id_7 = id_6++;
endmodule
module module_1 #(
    parameter id_0  = 32'd94,
    parameter id_19 = 32'd99
) (
    output wor _id_0,
    output tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    input wand id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri id_15,
    input wor id_16,
    output wand id_17,
    input supply1 id_18,
    output uwire _id_19
);
  wire id_21[id_19 : id_0];
  ;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_18,
      id_10,
      id_6,
      id_13,
      id_9,
      id_16,
      id_8,
      id_15,
      id_9,
      id_14,
      id_9,
      id_4,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
