[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<74> s<73> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<71> c<2> s<40> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<4:16> el<4:21>
n<13> u<8> t<IntConst> p<9> l<4:23> el<4:25>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:23> el<4:25>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:23> el<4:25>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<4:23> el<4:25>
n<0> u<12> t<IntConst> p<13> l<4:26> el<4:27>
n<> u<13> t<Primary_literal> p<14> c<12> l<4:26> el<4:27>
n<> u<14> t<Constant_primary> p<15> c<13> l<4:26> el<4:27>
n<> u<15> t<Constant_expression> p<16> c<14> l<4:26> el<4:27>
n<> u<16> t<Constant_range> p<17> c<11> l<4:23> el<4:27>
n<> u<17> t<Packed_dimension> p<18> c<16> l<4:22> el<4:28>
n<> u<18> t<Enum_base_type> p<31> c<7> s<24> l<4:16> el<4:28>
n<DecLcStTestUnlocked0> u<19> t<StringConst> p<24> s<23> l<5:5> el<5:25>
n<1> u<20> t<IntConst> p<21> l<5:28> el<5:29>
n<> u<21> t<Primary_literal> p<22> c<20> l<5:28> el<5:29>
n<> u<22> t<Constant_primary> p<23> c<21> l<5:28> el<5:29>
n<> u<23> t<Constant_expression> p<24> c<22> l<5:28> el<5:29>
n<> u<24> t<Enum_name_declaration> p<31> c<19> s<30> l<5:5> el<5:29>
n<DecLcStTestLocked0> u<25> t<StringConst> p<30> s<29> l<6:5> el<6:23>
n<2> u<26> t<IntConst> p<27> l<6:26> el<6:27>
n<> u<27> t<Primary_literal> p<28> c<26> l<6:26> el<6:27>
n<> u<28> t<Constant_primary> p<29> c<27> l<6:26> el<6:27>
n<> u<29> t<Constant_expression> p<30> c<28> l<6:26> el<6:27>
n<> u<30> t<Enum_name_declaration> p<31> c<25> l<6:5> el<6:27>
n<> u<31> t<Data_type> p<33> c<18> s<32> l<4:11> el<7:4>
n<dec_lc_state_e> u<32> t<StringConst> p<33> l<7:5> el<7:19>
n<> u<33> t<Type_declaration> p<34> c<31> l<4:3> el<7:20>
n<> u<34> t<Data_declaration> p<35> c<33> l<4:3> el<7:20>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<4:3> el<7:20>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<4:3> el<7:20>
n<> u<37> t<Module_common_item> p<38> c<36> l<4:3> el<7:20>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<4:3> el<7:20>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<4:3> el<7:20>
n<> u<40> t<Module_item> p<71> c<39> s<61> l<4:3> el<7:20>
n<dec_lc_state_e> u<41> t<StringConst> p<52> s<51> l<8:11> el<8:25>
n<17> u<42> t<IntConst> p<43> l<8:27> el<8:29>
n<> u<43> t<Primary_literal> p<44> c<42> l<8:27> el<8:29>
n<> u<44> t<Constant_primary> p<45> c<43> l<8:27> el<8:29>
n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<8:27> el<8:29>
n<0> u<46> t<IntConst> p<47> l<8:30> el<8:31>
n<> u<47> t<Primary_literal> p<48> c<46> l<8:30> el<8:31>
n<> u<48> t<Constant_primary> p<49> c<47> l<8:30> el<8:31>
n<> u<49> t<Constant_expression> p<50> c<48> l<8:30> el<8:31>
n<> u<50> t<Constant_range> p<51> c<45> l<8:27> el<8:31>
n<> u<51> t<Packed_dimension> p<52> c<50> l<8:26> el<8:32>
n<> u<52> t<Data_type> p<54> c<41> s<53> l<8:11> el<8:32>
n<ext_dec_lc_state_t> u<53> t<StringConst> p<54> l<8:33> el<8:51>
n<> u<54> t<Type_declaration> p<55> c<52> l<8:3> el<8:52>
n<> u<55> t<Data_declaration> p<56> c<54> l<8:3> el<8:52>
n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<8:3> el<8:52>
n<> u<57> t<Module_or_generate_item_declaration> p<58> c<56> l<8:3> el<8:52>
n<> u<58> t<Module_common_item> p<59> c<57> l<8:3> el<8:52>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<8:3> el<8:52>
n<> u<60> t<Non_port_module_item> p<61> c<59> l<8:3> el<8:52>
n<> u<61> t<Module_item> p<71> c<60> s<69> l<8:3> el<8:52>
n<ext_dec_lc_state_t> u<62> t<StringConst> p<63> l<9:3> el<9:21>
n<> u<63> t<Interface_identifier> p<67> c<62> s<66> l<9:3> el<9:21>
n<transition_target_d> u<64> t<StringConst> p<65> l<9:22> el<9:41>
n<> u<65> t<Interface_identifier> p<66> c<64> l<9:22> el<9:41>
n<> u<66> t<List_of_interface_identifiers> p<67> c<65> l<9:22> el<9:41>
n<> u<67> t<Interface_port_declaration> p<68> c<63> l<9:3> el<9:41>
n<> u<68> t<Port_declaration> p<69> c<67> l<9:3> el<9:41>
n<> u<69> t<Module_item> p<71> c<68> s<70> l<9:3> el<9:42>
n<> u<70> t<ENDMODULE> p<71> l<11:1> el<11:10>
n<> u<71> t<Module_declaration> p<72> c<6> l<1:1> el<11:10>
n<> u<72> t<Description> p<73> c<71> l<1:1> el<11:10>
n<> u<73> t<Source_text> p<74> c<72> l<1:1> el<11:10>
n<> u<74> t<Top_level_rule> c<1> l<1:1> el<12:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              10
design                                                 1
enum_const                                             2
enum_typespec                                          1
logic_net                                              1
logic_typespec                                         1
module_inst                                            4
packed_array_typespec                                  2
packed_array_var                                       1
range                                                  3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              10
design                                                 1
enum_const                                             2
enum_typespec                                          1
logic_net                                              1
logic_typespec                                         1
module_inst                                            4
packed_array_typespec                                  2
packed_array_var                                       1
range                                                  3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_enum_typespec: (dec_lc_state_e), line:4:3, endln:7:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiName:dec_lc_state_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiBaseTypespec:
    \_logic_typespec: , line:4:16, endln:4:28
      |vpiRange:
      \_range: , line:4:22, endln:4:28
        |vpiParent:
        \_logic_typespec: , line:4:16, endln:4:28
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:25
          |vpiParent:
          \_range: , line:4:22, endln:4:28
          |vpiDecompile:13
          |vpiSize:64
          |UINT:13
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:26, endln:4:27
          |vpiParent:
          \_range: , line:4:22, endln:4:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked0), line:5:5, endln:5:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:4:3, endln:7:20
      |vpiName:DecLcStTestUnlocked0
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked0), line:6:5, endln:6:27
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:4:3, endln:7:20
      |vpiName:DecLcStTestLocked0
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
  |vpiTypedef:
  \_packed_array_typespec: (ext_dec_lc_state_t), line:8:11, endln:8:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiName:ext_dec_lc_state_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_range: , line:8:26, endln:8:32
      |vpiParent:
      \_packed_array_typespec: (ext_dec_lc_state_t), line:8:11, endln:8:32
      |vpiLeftRange:
      \_constant: , line:8:27, endln:8:29
        |vpiParent:
        \_range: , line:8:26, endln:8:32
        |vpiDecompile:17
        |vpiSize:64
        |UINT:17
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:8:30, endln:8:31
        |vpiParent:
        \_range: , line:8:26, endln:8:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_enum_typespec: (dec_lc_state_e), line:4:3, endln:7:20
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.transition_target_d), line:9:22, endln:9:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiName:transition_target_d
    |vpiFullName:work@top.transition_target_d
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.transition_target_d), line:9:22, endln:9:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_packed_array_typespec: (ext_dec_lc_state_t), line:8:11, endln:8:32
    |vpiName:transition_target_d
    |vpiFullName:work@top.transition_target_d
    |vpiVisibility:1
  |vpiTypedef:
  \_enum_typespec: (dec_lc_state_e), line:4:3, endln:7:20
  |vpiTypedef:
  \_packed_array_typespec: (ext_dec_lc_state_t), line:8:11, endln:8:32
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv | ${SURELOG_DIR}/build/regression/PackedArrayEnum/roundtrip/dut_000.sv | 2 | 11 |