

================================================================
== Vitis HLS Report for 'radix_sort_batch_58_1_Pipeline_1'
================================================================
* Date:           Sun Apr 23 22:22:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       49|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_119_fu_278_p2      |         +|   0|  0|  12|           5|           1|
    |exitcond116_i_fu_272_p2  |      icmp|   0|  0|  10|           5|           6|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  22|          10|           7|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    5|         10|
    |empty_fu_84              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_84  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  radix_sort_batch.58.1_Pipeline_1|  return value|
|bucket_sizes_1320_out         |  out|   32|      ap_vld|             bucket_sizes_1320_out|       pointer|
|bucket_sizes_1320_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1320_out|       pointer|
|bucket_sizes_1319_out         |  out|   32|      ap_vld|             bucket_sizes_1319_out|       pointer|
|bucket_sizes_1319_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1319_out|       pointer|
|bucket_sizes_1318_out         |  out|   32|      ap_vld|             bucket_sizes_1318_out|       pointer|
|bucket_sizes_1318_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1318_out|       pointer|
|bucket_sizes_1317_out         |  out|   32|      ap_vld|             bucket_sizes_1317_out|       pointer|
|bucket_sizes_1317_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1317_out|       pointer|
|bucket_sizes_1316_out         |  out|   32|      ap_vld|             bucket_sizes_1316_out|       pointer|
|bucket_sizes_1316_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1316_out|       pointer|
|bucket_sizes_1315_out         |  out|   32|      ap_vld|             bucket_sizes_1315_out|       pointer|
|bucket_sizes_1315_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1315_out|       pointer|
|bucket_sizes_1314_out         |  out|   32|      ap_vld|             bucket_sizes_1314_out|       pointer|
|bucket_sizes_1314_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1314_out|       pointer|
|bucket_sizes_1313_out         |  out|   32|      ap_vld|             bucket_sizes_1313_out|       pointer|
|bucket_sizes_1313_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1313_out|       pointer|
|bucket_sizes_1312_out         |  out|   32|      ap_vld|             bucket_sizes_1312_out|       pointer|
|bucket_sizes_1312_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1312_out|       pointer|
|bucket_sizes_1311_out         |  out|   32|      ap_vld|             bucket_sizes_1311_out|       pointer|
|bucket_sizes_1311_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1311_out|       pointer|
|bucket_sizes_1310_out         |  out|   32|      ap_vld|             bucket_sizes_1310_out|       pointer|
|bucket_sizes_1310_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1310_out|       pointer|
|bucket_sizes_1309_out         |  out|   32|      ap_vld|             bucket_sizes_1309_out|       pointer|
|bucket_sizes_1309_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1309_out|       pointer|
|bucket_sizes_1308_out         |  out|   32|      ap_vld|             bucket_sizes_1308_out|       pointer|
|bucket_sizes_1308_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1308_out|       pointer|
|bucket_sizes_1307_out         |  out|   32|      ap_vld|             bucket_sizes_1307_out|       pointer|
|bucket_sizes_1307_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1307_out|       pointer|
|bucket_sizes_1306_out         |  out|   32|      ap_vld|             bucket_sizes_1306_out|       pointer|
|bucket_sizes_1306_out_ap_vld  |  out|    1|      ap_vld|             bucket_sizes_1306_out|       pointer|
|bucket_sizes_out              |  out|   32|      ap_vld|                  bucket_sizes_out|       pointer|
|bucket_sizes_out_ap_vld       |  out|    1|      ap_vld|                  bucket_sizes_out|       pointer|
+------------------------------+-----+-----+------------+----------------------------------+--------------+

