\hypertarget{group__RCC__AHB2LPENR__Bit__Positions}{}\doxysection{RCC\+\_\+\+AHB2\+LPENR Bit Position Definitions}
\label{group__RCC__AHB2LPENR__Bit__Positions}\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+AHB2\+LPENR register.  


Collaboration diagram for RCC\+\_\+\+AHB2\+LPENR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB2LPENR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_ga36a5b2e07710be6b18bcf11b817a396d}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CRYPLPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gae7959241184aefcd08cf78763b38a113}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+HASHLPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2LPENR__Bit__Positions_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}~7
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+AHB2\+LPENR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__AHB2LPENR__Bit__Positions_ga36a5b2e07710be6b18bcf11b817a396d}\label{group__RCC__AHB2LPENR__Bit__Positions_ga36a5b2e07710be6b18bcf11b817a396d}} 
\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}!RCC\_AHB2LPENR\_CRYPLPEN@{RCC\_AHB2LPENR\_CRYPLPEN}}
\index{RCC\_AHB2LPENR\_CRYPLPEN@{RCC\_AHB2LPENR\_CRYPLPEN}!RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_CRYPLPEN}{RCC\_AHB2LPENR\_CRYPLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CRYPLPEN~4}

CRYP Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB2LPENR__Bit__Positions_ga51ec4f41dcfdedeedef75a64ec65863a}\label{group__RCC__AHB2LPENR__Bit__Positions_ga51ec4f41dcfdedeedef75a64ec65863a}} 
\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}!RCC\_AHB2LPENR\_DCMILPEN@{RCC\_AHB2LPENR\_DCMILPEN}}
\index{RCC\_AHB2LPENR\_DCMILPEN@{RCC\_AHB2LPENR\_DCMILPEN}!RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_DCMILPEN}{RCC\_AHB2LPENR\_DCMILPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN~0}

DCMI Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB2LPENR__Bit__Positions_gae7959241184aefcd08cf78763b38a113}\label{group__RCC__AHB2LPENR__Bit__Positions_gae7959241184aefcd08cf78763b38a113}} 
\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}!RCC\_AHB2LPENR\_HASHLPEN@{RCC\_AHB2LPENR\_HASHLPEN}}
\index{RCC\_AHB2LPENR\_HASHLPEN@{RCC\_AHB2LPENR\_HASHLPEN}!RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_HASHLPEN}{RCC\_AHB2LPENR\_HASHLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+HASHLPEN~5}

HASH Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB2LPENR__Bit__Positions_gac0fd858d073b14216ae0d716ba4f1dd3}\label{group__RCC__AHB2LPENR__Bit__Positions_gac0fd858d073b14216ae0d716ba4f1dd3}} 
\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}!RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}}
\index{RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}!RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_OTGFSLPEN}{RCC\_AHB2LPENR\_OTGFSLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN~7}

USB OTG FS Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__AHB2LPENR__Bit__Positions_gaab54623c517f1450a7fde279c2cae864}\label{group__RCC__AHB2LPENR__Bit__Positions_gaab54623c517f1450a7fde279c2cae864}} 
\index{RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}!RCC\_AHB2LPENR\_RNGLPEN@{RCC\_AHB2LPENR\_RNGLPEN}}
\index{RCC\_AHB2LPENR\_RNGLPEN@{RCC\_AHB2LPENR\_RNGLPEN}!RCC\_AHB2LPENR Bit Position Definitions@{RCC\_AHB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_RNGLPEN}{RCC\_AHB2LPENR\_RNGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN~6}

RNG Peripheral Clock in Low Power Mode Enable 