--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc7k325t,ffg900,C,-1 (PRELIMINARY 1.06 2012-07-14)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2610 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.835ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.670 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y128.C3      net (fanout=55)       0.807   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y128.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X8Y128.D4      net (fanout=2)        0.341   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X8Y128.D       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X9Y128.CE      net (fanout=1)        0.387   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X9Y128.CLK     Tceck                 0.244   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.805ns logic, 3.008ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y123.CE     net (fanout=13)       0.817   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.727ns logic, 2.954ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y123.CE     net (fanout=13)       0.817   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.727ns logic, 2.954ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y123.CE     net (fanout=13)       0.817   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.727ns logic, 2.954ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y123.CE     net (fanout=13)       0.817   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.727ns logic, 2.954ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.676 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X13Y121.CE     net (fanout=13)       0.745   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X13Y121.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (0.752ns logic, 2.882ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.676 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X13Y121.CE     net (fanout=13)       0.745   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X13Y121.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (0.752ns logic, 2.882ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.676 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X13Y121.CE     net (fanout=13)       0.745   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X13Y121.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (0.752ns logic, 2.882ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.672 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X13Y124.CE     net (fanout=13)       0.740   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X13Y124.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.752ns logic, 2.877ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.672 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X13Y124.CE     net (fanout=13)       0.740   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X13Y124.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.752ns logic, 2.877ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.672 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y124.CE     net (fanout=13)       0.740   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y124.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.727ns logic, 2.877ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.672 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X12Y124.CE     net (fanout=13)       0.740   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X12Y124.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.727ns logic, 2.877ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X14Y123.CE     net (fanout=13)       0.737   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X14Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (0.727ns logic, 2.874ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.674 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X14Y123.CE     net (fanout=13)       0.737   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X14Y123.CLK    Tceck                 0.219   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (0.727ns logic, 2.874ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.675 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X15Y122.CE     net (fanout=13)       0.686   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X15Y122.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.752ns logic, 2.823ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.675 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A5      net (fanout=55)       0.664   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X8Y127.A       Tilo                  0.053   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X15Y122.CE     net (fanout=13)       0.686   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X15Y122.CLK    Tceck                 0.244   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (0.752ns logic, 2.823ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.683 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A4      net (fanout=55)       0.459   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X10Y141.CE     net (fanout=6)        0.772   ftop/gbe0/gmac/rxRS_rxF$sENQ
    SLICE_X10Y141.CLK    Tceck                 0.369   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.877ns logic, 2.704ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.683 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A4      net (fanout=55)       0.459   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X10Y141.CE     net (fanout=6)        0.772   ftop/gbe0/gmac/rxRS_rxF$sENQ
    SLICE_X10Y141.CLK    Tceck                 0.369   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.877ns logic, 2.704ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.683 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A4      net (fanout=55)       0.459   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X10Y141.CE     net (fanout=6)        0.772   ftop/gbe0/gmac/rxRS_rxF$sENQ
    SLICE_X10Y141.CLK    Tceck                 0.369   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.877ns logic, 2.704ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.683 - 0.657)
  Source Clock:         ftop/rxclk rising at 0.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y134.DMUX    Tshcko                0.349   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X9Y130.C2      net (fanout=19)       0.883   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X9Y130.C       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X9Y130.B2      net (fanout=1)        0.590   ftop/gbe0/gmac/N2
    SLICE_X9Y130.B       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A4      net (fanout=55)       0.459   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X9Y131.A       Tilo                  0.053   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X10Y141.CE     net (fanout=6)        0.772   ftop/gbe0/gmac/rxRS_rxF$sENQ
    SLICE_X10Y141.CLK    Tceck                 0.369   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.877ns logic, 2.704ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y138.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X8Y141.D1      net (fanout=3)        0.300   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X8Y141.CLK     Tah         (-Th)     0.297   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.179ns logic, 0.300ns route)
                                                       (-147.9% logic, 247.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_11 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y124.CQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    SLICE_X12Y123.A6     net (fanout=2)        0.112   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
    SLICE_X12Y123.CLK    Tah         (-Th)     0.059   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.041ns logic, 0.112ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y131.AQ      Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X8Y131.DX      net (fanout=1)        0.101   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X8Y131.CLK     Tckdi       (-Th)     0.045   ftop/gbe0/gmac/rxRS_crc/RST_N_inv
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.055ns logic, 0.101ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y123.BQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X14Y123.C6     net (fanout=17)       0.121   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X14Y123.CLK    Tah         (-Th)     0.059   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.041ns logic, 0.121ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_26 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y123.CQ     Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    SLICE_X14Y123.A6     net (fanout=16)       0.126   ftop/gbe0/gmac/rxRS_rxPipe<26>
    SLICE_X14Y123.CLK    Tah         (-Th)     0.059   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.041ns logic, 0.126ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y125.DQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X8Y125.DX      net (fanout=3)        0.144   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X8Y125.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.078ns logic, 0.144ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_6 to ftop/gbe0/gmac/rxRS_rxPipe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y125.CQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    SLICE_X8Y125.CX      net (fanout=2)        0.144   ftop/gbe0/gmac/rxRS_rxData<6>
    SLICE_X8Y125.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.078ns logic, 0.144ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/rxRS_rxPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y124.CQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    SLICE_X8Y124.CX      net (fanout=2)        0.144   ftop/gbe0/gmac/rxRS_rxData<2>
    SLICE_X8Y124.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.078ns logic, 0.144ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.332 - 0.298)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y123.DQ     Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X15Y123.DX     net (fanout=2)        0.119   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X15Y123.CLK    Tckdi       (-Th)     0.043   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (0.075ns logic, 0.119ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y124.DQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    SLICE_X8Y124.DX      net (fanout=2)        0.145   ftop/gbe0/gmac/rxRS_rxData<3>
    SLICE_X8Y124.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.078ns logic, 0.145ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/rxRS_rxPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y125.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    SLICE_X8Y125.AX      net (fanout=2)        0.143   ftop/gbe0/gmac/rxRS_rxData<4>
    SLICE_X8Y125.CLK     Tckdi       (-Th)     0.037   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.081ns logic, 0.143ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.326 - 0.263)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/rxRS_rxPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y124.AQ      Tcko                  0.118   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    SLICE_X8Y124.AX      net (fanout=2)        0.144   ftop/gbe0/gmac/rxRS_rxData<0>
    SLICE_X8Y124.CLK     Tckdi       (-Th)     0.037   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.081ns logic, 0.144ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/rxclk rising at 8.000ns
  Destination Clock:    ftop/rxclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y136.BQ      Tcko                  0.100   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    SLICE_X8Y136.D6      net (fanout=4)        0.086   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
    SLICE_X8Y136.CLK     Tah         (-Th)     0.011   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_5953_o17_F
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_5953_o17
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.089ns logic, 0.086ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.779ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.221ns (450.248MHz) (Tbrper_I(Fmax))
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X0Y8.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X8Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------
Slack: 6.180ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.910ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: ftop/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7019 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.264ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X3Y157.B2      net (fanout=14)       0.725   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X3Y157.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (0.591ns logic, 3.618ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y156.B2      net (fanout=14)       0.720   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y156.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (0.591ns logic, 3.613ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X3Y157.B2      net (fanout=14)       0.725   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X3Y157.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (0.591ns logic, 3.582ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y156.B2      net (fanout=14)       0.720   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y156.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (0.591ns logic, 3.577ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y158.B3      net (fanout=15)       0.619   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.591ns logic, 3.560ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y158.B3      net (fanout=15)       0.619   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.591ns logic, 3.524ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X2Y156.D1      net (fanout=14)       0.741   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X2Y156.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.C5      net (fanout=1)        0.212   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.CLK     Tas                  -0.020   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.553ns logic, 3.544ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X2Y163.A5      net (fanout=35)       0.645   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X3Y157.B2      net (fanout=14)       0.725   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X3Y157.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.591ns logic, 3.492ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.084ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.136 - 0.153)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y163.CQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X2Y163.A1      net (fanout=6)        0.646   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X3Y157.B2      net (fanout=14)       0.725   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X3Y157.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (0.591ns logic, 3.493ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X2Y163.A5      net (fanout=35)       0.645   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y156.B2      net (fanout=14)       0.720   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y156.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (0.591ns logic, 3.487ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.136 - 0.153)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y163.CQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X2Y163.A1      net (fanout=6)        0.646   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y156.B2      net (fanout=14)       0.720   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y156.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>1
    SLICE_X1Y156.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<6>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.591ns logic, 3.488ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y158.B2      net (fanout=14)       0.582   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.591ns logic, 3.475ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X2Y156.D1      net (fanout=14)       0.741   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X2Y156.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.C5      net (fanout=1)        0.212   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.CLK     Tas                  -0.020   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.553ns logic, 3.508ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X2Y156.D4      net (fanout=15)       0.658   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X2Y156.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.C5      net (fanout=1)        0.212   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.CLK     Tas                  -0.020   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (0.553ns logic, 3.509ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X1Y158.B2      net (fanout=14)       0.582   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.591ns logic, 3.439ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.794 - 0.815)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y162.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X2Y163.A4      net (fanout=27)       0.735   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X2Y156.D4      net (fanout=15)       0.658   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X2Y156.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.C5      net (fanout=1)        0.212   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.CLK     Tas                  -0.020   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (0.553ns logic, 3.473ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X2Y163.A5      net (fanout=35)       0.645   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y158.B3      net (fanout=15)       0.619   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.591ns logic, 3.434ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.136 - 0.153)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y163.CQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X2Y163.A1      net (fanout=6)        0.646   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X1Y158.B3      net (fanout=15)       0.619   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X1Y158.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>1
    SLICE_X1Y158.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<12>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (0.591ns logic, 3.435ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.BQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X2Y163.A2      net (fanout=38)       0.771   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X4Y157.A1      net (fanout=8)        0.875   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X4Y157.A       Tilo                  0.053   ftop/gbe0/dcp_dcpRespF/data1_reg<30>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data21
    SLICE_X3Y157.B4      net (fanout=15)       0.473   ftop/gbe0/gmac/txRS_crc$add_data<1>
    SLICE_X3Y157.B       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.A4      net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>2
    SLICE_X3Y157.CLK     Tas                   0.018   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<14>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (0.591ns logic, 3.414ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.136 - 0.156)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y160.AQ      Tcko                  0.308   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X2Y163.A5      net (fanout=35)       0.645   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X2Y163.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X1Y161.C6      net (fanout=15)       0.439   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X1Y161.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X1Y164.C4      net (fanout=4)        0.554   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X1Y164.C       Tilo                  0.053   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data111
    SLICE_X0Y159.A1      net (fanout=8)        0.827   ftop/gbe0/gmac/Mmux_txRS_crc$add_data11
    SLICE_X0Y159.A       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/Mmux_txRS_crc$add_data41
    SLICE_X2Y156.D1      net (fanout=14)       0.741   ftop/gbe0/gmac/txRS_crc$add_data<3>
    SLICE_X2Y156.D       Tilo                  0.053   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.C5      net (fanout=1)        0.212   ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>1
    SLICE_X2Y156.CLK     Tas                  -0.020   ftop/gbe0/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<5>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (0.553ns logic, 3.418ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X5Y166.AX      net (fanout=1)        0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X5Y166.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.060ns logic, 0.100ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.CQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X1Y164.B6      net (fanout=5)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.068ns logic, 0.097ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.CQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X1Y164.A6      net (fanout=5)        0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y163.AQ      Tcko                  0.118   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X6Y162.AX      net (fanout=1)        0.100   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X6Y162.CLK     Tckdi       (-Th)     0.037   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.081ns logic, 0.100ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_doPad (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/txRS_doPad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y160.CQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    SLICE_X1Y161.A6      net (fanout=3)        0.124   ftop/gbe0/gmac/txRS_lenCnt_value<2>
    SLICE_X1Y161.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_45_ULT_59___d2961
                                                       ftop/gbe0/gmac/txRS_doPad
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.068ns logic, 0.124ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X1Y164.A5      net (fanout=6)        0.122   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.068ns logic, 0.122ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X1Y164.B5      net (fanout=6)        0.123   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.068ns logic, 0.123ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y186.AQ      Tcko                  0.100   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X1Y186.A3      net (fanout=1)        0.129   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X1Y186.CLK     Tah         (-Th)     0.046   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold<0>_rt
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.054ns logic, 0.129ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_28 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y157.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    SLICE_X0Y157.C6      net (fanout=16)       0.136   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
    SLICE_X0Y157.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.067ns logic, 0.136ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y157.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X0Y158.B5      net (fanout=2)        0.143   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X0Y158.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.068ns logic, 0.143ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_doPad (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/txRS_doPad
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y162.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    SLICE_X1Y161.A5      net (fanout=3)        0.146   ftop/gbe0/gmac/txRS_lenCnt_value<8>
    SLICE_X1Y161.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_doPad
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_45_ULT_59___d2961
                                                       ftop/gbe0/gmac/txRS_doPad
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.068ns logic, 0.146ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X5Y165.DX      net (fanout=1)        0.156   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X5Y165.CLK     Tckdi       (-Th)     0.043   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.057ns logic, 0.156ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X5Y165.BX      net (fanout=1)        0.155   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X5Y165.CLK     Tckdi       (-Th)     0.038   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.062ns logic, 0.155ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y164.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X1Y164.A3      net (fanout=2)        0.141   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.068ns logic, 0.141ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y162.DQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X1Y162.D3      net (fanout=2)        0.142   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X1Y162.CLK     Tah         (-Th)     0.033   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.067ns logic, 0.142ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X5Y165.AX      net (fanout=1)        0.165   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X5Y165.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.060ns logic, 0.165ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y168.AQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X0Y168.AX      net (fanout=1)        0.166   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X0Y168.CLK     Tckdi       (-Th)     0.040   ftop/gbe0/gmac/txRS_txRst$OUT_RST_N
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.060ns logic, 0.166ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.074 - 0.062)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_0 to ftop/gbe0/gmac/txRS_txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y162.AQ      Tcko                  0.118   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    SLICE_X0Y163.A5      net (fanout=2)        0.141   ftop/gbe0/gmac/txRS_txF$dD_OUT<0>
    SLICE_X0Y163.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txData<1>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN14
                                                       ftop/gbe0/gmac/txRS_txData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.086ns logic, 0.141ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X1Y164.A4      net (fanout=6)        0.159   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.068ns logic, 0.159ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.BQ      Tcko                  0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X1Y164.B4      net (fanout=6)        0.160   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X1Y164.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.068ns logic, 0.160ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.400ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tibiper)
  Physical resource: ftop/sys1_clki/I
  Logical resource: ftop/sys1_clki/I
  Location pin: IBUFDS_GTE2_X0Y4.I
  Clock network: sys1_clkp_IBUF
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tibibper)
  Physical resource: ftop/sys1_clki/IB
  Logical resource: ftop/sys1_clki/IB
  Location pin: IBUFDS_GTE2_X0Y4.IB
  Clock network: sys1_clkn_IBUF
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_7_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/SR
  Location pin: OLOGIC_X0Y183.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_6_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/SR
  Location pin: OLOGIC_X0Y182.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_5_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/SR
  Location pin: OLOGIC_X0Y180.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_4_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/SR
  Location pin: OLOGIC_X0Y179.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_3_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/SR
  Location pin: OLOGIC_X0Y171.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_2_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/SR
  Location pin: OLOGIC_X0Y170.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_1_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/SR
  Location pin: OLOGIC_X0Y164.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_txd_0_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/SR
  Location pin: OLOGIC_X0Y168.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_gtx_clk_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/SR
  Location pin: OLOGIC_X0Y181.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_tx_er_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/SR
  Location pin: OLOGIC_X0Y166.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.750ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.625ns (Tospwh)
  Physical resource: gmii_tx_en_OBUF/SR
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/SR
  Location pin: OLOGIC_X0Y167.SR
  Clock network: ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X0Y183.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X0Y182.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X0Y180.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X0Y179.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X0Y171.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X0Y170.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 68110 paths analyzed, 3178 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.661 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.D6      net (fanout=72)       1.000   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.020   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (0.606ns logic, 3.851ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.661 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.A6      net (fanout=72)       0.996   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (0.608ns logic, 3.847ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.661 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.C6      net (fanout=72)       0.993   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.020   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (0.606ns logic, 3.844ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.660 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X95Y85.D6      net (fanout=72)       0.942   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X95Y85.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (0.644ns logic, 3.793ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.661 - 0.687)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.AQ     Tcko                  0.269   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd26
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A2     net (fanout=3)        0.673   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.D6      net (fanout=72)       1.000   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.020   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.567ns logic, 3.869ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.660 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X95Y85.C6      net (fanout=72)       0.938   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X95Y85.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (0.644ns logic, 3.789ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.661 - 0.687)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.AQ     Tcko                  0.269   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd26
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A2     net (fanout=3)        0.673   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.A6      net (fanout=72)       0.996   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd35
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (0.569ns logic, 3.865ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 1)
  Clock Path Skew:      -0.348ns (1.252 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_delSec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X51Y226.SR     net (fanout=35)       1.110   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X51Y226.CLK    Tsrck                 0.367   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_delSec_0
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (0.804ns logic, 3.306ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 1)
  Clock Path Skew:      -0.348ns (1.252 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_delSec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X51Y226.SR     net (fanout=35)       1.110   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X51Y226.CLK    Tsrck                 0.367   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_delSec_1
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (0.804ns logic, 3.306ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.661 - 0.687)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.AQ     Tcko                  0.269   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd26
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A2     net (fanout=3)        0.673   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y87.C6      net (fanout=72)       0.993   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y87.CLK     Tas                  -0.020   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd38
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd37
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.567ns logic, 3.862ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.660 - 0.687)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.AQ     Tcko                  0.269   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd26
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A2     net (fanout=3)        0.673   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X95Y85.D6      net (fanout=72)       0.942   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X95Y85.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (0.605ns logic, 3.811ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/lcd_ctrl/countdown_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.377 - 1.277)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/lcd_ctrl/countdown_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X94Y141.C2     net (fanout=11)       0.793   ftop/sys0_rst$OUT_RST_N
    SLICE_X94Y141.C      Tilo                  0.053   ftop/lcd_ctrl/RST_N_inv
                                                       ftop/lcd_ctrl/RST_N_inv1_INV_0
    SLICE_X121Y86.SR     net (fanout=79)       2.944   ftop/lcd_ctrl/RST_N_inv
    SLICE_X121Y86.CLK    Tsrck                 0.367   ftop/lcd_ctrl/countdown<21>
                                                       ftop/lcd_ctrl/countdown_21
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (0.804ns logic, 3.737ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.412ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.660 - 0.687)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.AQ     Tcko                  0.269   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd26
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A2     net (fanout=3)        0.673   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd23
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X95Y85.C6      net (fanout=72)       0.938   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X95Y85.CLK     Tas                   0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd50
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd49
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (0.605ns logic, 3.807ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.660 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y85.A6      net (fanout=72)       0.948   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y85.CLK     Tas                  -0.018   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd46
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd43-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd43
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (0.608ns logic, 3.799ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracSeconds_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.348ns (1.252 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_fracSeconds_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X50Y226.SR     net (fanout=35)       1.110   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X50Y226.CLK    Tsrck                 0.344   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_49
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.781ns logic, 3.306ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 (FF)
  Destination:          ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.660 - 0.689)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95 to ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y81.CQ     Tcko                  0.308   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd96
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A3     net (fanout=6)        0.655   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd95
    SLICE_X103Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas13
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D6     net (fanout=1)        0.602   ftop/lcd_ctrl/init_fsm_state_set_pw$whas53
    SLICE_X100Y86.D      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C5     net (fanout=2)        0.214   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
    SLICE_X100Y86.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_set_pw$whas56
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas57
    SLICE_X105Y82.A3     net (fanout=1)        0.767   ftop/lcd_ctrl/init_fsm_state_set_pw$whas5
    SLICE_X105Y82.A      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_set_pw$whas15
    SLICE_X105Y82.B5     net (fanout=143)      0.343   ftop/lcd_ctrl/init_fsm_state_set_pw$whas
    SLICE_X105Y82.B      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_fired
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In121
    SLICE_X107Y83.C6     net (fanout=3)        0.270   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X107Y83.C      Tilo                  0.053   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd14
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In12
    SLICE_X94Y85.B6      net (fanout=72)       0.946   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd139-In1
    SLICE_X94Y85.CLK     Tas                  -0.019   ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd46
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd44-In1
                                                       ftop/lcd_ctrl/init_fsm_state_mkFSMstate_FSM_FFd44
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (0.607ns logic, 3.797ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.276ns (1.324 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_now_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X44Y228.SR     net (fanout=35)       1.145   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X44Y228.CLK    Tsrck                 0.367   ftop/ctop/cpNow<59>
                                                       ftop/ctop/inf/cp/timeServ_now_57
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.804ns logic, 3.341ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.276ns (1.324 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_now_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X44Y228.SR     net (fanout=35)       1.145   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X44Y228.CLK    Tsrck                 0.367   ftop/ctop/cpNow<59>
                                                       ftop/ctop/inf/cp/timeServ_now_56
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.804ns logic, 3.341ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.276ns (1.324 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_now_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X44Y228.SR     net (fanout=35)       1.145   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X44Y228.CLK    Tsrck                 0.367   ftop/ctop/cpNow<59>
                                                       ftop/ctop/inf/cp/timeServ_now_59
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.804ns logic, 3.341ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/sys0_rst/reset_hold_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.276ns (1.324 - 1.600)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/sys0_rst/reset_hold_15 to ftop/ctop/inf/cp/timeServ_now_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y142.CMUX  Tshcko                0.384   ftop/sys0_rst$OUT_RST_N
                                                       ftop/sys0_rst/reset_hold_15
    SLICE_X51Y219.A5     net (fanout=11)       2.196   ftop/sys0_rst$OUT_RST_N
    SLICE_X51Y219.A      Tilo                  0.053   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/RST_N_time_rst_inv1_INV_0
    SLICE_X44Y228.SR     net (fanout=35)       1.145   ftop/ctop/inf/cp/RST_N_time_rst_inv
    SLICE_X44Y228.CLK    Tsrck                 0.367   ftop/ctop/cpNow<59>
                                                       ftop/ctop/inf/cp/timeServ_now_58
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.804ns logic, 3.341ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd7 (FF)
  Destination:          ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd7 to ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y95.AQ     Tcko                  0.100   ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd10
                                                       ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd7
    SLICE_X102Y95.B5     net (fanout=6)        0.106   ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd7
    SLICE_X102Y95.CLK    Tah         (-Th)     0.059   ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd6
                                                       ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd3-In1
                                                       ftop/lcd_ctrl/line2_fsm_state_mkFSMstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.041ns logic, 0.106ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.342 - 0.315)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19 to ftop/ctop/inf/cp/timeServ_jamFracVal_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y221.DQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_19
    SLICE_X49Y221.DX     net (fanout=1)        0.108   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
    SLICE_X49Y221.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_35
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.057ns logic, 0.108ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.341 - 0.314)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23 to ftop/ctop/inf/cp/timeServ_jamFracVal_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y222.DQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_23
    SLICE_X47Y222.DX     net (fanout=1)        0.108   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<23>
    SLICE_X47Y222.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_39
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.057ns logic, 0.108ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.344 - 0.317)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14 to ftop/ctop/inf/cp/timeServ_jamFracVal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y219.CQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_14
    SLICE_X48Y219.CX     net (fanout=1)        0.108   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<14>
    SLICE_X48Y219.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_30
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.059ns logic, 0.108ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_18 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.342 - 0.315)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_18 to ftop/ctop/inf/cp/timeServ_jamFracVal_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y221.CQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_18
    SLICE_X49Y221.CX     net (fanout=1)        0.108   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<18>
    SLICE_X49Y221.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_34
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.059ns logic, 0.108ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.341 - 0.314)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20 to ftop/ctop/inf/cp/timeServ_jamFracVal_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y222.AQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_20
    SLICE_X47Y222.AX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<20>
    SLICE_X47Y222.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_36
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.060ns logic, 0.107ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.342 - 0.315)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_16 to ftop/ctop/inf/cp/timeServ_jamFracVal_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y221.AQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_16
    SLICE_X49Y221.AX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<16>
    SLICE_X49Y221.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_32
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.060ns logic, 0.107ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.344 - 0.317)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15 to ftop/ctop/inf/cp/timeServ_jamFracVal_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y219.DQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_15
    SLICE_X48Y219.DX     net (fanout=1)        0.110   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
    SLICE_X48Y219.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_31
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.057ns logic, 0.110ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.341 - 0.314)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22 to ftop/ctop/inf/cp/timeServ_jamFracVal_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y222.CQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_22
    SLICE_X47Y222.CX     net (fanout=1)        0.108   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<22>
    SLICE_X47Y222.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_38
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.059ns logic, 0.108ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_27 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.340 - 0.312)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_27 to ftop/ctop/inf/cp/timeServ_jamFracVal_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y225.DQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<27>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_27
    SLICE_X43Y224.DX     net (fanout=1)        0.112   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<27>
    SLICE_X43Y224.CLK    Tckdi       (-Th)     0.043   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_43
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.057ns logic, 0.112ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.342 - 0.315)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17 to ftop/ctop/inf/cp/timeServ_jamFracVal_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y221.BQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<19>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_17
    SLICE_X49Y221.BX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<17>
    SLICE_X49Y221.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/cp/timeServ_jamFracVal<35>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_33
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.062ns logic, 0.107ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.344 - 0.317)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13 to ftop/ctop/inf/cp/timeServ_jamFracVal_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y219.BQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_13
    SLICE_X48Y219.BX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<13>
    SLICE_X48Y219.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_29
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.062ns logic, 0.107ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.341 - 0.314)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_21 to ftop/ctop/inf/cp/timeServ_jamFracVal_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y222.BQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<23>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_21
    SLICE_X47Y222.BX     net (fanout=1)        0.107   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<21>
    SLICE_X47Y222.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/cp/timeServ_jamFracVal<39>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_37
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.062ns logic, 0.107ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_26 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.340 - 0.312)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_26 to ftop/ctop/inf/cp/timeServ_jamFracVal_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y225.CQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<27>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_26
    SLICE_X43Y224.CX     net (fanout=1)        0.112   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<26>
    SLICE_X43Y224.CLK    Tckdi       (-Th)     0.041   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_42
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.059ns logic, 0.112ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.344 - 0.317)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12 to ftop/ctop/inf/cp/timeServ_jamFracVal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y219.AQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<15>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_12
    SLICE_X48Y219.AX     net (fanout=1)        0.111   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<12>
    SLICE_X48Y219.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/cp/timeServ_jamFracVal<31>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_28
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.060ns logic, 0.111ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.340 - 0.312)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_24 to ftop/ctop/inf/cp/timeServ_jamFracVal_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y225.AQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<27>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_24
    SLICE_X43Y224.AX     net (fanout=1)        0.112   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<24>
    SLICE_X43Y224.CLK    Tckdi       (-Th)     0.040   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_40
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.060ns logic, 0.112ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_25 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.340 - 0.312)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_25 to ftop/ctop/inf/cp/timeServ_jamFracVal_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y225.BQ     Tcko                  0.100   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<27>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_25
    SLICE_X43Y224.BX     net (fanout=1)        0.112   ftop/ctop/inf/cp/timeServ_setRefF$dD_OUT<25>
    SLICE_X43Y224.CLK    Tckdi       (-Th)     0.038   ftop/ctop/inf/cp/timeServ_jamFracVal<43>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_41
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.062ns logic, 0.112ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd5 (FF)
  Destination:          ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd5 to ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y96.BQ      Tcko                  0.118   ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd7
                                                       ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd5
    SLICE_X99Y96.D6      net (fanout=3)        0.075   ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd5
    SLICE_X99Y96.CLK     Tah         (-Th)     0.033   ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd4
                                                       ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd4-In1
                                                       ftop/lcd_ctrl/line1_fsm_state_mkFSMstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.085ns logic, 0.075ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sys0_rst/reset_hold_3 (FF)
  Destination:          ftop/sys0_rst/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/sys0_rst/reset_hold_3 to ftop/sys0_rst/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y108.DQ    Tcko                  0.100   ftop/sys0_rst/reset_hold<3>
                                                       ftop/sys0_rst/reset_hold_3
    SLICE_X144Y108.AX    net (fanout=1)        0.104   ftop/sys0_rst/reset_hold<3>
    SLICE_X144Y108.CLK   Tckdi       (-Th)     0.040   ftop/sys0_rst/reset_hold<7>
                                                       ftop/sys0_rst/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.060ns logic, 0.104ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/lcd_ctrl/counter_3 (FF)
  Destination:          ftop/lcd_ctrl/e_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/lcd_ctrl/counter_3 to ftop/lcd_ctrl/e_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y86.DQ     Tcko                  0.100   ftop/lcd_ctrl/counter<3>
                                                       ftop/lcd_ctrl/counter_3
    SLICE_X126Y86.A6     net (fanout=4)        0.127   ftop/lcd_ctrl/counter<3>
    SLICE_X126Y86.CLK    Tah         (-Th)     0.059   lcd_e_OBUF
                                                       ftop/lcd_ctrl/e_reg$D_IN<7>
                                                       ftop/lcd_ctrl/e_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.041ns logic, 0.127ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/idc_MapLib_replicate1/REFCLK
  Logical resource: ftop/idc_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/idc_MapLib_replicate1/REFCLK
  Logical resource: ftop/idc_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.400ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0/SR
  Location pin: SLICE_X29Y228.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X29Y228.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0/SR
  Location pin: SLICE_X28Y228.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1/SR
  Location pin: SLICE_X28Y228.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_0/SR
  Location pin: SLICE_X30Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_1/SR
  Location pin: SLICE_X30Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr1_2/SR
  Location pin: SLICE_X30Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X31Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X31Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr<2>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dGDeqPtr_2/SR
  Location pin: SLICE_X31Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_setRefF$dEMPTY_N/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_setRefF/dNotEmptyReg/SR
  Location pin: SLICE_X32Y227.SR
  Clock network: ftop/ctop/inf/cp/timeServ_setRefF/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<43>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_40/SR
  Location pin: SLICE_X40Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<43>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_41/SR
  Location pin: SLICE_X40Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<43>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_42/SR
  Location pin: SLICE_X40Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<43>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_43/SR
  Location pin: SLICE_X40Y226.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_44/SR
  Location pin: SLICE_X40Y227.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 4.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_45/SR
  Location pin: SLICE_X40Y227.SR
  Clock network: ftop/ctop/inf/cp/timeServ_nowInCC/sRST_N_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.171ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T28.I                Tiopi                 0.822   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X6Y125.DX      net (fanout=1)        0.453   gmii_rxd_7_IBUF
    SLICE_X6Y125.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.826ns logic, 0.453ns route)
                                                       (64.6% logic, 35.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T28.I                Tiopi                 1.308   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X6Y125.DX      net (fanout=1)        0.693   gmii_rxd_7_IBUF
    SLICE_X6Y125.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (1.117ns logic, 0.693ns route)
                                                       (61.7% logic, 38.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.238ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 0.807   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X6Y125.CX      net (fanout=1)        0.401   gmii_rxd_6_IBUF
    SLICE_X6Y125.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.811ns logic, 0.401ns route)
                                                       (66.9% logic, 33.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.712ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 1.293   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X6Y125.CX      net (fanout=1)        0.610   gmii_rxd_6_IBUF
    SLICE_X6Y125.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (1.102ns logic, 0.610ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.223ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T27.I                Tiopi                 0.810   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X6Y125.BX      net (fanout=1)        0.403   gmii_rxd_5_IBUF
    SLICE_X6Y125.CLK     Tdick                 0.014   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.824ns logic, 0.403ns route)
                                                       (67.2% logic, 32.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T27.I                Tiopi                 1.296   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X6Y125.BX      net (fanout=1)        0.613   gmii_rxd_5_IBUF
    SLICE_X6Y125.CLK     Tckdi       (-Th)     0.182   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (1.114ns logic, 0.613ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.090ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.759   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X6Y125.AX      net (fanout=1)        0.772   gmii_rxd_4_IBUF
    SLICE_X6Y125.CLK     Tdick                 0.009   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.768ns logic, 0.772ns route)
                                                       (49.9% logic, 50.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.246   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X6Y125.AX      net (fanout=1)        1.142   gmii_rxd_4_IBUF
    SLICE_X6Y125.CLK     Tckdi       (-Th)     0.189   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (1.057ns logic, 1.142ns route)
                                                       (48.1% logic, 51.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y125.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.175ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 0.811   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X6Y124.DX      net (fanout=1)        0.460   gmii_rxd_3_IBUF
    SLICE_X6Y124.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.815ns logic, 0.460ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.821ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 1.297   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X6Y124.DX      net (fanout=1)        0.715   gmii_rxd_3_IBUF
    SLICE_X6Y124.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (1.106ns logic, 0.715ns route)
                                                       (60.7% logic, 39.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.117ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 0.795   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X6Y124.CX      net (fanout=1)        0.534   gmii_rxd_2_IBUF
    SLICE_X6Y124.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.799ns logic, 0.534ns route)
                                                       (59.9% logic, 40.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 1.281   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X6Y124.CX      net (fanout=1)        0.811   gmii_rxd_2_IBUF
    SLICE_X6Y124.CLK     Tckdi       (-Th)     0.191   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.090ns logic, 0.811ns route)
                                                       (57.3% logic, 42.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.077ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 0.793   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X6Y124.BX      net (fanout=1)        0.566   gmii_rxd_1_IBUF
    SLICE_X6Y124.CLK     Tdick                 0.014   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (0.807ns logic, 0.566ns route)
                                                       (58.8% logic, 41.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 1.279   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X6Y124.BX      net (fanout=1)        0.835   gmii_rxd_1_IBUF
    SLICE_X6Y124.CLK     Tckdi       (-Th)     0.182   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (1.097ns logic, 0.835ns route)
                                                       (56.8% logic, 43.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.124ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Clock Path Delay:     1.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.830   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X6Y124.AX      net (fanout=1)        0.487   gmii_rxd_0_IBUF
    SLICE_X6Y124.CLK     Tdick                 0.009   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.839ns logic, 0.487ns route)
                                                       (63.3% logic, 36.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.263   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.995ns logic, 0.480ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.867ns (Levels of Logic = 1)
  Clock Path Delay:     3.640ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 1.315   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X6Y124.AX      net (fanout=1)        0.741   gmii_rxd_0_IBUF
    SLICE_X6Y124.CLK     Tckdi       (-Th)     0.189   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.126ns logic, 0.741ns route)
                                                       (60.3% logic, 39.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X6Y124.CLK     net (fanout=45)       0.644   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (2.506ns logic, 1.134ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.246ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.746ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Delay:     1.477ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 0.818   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X3Y127.AX      net (fanout=1)        0.394   gmii_rx_dv_IBUF
    SLICE_X3Y127.CLK     Tdick                -0.006   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.812ns logic, 0.394ns route)
                                                       (67.3% logic, 32.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X3Y127.CLK     net (fanout=45)       0.265   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.995ns logic, 0.482ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Clock Path Delay:     3.643ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 1.304   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X3Y127.AX      net (fanout=1)        0.606   gmii_rx_dv_IBUF
    SLICE_X3Y127.CLK     Tckdi       (-Th)     0.161   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.143ns logic, 0.606ns route)
                                                       (65.4% logic, 34.6% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X3Y127.CLK     net (fanout=45)       0.647   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (2.506ns logic, 1.137ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.279ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Delay:     1.482ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 0.796   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X1Y117.AX      net (fanout=1)        0.388   gmii_rx_er_IBUF
    SLICE_X1Y117.CLK     Tdick                -0.006   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.790ns logic, 0.388ns route)
                                                       (67.1% logic, 32.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.264   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.217   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.090   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X1Y117.CLK     net (fanout=45)       0.270   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.995ns logic, 0.487ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclk rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Delay:     3.650ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 1.282   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X1Y117.AX      net (fanout=1)        0.587   gmii_rx_er_IBUF
    SLICE_X1Y117.CLK     Tckdi       (-Th)     0.161   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.121ns logic, 0.587ns route)
                                                       (65.6% logic, 34.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.414   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IDELAY_X0Y124.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IDELAY_X0Y124.DATAOUTTiddo_IDATAIN         0.715   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X0Y8.I          net (fanout=1)        0.490   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y8.O          Tbrcko_O              0.377   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X1Y117.CLK     net (fanout=45)       0.654   ftop/rxclk
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (2.506ns logic, 1.144ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.246(R)|      FAST  |    1.919(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rx_er  |   -0.279(R)|      FAST  |    1.967(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<0> |   -0.124(R)|      FAST  |    1.798(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<1> |   -0.077(R)|      FAST  |    1.733(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<2> |   -0.117(R)|      FAST  |    1.764(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<3> |   -0.175(R)|      FAST  |    1.844(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<4> |    0.090(R)|      FAST  |    1.466(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<5> |   -0.223(R)|      FAST  |    1.938(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<6> |   -0.238(R)|      FAST  |    1.953(R)|      SLOW  |ftop/rxclk        |   0.000|
gmii_rxd<7> |   -0.171(R)|      FAST  |    1.855(R)|      SLOW  |ftop/rxclk        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    3.835|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.520|         |         |         |
sys0_clkp      |    4.520|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.520|         |         |         |
sys0_clkp      |    4.520|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.264|         |         |         |
sys1_clkp      |    4.264|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.264|         |         |         |
sys1_clkp      |    4.264|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.684; Ideal Clock Offset To Actual Clock -0.013; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.171(R)|      FAST  |    1.855(R)|      SLOW  |    0.671|    0.645|        0.013|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.171|         -  |       1.855|         -  |    0.671|    0.645|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock -0.095; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.238(R)|      FAST  |    1.953(R)|      SLOW  |    0.738|    0.547|        0.095|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.238|         -  |       1.953|         -  |    0.738|    0.547|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock -0.080; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.223(R)|      FAST  |    1.938(R)|      SLOW  |    0.723|    0.562|        0.080|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.223|         -  |       1.938|         -  |    0.723|    0.562|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.556; Ideal Clock Offset To Actual Clock 0.312; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |    0.090(R)|      FAST  |    1.466(R)|      SLOW  |    0.410|    1.034|       -0.312|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.090|         -  |       1.466|         -  |    0.410|    1.034|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.669; Ideal Clock Offset To Actual Clock -0.010; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.175(R)|      FAST  |    1.844(R)|      SLOW  |    0.675|    0.656|        0.010|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.175|         -  |       1.844|         -  |    0.675|    0.656|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.647; Ideal Clock Offset To Actual Clock 0.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.117(R)|      FAST  |    1.764(R)|      SLOW  |    0.617|    0.736|       -0.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.117|         -  |       1.764|         -  |    0.617|    0.736|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.656; Ideal Clock Offset To Actual Clock 0.095; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.077(R)|      FAST  |    1.733(R)|      SLOW  |    0.577|    0.767|       -0.095|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.077|         -  |       1.733|         -  |    0.577|    0.767|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.674; Ideal Clock Offset To Actual Clock 0.039; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.124(R)|      FAST  |    1.798(R)|      SLOW  |    0.624|    0.702|       -0.039|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.124|         -  |       1.798|         -  |    0.624|    0.702|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.673; Ideal Clock Offset To Actual Clock -0.083; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.246(R)|      FAST  |    1.919(R)|      SLOW  |    0.746|    0.581|        0.083|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.246|         -  |       1.919|         -  |    0.746|    0.581|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 1.688; Ideal Clock Offset To Actual Clock -0.123; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.279(R)|      FAST  |    1.967(R)|      SLOW  |    0.779|    0.533|        0.123|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.279|         -  |       1.967|         -  |    0.779|    0.533|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77749 paths, 0 nets, and 5067 connections

Design statistics:
   Minimum period:   4.761ns{1}   (Maximum frequency: 210.040MHz)
   Minimum input required time before clock:   0.090ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 12 08:32:58 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1227 MB



