;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17.05.2018 03:44:30
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x14E10000  	5345
0x0008	0x11290000  	4393
0x000C	0x11290000  	4393
0x0010	0x11290000  	4393
0x0014	0x11290000  	4393
0x0018	0x11290000  	4393
0x001C	0x11290000  	4393
0x0020	0x11290000  	4393
0x0024	0x11290000  	4393
0x0028	0x11290000  	4393
0x002C	0x11290000  	4393
0x0030	0x11290000  	4393
0x0034	0x11290000  	4393
0x0038	0x11290000  	4393
0x003C	0x11290000  	4393
0x0040	0x11290000  	4393
0x0044	0x11290000  	4393
0x0048	0x11290000  	4393
0x004C	0x11290000  	4393
0x0050	0x11290000  	4393
0x0054	0x11290000  	4393
0x0058	0x11290000  	4393
0x005C	0x11290000  	4393
0x0060	0x11290000  	4393
0x0064	0x11290000  	4393
0x0068	0x11290000  	4393
0x006C	0x11290000  	4393
0x0070	0x11290000  	4393
0x0074	0x11290000  	4393
0x0078	0x11290000  	4393
0x007C	0x11290000  	4393
0x0080	0x11290000  	4393
0x0084	0x11290000  	4393
0x0088	0x11290000  	4393
0x008C	0x11290000  	4393
0x0090	0x11290000  	4393
0x0094	0x11290000  	4393
0x0098	0x11290000  	4393
0x009C	0x11290000  	4393
0x00A0	0x11290000  	4393
0x00A4	0x11290000  	4393
0x00A8	0x11290000  	4393
0x00AC	0x11290000  	4393
0x00B0	0x11290000  	4393
0x00B4	0x11290000  	4393
0x00B8	0x11290000  	4393
0x00BC	0x11290000  	4393
0x00C0	0x11290000  	4393
0x00C4	0x11290000  	4393
0x00C8	0x11290000  	4393
0x00CC	0x11290000  	4393
0x00D0	0x11290000  	4393
0x00D4	0x11290000  	4393
0x00D8	0x11290000  	4393
0x00DC	0x11290000  	4393
0x00E0	0x11290000  	4393
0x00E4	0x11290000  	4393
0x00E8	0x11290000  	4393
0x00EC	0x11290000  	4393
0x00F0	0x11290000  	4393
0x00F4	0x11290000  	4393
0x00F8	0x11290000  	4393
0x00FC	0x11290000  	4393
0x0100	0x11290000  	4393
0x0104	0x11290000  	4393
0x0108	0x11290000  	4393
0x010C	0x11290000  	4393
0x0110	0x11290000  	4393
0x0114	0x11290000  	4393
0x0118	0x11290000  	4393
0x011C	0x11290000  	4393
0x0120	0x11290000  	4393
0x0124	0x11290000  	4393
0x0128	0x11290000  	4393
0x012C	0x11290000  	4393
0x0130	0x11290000  	4393
0x0134	0x11290000  	4393
0x0138	0x11290000  	4393
0x013C	0x11290000  	4393
0x0140	0x11290000  	4393
0x0144	0x11290000  	4393
0x0148	0x11290000  	4393
0x014C	0x11290000  	4393
0x0150	0x11290000  	4393
0x0154	0x11290000  	4393
0x0158	0x11290000  	4393
0x015C	0x11290000  	4393
0x0160	0x11290000  	4393
0x0164	0x11290000  	4393
0x0168	0x11290000  	4393
0x016C	0x11290000  	4393
0x0170	0x11290000  	4393
0x0174	0x11290000  	4393
0x0178	0x11290000  	4393
0x017C	0x11290000  	4393
0x0180	0x11290000  	4393
0x0184	0x11290000  	4393
; end of ____SysVT
_main:
;main.c, 13 :: 		void main() {
0x14E0	0xF7FFFE4E  BL	4480
0x14E4	0xF7FFFE24  BL	4400
0x14E8	0xF000F8C2  BL	5744
0x14EC	0xF7FFFE36  BL	4444
0x14F0	0xF000F870  BL	5588
;main.c, 16 :: 		MPU6050_Init();
0x14F4	0xF7FFFDE4  BL	_MPU6050_Init+0
;main.c, 19 :: 		while(1){
L_main4:
;main.c, 20 :: 		MPU6050_Read( &Sensor );
0x14F8	0x4807    LDR	R0, [PC, #28]
0x14FA	0xF7FFFC59  BL	_MPU6050_Read+0
;main.c, 22 :: 		xg=Sensor.Accel.X;
0x14FE	0x4806    LDR	R0, [PC, #24]
0x1500	0xF9B01000  LDRSH	R1, [R0, #0]
0x1504	0x4805    LDR	R0, [PC, #20]
0x1506	0x8001    STRH	R1, [R0, #0]
;main.c, 23 :: 		xangle=Sensor.AccelAngle.X;
0x1508	0x4805    LDR	R0, [PC, #20]
0x150A	0xF9B01000  LDRSH	R1, [R0, #0]
0x150E	0x4805    LDR	R0, [PC, #20]
0x1510	0x8001    STRH	R1, [R0, #0]
;main.c, 27 :: 		}
0x1512	0xE7F1    B	L_main4
;main.c, 28 :: 		}
L_end_main:
L__main_end_loop:
0x1514	0xE7FE    B	L__main_end_loop
0x1516	0xBF00    NOP
0x1518	0x00342000  	_Sensor+0
0x151C	0x002E2000  	_xg+0
0x1520	0x00482000  	_Sensor+20
0x1524	0x004E2000  	_xangle+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0D14	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0D16	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0D1A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x0D1E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x0D22	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x0D24	0xB001    ADD	SP, SP, #4
0x0D26	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0D74	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0D76	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x0D7A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x0D7E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0D82	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0D84	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0D88	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x0D8A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0D8C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x0D8E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0D92	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0D96	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0D98	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0D9C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x0D9E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x0DA0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0DA4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x0DA8	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x0DAA	0xB001    ADD	SP, SP, #4
0x0DAC	0x4770    BX	LR
; end of ___FillZeros
_MPU6050_Init:
;mpu6050_i2c1.c, 4 :: 		void MPU6050_Init()
0x10C0	0xB081    SUB	SP, SP, #4
0x10C2	0xF8CDE000  STR	LR, [SP, #0]
;mpu6050_i2c1.c, 7 :: 		MPU6050_I2C_Init();
0x10C6	0xF7FFFD23  BL	_Soft_I2C_Init+0
;mpu6050_i2c1.c, 8 :: 		MPU6050_I2C_Start();
0x10CA	0xF7FFFCF9  BL	_Soft_I2C_Start+0
;mpu6050_i2c1.c, 9 :: 		err=MPU6050_I2C_Wr( MPU6050_ADDRESS );
0x10CE	0x20D0    MOVS	R0, #208
0x10D0	0xF7FFFC50  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 10 :: 		err=MPU6050_I2C_Wr( MPU6050_RA_PWR_MGMT_1 );
0x10D4	0x206B    MOVS	R0, #107
0x10D6	0xF7FFFC4D  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 11 :: 		err=MPU6050_I2C_Wr( 2 ); //Sleep OFF
0x10DA	0x2002    MOVS	R0, #2
0x10DC	0xF7FFFC4A  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 12 :: 		err=MPU6050_I2C_Wr( 0 );
0x10E0	0x2000    MOVS	R0, #0
0x10E2	0xF7FFFC47  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 13 :: 		MPU6050_I2C_Stop();
0x10E6	0xF7FFFDD5  BL	_Soft_I2C_Stop+0
;mpu6050_i2c1.c, 14 :: 		MPU6050_I2C_Start();
0x10EA	0xF7FFFCE9  BL	_Soft_I2C_Start+0
;mpu6050_i2c1.c, 15 :: 		err=MPU6050_I2C_Wr( MPU6050_ADDRESS );
0x10EE	0x20D0    MOVS	R0, #208
0x10F0	0xF7FFFC40  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 16 :: 		err=MPU6050_I2C_Wr( MPU6050_RA_GYRO_CONFIG );
0x10F4	0x201B    MOVS	R0, #27
0x10F6	0xF7FFFC3D  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 17 :: 		err=MPU6050_I2C_Wr( 0 ); //gyro_config, +-250 °/s
0x10FA	0x2000    MOVS	R0, #0
0x10FC	0xF7FFFC3A  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 18 :: 		err=MPU6050_I2C_Wr( 0 ); //accel_config +-2g
0x1100	0x2000    MOVS	R0, #0
0x1102	0xF7FFFC37  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 19 :: 		MPU6050_I2C_Stop();
0x1106	0xF7FFFDC5  BL	_Soft_I2C_Stop+0
;mpu6050_i2c1.c, 21 :: 		delay_ms(100);
0x110A	0xF24727FE  MOVW	R7, #29438
0x110E	0xF2C00755  MOVT	R7, #85
L_MPU6050_Init0:
0x1112	0x1E7F    SUBS	R7, R7, #1
0x1114	0xD1FD    BNE	L_MPU6050_Init0
0x1116	0xBF00    NOP
0x1118	0xBF00    NOP
0x111A	0xBF00    NOP
0x111C	0xBF00    NOP
0x111E	0xBF00    NOP
;mpu6050_i2c1.c, 22 :: 		}
L_end_MPU6050_Init:
0x1120	0xF8DDE000  LDR	LR, [SP, #0]
0x1124	0xB001    ADD	SP, SP, #4
0x1126	0x4770    BX	LR
; end of _MPU6050_Init
_Soft_I2C_Init:
;__Lib_SoftI2C.c, 25 :: 		
0x0B10	0xB081    SUB	SP, SP, #4
0x0B12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 28 :: 		
0x0B16	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 29 :: 		
0x0B1A	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 31 :: 		
0x0B1E	0xF7FFFCA9  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 34 :: 		
0x0B22	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 35 :: 		
0x0B26	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 37 :: 		
0x0B2A	0xF7FFFCA3  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 39 :: 		
0x0B2E	0x2101    MOVS	R1, #1
0x0B30	0xB249    SXTB	R1, R1
0x0B32	0x4816    LDR	R0, [PC, #88]
0x0B34	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 40 :: 		
0x0B36	0x4816    LDR	R0, [PC, #88]
0x0B38	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 45 :: 		
0x0B3A	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 46 :: 		
0x0B3E	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 47 :: 		
0x0B42	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 48 :: 		
0x0B46	0xEA4F1101  LSL	R1, R1, BitPos(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 50 :: 		
0x0B4A	0x4A12    LDR	R2, [PC, #72]
0x0B4C	0xB289    UXTH	R1, R1
0x0B4E	0xF7FFFCE5  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 54 :: 		
0x0B52	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 55 :: 		
0x0B56	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 56 :: 		
0x0B5A	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 57 :: 		
0x0B5E	0xEA4F01C1  LSL	R1, R1, BitPos(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 59 :: 		
0x0B62	0x4A0C    LDR	R2, [PC, #48]
0x0B64	0xB289    UXTH	R1, R1
0x0B66	0xF7FFFCD9  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 63 :: 		
0x0B6A	0x2100    MOVS	R1, #0
0x0B6C	0xB249    SXTB	R1, R1
0x0B6E	0x480A    LDR	R0, [PC, #40]
0x0B70	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 64 :: 		
L_Soft_I2C_Init0:
0x0B72	0x490A    LDR	R1, [PC, #40]
0x0B74	0x6808    LDR	R0, [R1, #0]
0x0B76	0xB928    CBNZ	R0, L_Soft_I2C_Init1
;__Lib_SoftI2C.c, 65 :: 		
0x0B78	0x4907    LDR	R1, [PC, #28]
0x0B7A	0x6808    LDR	R0, [R1, #0]
0x0B7C	0x2800    CMP	R0, #0
0x0B7E	0xD000    BEQ	L_Soft_I2C_Init2
;__Lib_SoftI2C.c, 66 :: 		
0x0B80	0xE000    B	L_Soft_I2C_Init1
L_Soft_I2C_Init2:
0x0B82	0xE7F6    B	L_Soft_I2C_Init0
L_Soft_I2C_Init1:
;__Lib_SoftI2C.c, 68 :: 		
L_end_Soft_I2C_Init:
0x0B84	0xF8DDE000  LDR	LR, [SP, #0]
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0x82904241  	Soft_I2C_Sda_Output+0
0x0B90	0x828C4241  	Soft_I2C_Scl_Output+0
0x0B94	0x00240008  	#524324
0x0B98	0x0A002200  	__Lib_SoftI2C___StopWaiting+0
0x0B9C	0x820C4241  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Init
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0476	0x491E    LDR	R1, [PC, #120]
0x0478	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x047C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x047E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0480	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0482	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0484	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0486	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0488	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x048A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x048C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x048E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0490	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0492	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0494	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0496	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0498	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x049A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x049C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x049E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x04A0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x04A2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x04A6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x04A8	0x4912    LDR	R1, [PC, #72]
0x04AA	0x4288    CMP	R0, R1
0x04AC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x04AE	0x4912    LDR	R1, [PC, #72]
0x04B0	0x4288    CMP	R0, R1
0x04B2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x04B4	0x4911    LDR	R1, [PC, #68]
0x04B6	0x4288    CMP	R0, R1
0x04B8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x04BA	0x4911    LDR	R1, [PC, #68]
0x04BC	0x4288    CMP	R0, R1
0x04BE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x04C0	0x4910    LDR	R1, [PC, #64]
0x04C2	0x4288    CMP	R0, R1
0x04C4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x04C6	0x4910    LDR	R1, [PC, #64]
0x04C8	0x4288    CMP	R0, R1
0x04CA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x04CC	0x490F    LDR	R1, [PC, #60]
0x04CE	0x4288    CMP	R0, R1
0x04D0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x04D2	0x490F    LDR	R1, [PC, #60]
0x04D4	0x4288    CMP	R0, R1
0x04D6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x04D8	0x490E    LDR	R1, [PC, #56]
0x04DA	0x4288    CMP	R0, R1
0x04DC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x04DE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x04E0	0x490D    LDR	R1, [PC, #52]
0x04E2	0x6809    LDR	R1, [R1, #0]
0x04E4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x04E8	0x490B    LDR	R1, [PC, #44]
0x04EA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x04EC	0xB001    ADD	SP, SP, #4
0x04EE	0x4770    BX	LR
0x04F0	0xFC00FFFF  	#-1024
0x04F4	0x00004002  	#1073872896
0x04F8	0x04004002  	#1073873920
0x04FC	0x08004002  	#1073874944
0x0500	0x0C004002  	#1073875968
0x0504	0x10004002  	#1073876992
0x0508	0x14004002  	#1073878016
0x050C	0x18004002  	#1073879040
0x0510	0x1C004002  	#1073880064
0x0514	0x20004002  	#1073881088
0x0518	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x051C	0xB084    SUB	SP, SP, #16
0x051E	0xF8CDE000  STR	LR, [SP, #0]
0x0522	0xB28D    UXTH	R5, R1
0x0524	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0526	0x4B86    LDR	R3, [PC, #536]
0x0528	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x052C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x052E	0x4618    MOV	R0, R3
0x0530	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0534	0xF1B50FFF  CMP	R5, #255
0x0538	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x053A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x053C	0x4B81    LDR	R3, [PC, #516]
0x053E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0542	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0544	0x4B80    LDR	R3, [PC, #512]
0x0546	0x429E    CMP	R6, R3
0x0548	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x054A	0xF2455355  MOVW	R3, #21845
0x054E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0552	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0554	0x1D3D    ADDS	R5, R7, #4
0x0556	0x682C    LDR	R4, [R5, #0]
0x0558	0xF06F03FF  MVN	R3, #255
0x055C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0560	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0562	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0566	0x682C    LDR	R4, [R5, #0]
0x0568	0xF64F73FF  MOVW	R3, #65535
0x056C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0570	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0572	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0574	0x2E42    CMP	R6, #66
0x0576	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0578	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x057A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x057C	0x4B73    LDR	R3, [PC, #460]
0x057E	0x429D    CMP	R5, R3
0x0580	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0582	0x4B71    LDR	R3, [PC, #452]
0x0584	0x429E    CMP	R6, R3
0x0586	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0588	0xF04F3355  MOV	R3, #1431655765
0x058C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x058E	0x1D3C    ADDS	R4, R7, #4
0x0590	0x2300    MOVS	R3, #0
0x0592	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0594	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0598	0xF04F33FF  MOV	R3, #-1
0x059C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x059E	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x05A0	0x2E42    CMP	R6, #66
0x05A2	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x05A4	0x2300    MOVS	R3, #0
0x05A6	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x05A8	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x05AA	0xF0060301  AND	R3, R6, #1
0x05AE	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x05B0	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x05B2	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x05B4	0xF0060308  AND	R3, R6, #8
0x05B8	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x05BA	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x05BC	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x05BE	0xF0060304  AND	R3, R6, #4
0x05C2	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x05C4	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x05C6	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x05C8	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x05CA	0x4B61    LDR	R3, [PC, #388]
0x05CC	0xEA060303  AND	R3, R6, R3, LSL #0
0x05D0	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x05D2	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x05D4	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x05D6	0xF4066380  AND	R3, R6, #1024
0x05DA	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x05DC	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x05DE	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x05E0	0xF4067300  AND	R3, R6, #512
0x05E4	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x05E6	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x05E8	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x05EA	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x05EC	0xF0060320  AND	R3, R6, #32
0x05F0	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x05F2	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x05F4	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x05F6	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x05F8	0xF4067380  AND	R3, R6, #256
0x05FC	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x05FE	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0600	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0602	0xF0060380  AND	R3, R6, #128
0x0606	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0608	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x060A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x060C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x060E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0612	0x9201    STR	R2, [SP, #4]
0x0614	0xFA1FF985  UXTH	R9, R5
0x0618	0x46B0    MOV	R8, R6
0x061A	0x4606    MOV	R6, R0
0x061C	0x4618    MOV	R0, R3
0x061E	0x460A    MOV	R2, R1
0x0620	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0622	0xF1BA0F10  CMP	R10, #16
0x0626	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x062A	0xF04F0301  MOV	R3, #1
0x062E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0632	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0636	0x42A3    CMP	R3, R4
0x0638	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x063C	0xEA4F044A  LSL	R4, R10, #1
0x0640	0xF04F0303  MOV	R3, #3
0x0644	0x40A3    LSLS	R3, R4
0x0646	0x43DC    MVN	R4, R3
0x0648	0x683B    LDR	R3, [R7, #0]
0x064A	0x4023    ANDS	R3, R4
0x064C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x064E	0xEA4F034A  LSL	R3, R10, #1
0x0652	0xFA06F403  LSL	R4, R6, R3
0x0656	0x683B    LDR	R3, [R7, #0]
0x0658	0x4323    ORRS	R3, R4
0x065A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x065C	0xF008030C  AND	R3, R8, #12
0x0660	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0662	0xF2070508  ADDW	R5, R7, #8
0x0666	0xEA4F044A  LSL	R4, R10, #1
0x066A	0xF04F0303  MOV	R3, #3
0x066E	0x40A3    LSLS	R3, R4
0x0670	0x43DC    MVN	R4, R3
0x0672	0x682B    LDR	R3, [R5, #0]
0x0674	0x4023    ANDS	R3, R4
0x0676	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0678	0xF2070508  ADDW	R5, R7, #8
0x067C	0xEA4F034A  LSL	R3, R10, #1
0x0680	0xFA02F403  LSL	R4, R2, R3
0x0684	0x682B    LDR	R3, [R5, #0]
0x0686	0x4323    ORRS	R3, R4
0x0688	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x068A	0x1D3D    ADDS	R5, R7, #4
0x068C	0xFA1FF48A  UXTH	R4, R10
0x0690	0xF04F0301  MOV	R3, #1
0x0694	0x40A3    LSLS	R3, R4
0x0696	0x43DC    MVN	R4, R3
0x0698	0x682B    LDR	R3, [R5, #0]
0x069A	0x4023    ANDS	R3, R4
0x069C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x069E	0x1D3D    ADDS	R5, R7, #4
0x06A0	0xFA1FF48A  UXTH	R4, R10
0x06A4	0xB28B    UXTH	R3, R1
0x06A6	0xFA03F404  LSL	R4, R3, R4
0x06AA	0xB2A4    UXTH	R4, R4
0x06AC	0x682B    LDR	R3, [R5, #0]
0x06AE	0x4323    ORRS	R3, R4
0x06B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x06B2	0xF207050C  ADDW	R5, R7, #12
0x06B6	0xFA1FF38A  UXTH	R3, R10
0x06BA	0x005C    LSLS	R4, R3, #1
0x06BC	0xB2A4    UXTH	R4, R4
0x06BE	0xF04F0303  MOV	R3, #3
0x06C2	0x40A3    LSLS	R3, R4
0x06C4	0x43DC    MVN	R4, R3
0x06C6	0x682B    LDR	R3, [R5, #0]
0x06C8	0x4023    ANDS	R3, R4
0x06CA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x06CC	0xF207050C  ADDW	R5, R7, #12
0x06D0	0xEA4F034A  LSL	R3, R10, #1
0x06D4	0xFA00F403  LSL	R4, R0, R3
0x06D8	0x682B    LDR	R3, [R5, #0]
0x06DA	0x4323    ORRS	R3, R4
0x06DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x06DE	0xF0080308  AND	R3, R8, #8
0x06E2	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x06E4	0xF4080370  AND	R3, R8, #15728640
0x06E8	0x0D1B    LSRS	R3, R3, #20
0x06EA	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x06EE	0xF1BA0F07  CMP	R10, #7
0x06F2	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x06F4	0xF2070324  ADDW	R3, R7, #36
0x06F8	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x06FA	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x06FE	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0700	0xF2070320  ADDW	R3, R7, #32
0x0704	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0706	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0708	0x00AC    LSLS	R4, R5, #2
0x070A	0xF04F030F  MOV	R3, #15
0x070E	0x40A3    LSLS	R3, R4
0x0710	0x43DC    MVN	R4, R3
0x0712	0x9B02    LDR	R3, [SP, #8]
0x0714	0x681B    LDR	R3, [R3, #0]
0x0716	0xEA030404  AND	R4, R3, R4, LSL #0
0x071A	0x9B02    LDR	R3, [SP, #8]
0x071C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x071E	0xF89D400C  LDRB	R4, [SP, #12]
0x0722	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0724	0x409C    LSLS	R4, R3
0x0726	0x9B02    LDR	R3, [SP, #8]
0x0728	0x681B    LDR	R3, [R3, #0]
0x072A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x072E	0x9B02    LDR	R3, [SP, #8]
0x0730	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0732	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0736	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0738	0xF8DDE000  LDR	LR, [SP, #0]
0x073C	0xB004    ADD	SP, SP, #16
0x073E	0x4770    BX	LR
0x0740	0xFC00FFFF  	#-1024
0x0744	0x0000FFFF  	#-65536
0x0748	0x00140008  	#524308
0x074C	0xFFFF0000  	#65535
0x0750	0x08000008  	#526336
; end of _GPIO_Config
_Soft_I2C_Start:
;__Lib_SoftI2C.c, 129 :: 		
0x0AC0	0xB081    SUB	SP, SP, #4
0x0AC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 130 :: 		
0x0AC6	0x2101    MOVS	R1, #1
0x0AC8	0xB249    SXTB	R1, R1
0x0ACA	0x480F    LDR	R0, [PC, #60]
0x0ACC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 132 :: 		
0x0ACE	0xF7FFFC7B  BL	_Delay_1us+0
0x0AD2	0xF7FFFC79  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 134 :: 		
0x0AD6	0x2101    MOVS	R1, #1
0x0AD8	0xB249    SXTB	R1, R1
0x0ADA	0x480C    LDR	R0, [PC, #48]
0x0ADC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 136 :: 		
0x0ADE	0xF7FFFC73  BL	_Delay_1us+0
0x0AE2	0xF7FFFC71  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 138 :: 		
0x0AE6	0x2100    MOVS	R1, #0
0x0AE8	0xB249    SXTB	R1, R1
0x0AEA	0x4807    LDR	R0, [PC, #28]
0x0AEC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 140 :: 		
0x0AEE	0xF7FFFC6B  BL	_Delay_1us+0
0x0AF2	0xF7FFFC69  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 142 :: 		
0x0AF6	0x2100    MOVS	R1, #0
0x0AF8	0xB249    SXTB	R1, R1
0x0AFA	0x4804    LDR	R0, [PC, #16]
0x0AFC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 145 :: 		
L_end_Soft_I2C_Start:
0x0AFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0B02	0xB001    ADD	SP, SP, #4
0x0B04	0x4770    BX	LR
0x0B06	0xBF00    NOP
0x0B08	0x82904241  	Soft_I2C_Sda_Output+0
0x0B0C	0x828C4241  	Soft_I2C_Scl_Output+0
; end of _Soft_I2C_Start
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x03C8	0xF2400736  MOVW	R7, #54
0x03CC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x03D0	0x1E7F    SUBS	R7, R7, #1
0x03D2	0xD1FD    BNE	L_Delay_1us0
0x03D4	0xBF00    NOP
0x03D6	0xBF00    NOP
0x03D8	0xBF00    NOP
0x03DA	0xBF00    NOP
0x03DC	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x03DE	0x4770    BX	LR
; end of _Delay_1us
_Soft_I2C_Write:
;__Lib_SoftI2C.c, 173 :: 		
; data_ start address is: 0 (R0)
0x0974	0xB081    SUB	SP, SP, #4
0x0976	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__Lib_SoftI2C.c, 174 :: 		
;__Lib_SoftI2C.c, 176 :: 		
; temp start address is: 12 (R3)
0x097A	0x2380    MOVS	R3, #128
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 178 :: 		
L_Soft_I2C_Write16:
; temp start address is: 12 (R3)
; data_ start address is: 0 (R0)
0x097C	0x2B00    CMP	R3, #0
0x097E	0xD034    BEQ	L_Soft_I2C_Write17
;__Lib_SoftI2C.c, 179 :: 		
0x0980	0xF7FFFD22  BL	_Delay_1us+0
0x0984	0xF7FFFD20  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 180 :: 		
0x0988	0xF7FFFD1E  BL	_Delay_1us+0
0x098C	0xF7FFFD1C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 182 :: 		
0x0990	0x2200    MOVS	R2, #0
0x0992	0xB252    SXTB	R2, R2
0x0994	0x4945    LDR	R1, [PC, #276]
0x0996	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 184 :: 		
0x0998	0xF7FFFD16  BL	_Delay_1us+0
0x099C	0xF7FFFD14  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 186 :: 		
0x09A0	0xEA000103  AND	R1, R0, R3, LSL #0
0x09A4	0xB289    UXTH	R1, R1
0x09A6	0xB121    CBZ	R1, L_Soft_I2C_Write18
;__Lib_SoftI2C.c, 187 :: 		
0x09A8	0x2201    MOVS	R2, #1
0x09AA	0xB252    SXTB	R2, R2
0x09AC	0x4940    LDR	R1, [PC, #256]
0x09AE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 188 :: 		
0x09B0	0xE003    B	L_Soft_I2C_Write19
L_Soft_I2C_Write18:
;__Lib_SoftI2C.c, 190 :: 		
0x09B2	0x2200    MOVS	R2, #0
0x09B4	0xB252    SXTB	R2, R2
0x09B6	0x493E    LDR	R1, [PC, #248]
0x09B8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 191 :: 		
L_Soft_I2C_Write19:
;__Lib_SoftI2C.c, 193 :: 		
0x09BA	0xF7FFFD05  BL	_Delay_1us+0
0x09BE	0xF7FFFD03  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 195 :: 		
0x09C2	0x2201    MOVS	R2, #1
0x09C4	0xB252    SXTB	R2, R2
0x09C6	0x4939    LDR	R1, [PC, #228]
0x09C8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 197 :: 		
0x09CA	0x2200    MOVS	R2, #0
0x09CC	0xB252    SXTB	R2, R2
0x09CE	0x4939    LDR	R1, [PC, #228]
0x09D0	0x600A    STR	R2, [R1, #0]
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 198 :: 		
L_Soft_I2C_Write20:
; data_ start address is: 0 (R0)
; temp start address is: 12 (R3)
0x09D2	0x4A39    LDR	R2, [PC, #228]
0x09D4	0x6811    LDR	R1, [R2, #0]
0x09D6	0xB929    CBNZ	R1, L_Soft_I2C_Write21
;__Lib_SoftI2C.c, 199 :: 		
0x09D8	0x4A36    LDR	R2, [PC, #216]
0x09DA	0x6811    LDR	R1, [R2, #0]
0x09DC	0x2900    CMP	R1, #0
0x09DE	0xD000    BEQ	L_Soft_I2C_Write22
;__Lib_SoftI2C.c, 200 :: 		
0x09E0	0xE000    B	L_Soft_I2C_Write21
L_Soft_I2C_Write22:
0x09E2	0xE7F6    B	L_Soft_I2C_Write20
L_Soft_I2C_Write21:
;__Lib_SoftI2C.c, 202 :: 		
0x09E4	0x085B    LSRS	R3, R3, #1
0x09E6	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 203 :: 		
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
0x09E8	0xE7C8    B	L_Soft_I2C_Write16
L_Soft_I2C_Write17:
;__Lib_SoftI2C.c, 207 :: 		
0x09EA	0xF7FFFCED  BL	_Delay_1us+0
0x09EE	0xF7FFFCEB  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 209 :: 		
0x09F2	0x2200    MOVS	R2, #0
0x09F4	0xB252    SXTB	R2, R2
0x09F6	0x492D    LDR	R1, [PC, #180]
0x09F8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 211 :: 		
0x09FA	0xF7FFFCE5  BL	_Delay_1us+0
0x09FE	0xF7FFFCE3  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 213 :: 		
0x0A02	0x2201    MOVS	R2, #1
0x0A04	0xB252    SXTB	R2, R2
0x0A06	0x492A    LDR	R1, [PC, #168]
0x0A08	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 215 :: 		
0x0A0A	0xF7FFFCDD  BL	_Delay_1us+0
0x0A0E	0xF7FFFCDB  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 216 :: 		
0x0A12	0xF7FFFCD9  BL	_Delay_1us+0
0x0A16	0xF7FFFCD7  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 218 :: 		
0x0A1A	0x2201    MOVS	R2, #1
0x0A1C	0xB252    SXTB	R2, R2
0x0A1E	0x4923    LDR	R1, [PC, #140]
0x0A20	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 220 :: 		
0x0A22	0x2200    MOVS	R2, #0
0x0A24	0xB252    SXTB	R2, R2
0x0A26	0x4923    LDR	R1, [PC, #140]
0x0A28	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 221 :: 		
L_Soft_I2C_Write23:
0x0A2A	0x4A23    LDR	R2, [PC, #140]
0x0A2C	0x6811    LDR	R1, [R2, #0]
0x0A2E	0xB929    CBNZ	R1, L_Soft_I2C_Write24
;__Lib_SoftI2C.c, 222 :: 		
0x0A30	0x4A20    LDR	R2, [PC, #128]
0x0A32	0x6811    LDR	R1, [R2, #0]
0x0A34	0x2900    CMP	R1, #0
0x0A36	0xD000    BEQ	L_Soft_I2C_Write25
;__Lib_SoftI2C.c, 223 :: 		
0x0A38	0xE000    B	L_Soft_I2C_Write24
L_Soft_I2C_Write25:
0x0A3A	0xE7F6    B	L_Soft_I2C_Write23
L_Soft_I2C_Write24:
;__Lib_SoftI2C.c, 225 :: 		
; result start address is: 0 (R0)
0x0A3C	0x2000    MOVS	R0, #0
;__Lib_SoftI2C.c, 227 :: 		
0x0A3E	0xF7FFFCC3  BL	_Delay_1us+0
0x0A42	0xF7FFFCC1  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 229 :: 		
0x0A46	0x4A1D    LDR	R2, [PC, #116]
0x0A48	0x6811    LDR	R1, [R2, #0]
0x0A4A	0xB119    CBZ	R1, L__Soft_I2C_Write28
;__Lib_SoftI2C.c, 230 :: 		
0x0A4C	0xF0400001  ORR	R0, R0, #1
0x0A50	0xB280    UXTH	R0, R0
; result end address is: 0 (R0)
0x0A52	0xE7FF    B	L_Soft_I2C_Write26
L__Soft_I2C_Write28:
;__Lib_SoftI2C.c, 229 :: 		
;__Lib_SoftI2C.c, 230 :: 		
L_Soft_I2C_Write26:
;__Lib_SoftI2C.c, 232 :: 		
; result start address is: 0 (R0)
0x0A54	0xF7FFFCB8  BL	_Delay_1us+0
0x0A58	0xF7FFFCB6  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 233 :: 		
0x0A5C	0xF7FFFCB4  BL	_Delay_1us+0
0x0A60	0xF7FFFCB2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 234 :: 		
0x0A64	0xF7FFFCB0  BL	_Delay_1us+0
0x0A68	0xF7FFFCAE  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 235 :: 		
0x0A6C	0xF7FFFCAC  BL	_Delay_1us+0
0x0A70	0xF7FFFCAA  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 236 :: 		
0x0A74	0xF7FFFCA8  BL	_Delay_1us+0
0x0A78	0xF7FFFCA6  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 237 :: 		
0x0A7C	0xF7FFFCA4  BL	_Delay_1us+0
0x0A80	0xF7FFFCA2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 238 :: 		
0x0A84	0xF7FFFCA0  BL	_Delay_1us+0
0x0A88	0xF7FFFC9E  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 239 :: 		
0x0A8C	0xF7FFFC9C  BL	_Delay_1us+0
0x0A90	0xF7FFFC9A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 242 :: 		
0x0A94	0x2200    MOVS	R2, #0
0x0A96	0xB252    SXTB	R2, R2
0x0A98	0x4904    LDR	R1, [PC, #16]
0x0A9A	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 243 :: 		
0x0A9C	0x4904    LDR	R1, [PC, #16]
0x0A9E	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 245 :: 		
0x0AA0	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 246 :: 		
L_end_Soft_I2C_Write:
0x0AA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA6	0xB001    ADD	SP, SP, #4
0x0AA8	0x4770    BX	LR
0x0AAA	0xBF00    NOP
0x0AAC	0x828C4241  	Soft_I2C_Scl_Output+0
0x0AB0	0x82904241  	Soft_I2C_Sda_Output+0
0x0AB4	0x0A002200  	__Lib_SoftI2C___StopWaiting+0
0x0AB8	0x820C4241  	Soft_I2C_Scl_Input+0
0x0ABC	0x82104241  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Write
_Soft_I2C_Stop:
;__Lib_SoftI2C.c, 148 :: 		
0x0C94	0xB081    SUB	SP, SP, #4
0x0C96	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 150 :: 		
0x0C9A	0x2100    MOVS	R1, #0
0x0C9C	0xB249    SXTB	R1, R1
0x0C9E	0x4819    LDR	R0, [PC, #100]
0x0CA0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 152 :: 		
0x0CA2	0xF7FFFB91  BL	_Delay_1us+0
0x0CA6	0xF7FFFB8F  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 154 :: 		
0x0CAA	0x2101    MOVS	R1, #1
0x0CAC	0xB249    SXTB	R1, R1
0x0CAE	0x4816    LDR	R0, [PC, #88]
0x0CB0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 156 :: 		
0x0CB2	0x2100    MOVS	R1, #0
0x0CB4	0xB249    SXTB	R1, R1
0x0CB6	0x4815    LDR	R0, [PC, #84]
0x0CB8	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 157 :: 		
L_Soft_I2C_Stop13:
0x0CBA	0x4915    LDR	R1, [PC, #84]
0x0CBC	0x6808    LDR	R0, [R1, #0]
0x0CBE	0xB928    CBNZ	R0, L_Soft_I2C_Stop14
;__Lib_SoftI2C.c, 158 :: 		
0x0CC0	0x4912    LDR	R1, [PC, #72]
0x0CC2	0x6808    LDR	R0, [R1, #0]
0x0CC4	0x2800    CMP	R0, #0
0x0CC6	0xD000    BEQ	L_Soft_I2C_Stop15
;__Lib_SoftI2C.c, 159 :: 		
0x0CC8	0xE000    B	L_Soft_I2C_Stop14
L_Soft_I2C_Stop15:
0x0CCA	0xE7F6    B	L_Soft_I2C_Stop13
L_Soft_I2C_Stop14:
;__Lib_SoftI2C.c, 161 :: 		
0x0CCC	0xF7FFFB7C  BL	_Delay_1us+0
0x0CD0	0xF7FFFB7A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 162 :: 		
0x0CD4	0xF7FFFB78  BL	_Delay_1us+0
0x0CD8	0xF7FFFB76  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 163 :: 		
0x0CDC	0xF7FFFB74  BL	_Delay_1us+0
0x0CE0	0xF7FFFB72  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 164 :: 		
0x0CE4	0xF7FFFB70  BL	_Delay_1us+0
0x0CE8	0xF7FFFB6E  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 166 :: 		
0x0CEC	0x2101    MOVS	R1, #1
0x0CEE	0xB249    SXTB	R1, R1
0x0CF0	0x4804    LDR	R0, [PC, #16]
0x0CF2	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 168 :: 		
0x0CF4	0xF7FFFB68  BL	_Delay_1us+0
0x0CF8	0xF7FFFB66  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 169 :: 		
L_end_Soft_I2C_Stop:
0x0CFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0D00	0xB001    ADD	SP, SP, #4
0x0D02	0x4770    BX	LR
0x0D04	0x82904241  	Soft_I2C_Sda_Output+0
0x0D08	0x828C4241  	Soft_I2C_Scl_Output+0
0x0D0C	0x0A002200  	__Lib_SoftI2C___StopWaiting+0
0x0D10	0x820C4241  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Stop
_MPU6050_Read:
;mpu6050_i2c1.c, 23 :: 		void MPU6050_Read( MPU6050 *Sensor ) //creates a pointer(*sensor) to a variable of the MPU6050 type.
; Sensor start address is: 0 (R0)
0x0DB0	0xB083    SUB	SP, SP, #12
0x0DB2	0xF8CDE000  STR	LR, [SP, #0]
0x0DB6	0x4606    MOV	R6, R0
; Sensor end address is: 0 (R0)
; Sensor start address is: 24 (R6)
;mpu6050_i2c1.c, 40 :: 		MPU6050_I2C_Start();
0x0DB8	0xF7FFFE82  BL	_Soft_I2C_Start+0
;mpu6050_i2c1.c, 41 :: 		MPU6050_I2C_Wr( MPU6050_ADDRESS );
0x0DBC	0x20D0    MOVS	R0, #208
0x0DBE	0xF7FFFDD9  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 42 :: 		MPU6050_I2C_Wr( MPU6050_RA_ACCEL_XOUT_H );
0x0DC2	0x203B    MOVS	R0, #59
0x0DC4	0xF7FFFDD6  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 43 :: 		MPU6050_I2C_Start();
0x0DC8	0xF7FFFE7A  BL	_Soft_I2C_Start+0
;mpu6050_i2c1.c, 44 :: 		MPU6050_I2C_Wr( MPU6050_ADDRESS | 1 );
0x0DCC	0x20D1    MOVS	R0, #209
0x0DCE	0xF7FFFDD1  BL	_Soft_I2C_Write+0
;mpu6050_i2c1.c, 46 :: 		Sensor->Accel.X = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1); //the pointer puts de read value on the Accel.X variable (part of MPU6050 struct)
0x0DD2	0x4631    MOV	R1, R6
0x0DD4	0x9102    STR	R1, [SP, #8]
0x0DD6	0x2001    MOVS	R0, #1
0x0DD8	0xF7FFFEE2  BL	_Soft_I2C_Read+0
0x0DDC	0x0201    LSLS	R1, R0, #8
0x0DDE	0xF8AD1004  STRH	R1, [SP, #4]
0x0DE2	0x2001    MOVS	R0, #1
0x0DE4	0xF7FFFEDC  BL	_Soft_I2C_Read+0
0x0DE8	0xF8BD1004  LDRH	R1, [SP, #4]
0x0DEC	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0DF0	0x9902    LDR	R1, [SP, #8]
0x0DF2	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 48 :: 		accelx=Sensor->Accel.X;
0x0DF4	0xF9B62000  LDRSH	R2, [R6, #0]
0x0DF8	0x49A9    LDR	R1, [PC, #676]
0x0DFA	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 50 :: 		Sensor->Accel.Y = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1);
0x0DFC	0x1CB1    ADDS	R1, R6, #2
0x0DFE	0x9102    STR	R1, [SP, #8]
0x0E00	0x2001    MOVS	R0, #1
0x0E02	0xF7FFFECD  BL	_Soft_I2C_Read+0
0x0E06	0x0201    LSLS	R1, R0, #8
0x0E08	0xF8AD1004  STRH	R1, [SP, #4]
0x0E0C	0x2001    MOVS	R0, #1
0x0E0E	0xF7FFFEC7  BL	_Soft_I2C_Read+0
0x0E12	0xF8BD1004  LDRH	R1, [SP, #4]
0x0E16	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0E1A	0x9902    LDR	R1, [SP, #8]
0x0E1C	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 51 :: 		accely=Sensor->Accel.Y;
0x0E1E	0x1CB1    ADDS	R1, R6, #2
0x0E20	0xF9B12000  LDRSH	R2, [R1, #0]
0x0E24	0x499F    LDR	R1, [PC, #636]
0x0E26	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 54 :: 		Sensor->Accel.Z = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1);
0x0E28	0x1D31    ADDS	R1, R6, #4
0x0E2A	0x9102    STR	R1, [SP, #8]
0x0E2C	0x2001    MOVS	R0, #1
0x0E2E	0xF7FFFEB7  BL	_Soft_I2C_Read+0
0x0E32	0x0201    LSLS	R1, R0, #8
0x0E34	0xF8AD1004  STRH	R1, [SP, #4]
0x0E38	0x2001    MOVS	R0, #1
0x0E3A	0xF7FFFEB1  BL	_Soft_I2C_Read+0
0x0E3E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0E42	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0E46	0x9902    LDR	R1, [SP, #8]
0x0E48	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 55 :: 		accelz=Sensor->Accel.Z;
0x0E4A	0x1D31    ADDS	R1, R6, #4
0x0E4C	0xF9B12000  LDRSH	R2, [R1, #0]
0x0E50	0x4995    LDR	R1, [PC, #596]
0x0E52	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 62 :: 		arx = (57.29579) * atan(accelx / sqrt(pow(accely, 2) + pow(accelz, 2))); //constant coming from 180/3.14
0x0E54	0x4993    LDR	R1, [PC, #588]
0x0E56	0xF9B11000  LDRSH	R1, [R1, #0]
0x0E5A	0xEE001A10  VMOV	S0, R1
0x0E5E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0E62	0xEEF00A00  VMOV.F32	S1, #2
0x0E66	0xF7FFFC75  BL	_pow+0
0x0E6A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x0E6E	0x498E    LDR	R1, [PC, #568]
0x0E70	0xF9B11000  LDRSH	R1, [R1, #0]
0x0E74	0xEE001A10  VMOV	S0, R1
0x0E78	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0E7C	0xEEF00A00  VMOV.F32	S1, #2
0x0E80	0xF7FFFC68  BL	_pow+0
0x0E84	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0E88	0xEE300A80  VADD.F32	S0, S1, S0
0x0E8C	0xF7FFFCB6  BL	_sqrt+0
0x0E90	0x4983    LDR	R1, [PC, #524]
0x0E92	0xF9B11000  LDRSH	R1, [R1, #0]
0x0E96	0xEE001A90  VMOV	S1, R1
0x0E9A	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0E9E	0xEE800A80  VDIV.F32	S0, S1, S0
0x0EA2	0xF7FFFD11  BL	_atan+0
0x0EA6	0x4981    LDR	R1, [PC, #516]
0x0EA8	0xEE001A90  VMOV	S1, R1
0x0EAC	0xEE200A80  VMUL.F32	S0, S1, S0
0x0EB0	0x497F    LDR	R1, [PC, #508]
0x0EB2	0xED010A00  VSTR.32	S0, [R1, #0]
;mpu6050_i2c1.c, 63 :: 		ary = (57.29579) * atan(accely / sqrt(pow(accelx, 2) + pow(accelz, 2)));
0x0EB6	0x497A    LDR	R1, [PC, #488]
0x0EB8	0xF9B11000  LDRSH	R1, [R1, #0]
0x0EBC	0xEE001A10  VMOV	S0, R1
0x0EC0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0EC4	0xEEF00A00  VMOV.F32	S1, #2
0x0EC8	0xF7FFFC44  BL	_pow+0
0x0ECC	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x0ED0	0x4975    LDR	R1, [PC, #468]
0x0ED2	0xF9B11000  LDRSH	R1, [R1, #0]
0x0ED6	0xEE001A10  VMOV	S0, R1
0x0EDA	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0EDE	0xEEF00A00  VMOV.F32	S1, #2
0x0EE2	0xF7FFFC37  BL	_pow+0
0x0EE6	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0EEA	0xEE300A80  VADD.F32	S0, S1, S0
0x0EEE	0xF7FFFC85  BL	_sqrt+0
0x0EF2	0x496C    LDR	R1, [PC, #432]
0x0EF4	0xF9B11000  LDRSH	R1, [R1, #0]
0x0EF8	0xEE001A90  VMOV	S1, R1
0x0EFC	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0F00	0xEE800A80  VDIV.F32	S0, S1, S0
0x0F04	0xF7FFFCE0  BL	_atan+0
0x0F08	0x4968    LDR	R1, [PC, #416]
0x0F0A	0xEE001A90  VMOV	S1, R1
0x0F0E	0xEE200A80  VMUL.F32	S0, S1, S0
0x0F12	0x4968    LDR	R1, [PC, #416]
0x0F14	0xED010A00  VSTR.32	S0, [R1, #0]
;mpu6050_i2c1.c, 64 :: 		arz = (57.29579) * atan(sqrt(pow(accely,2) + pow(accelx,2)) / accelz);
0x0F18	0x4962    LDR	R1, [PC, #392]
0x0F1A	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F1E	0xEE001A10  VMOV	S0, R1
0x0F22	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0F26	0xEEF00A00  VMOV.F32	S1, #2
0x0F2A	0xF7FFFC13  BL	_pow+0
0x0F2E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x0F32	0x495B    LDR	R1, [PC, #364]
0x0F34	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F38	0xEE001A10  VMOV	S0, R1
0x0F3C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0F40	0xEEF00A00  VMOV.F32	S1, #2
0x0F44	0xF7FFFC06  BL	_pow+0
0x0F48	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0F4C	0xEE300A80  VADD.F32	S0, S1, S0
0x0F50	0xF7FFFC54  BL	_sqrt+0
0x0F54	0x4954    LDR	R1, [PC, #336]
0x0F56	0xF9B11000  LDRSH	R1, [R1, #0]
0x0F5A	0xEE001A90  VMOV	S1, R1
0x0F5E	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0F62	0xEE800A20  VDIV.F32	S0, S0, S1
0x0F66	0xF7FFFCAF  BL	_atan+0
0x0F6A	0x4950    LDR	R1, [PC, #320]
0x0F6C	0xEE001A90  VMOV	S1, R1
0x0F70	0xEE200A80  VMUL.F32	S0, S1, S0
0x0F74	0x4B50    LDR	R3, [PC, #320]
0x0F76	0xED030A00  VSTR.32	S0, [R3, #0]
;mpu6050_i2c1.c, 66 :: 		Sensor->AccelAngle.X=arx;
0x0F7A	0xF2060214  ADDW	R2, R6, #20
0x0F7E	0x494C    LDR	R1, [PC, #304]
0x0F80	0xED110A00  VLDR.32	S0, [R1, #0]
0x0F84	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0F88	0xEE101A10  VMOV	R1, S0
0x0F8C	0xB209    SXTH	R1, R1
0x0F8E	0x8011    STRH	R1, [R2, #0]
;mpu6050_i2c1.c, 67 :: 		Sensor->AccelAngle.Y=ary;
0x0F90	0xF2060114  ADDW	R1, R6, #20
0x0F94	0x1C8A    ADDS	R2, R1, #2
0x0F96	0x4947    LDR	R1, [PC, #284]
0x0F98	0xED110A00  VLDR.32	S0, [R1, #0]
0x0F9C	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0FA0	0xEE101A10  VMOV	R1, S0
0x0FA4	0xB209    SXTH	R1, R1
0x0FA6	0x8011    STRH	R1, [R2, #0]
;mpu6050_i2c1.c, 68 :: 		Sensor->AccelAngle.Z=arz;
0x0FA8	0xF2060114  ADDW	R1, R6, #20
0x0FAC	0x1D0A    ADDS	R2, R1, #4
0x0FAE	0x4619    MOV	R1, R3
0x0FB0	0xED110A00  VLDR.32	S0, [R1, #0]
0x0FB4	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0FB8	0xEE101A10  VMOV	R1, S0
0x0FBC	0xB209    SXTH	R1, R1
0x0FBE	0x8011    STRH	R1, [R2, #0]
;mpu6050_i2c1.c, 71 :: 		Sensor->Temperatura = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1);
0x0FC0	0x1DB1    ADDS	R1, R6, #6
0x0FC2	0x9102    STR	R1, [SP, #8]
0x0FC4	0x2001    MOVS	R0, #1
0x0FC6	0xF7FFFDEB  BL	_Soft_I2C_Read+0
0x0FCA	0x0201    LSLS	R1, R0, #8
0x0FCC	0xF8AD1004  STRH	R1, [SP, #4]
0x0FD0	0x2001    MOVS	R0, #1
0x0FD2	0xF7FFFDE5  BL	_Soft_I2C_Read+0
0x0FD6	0xF8BD1004  LDRH	R1, [SP, #4]
0x0FDA	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0FDE	0x9902    LDR	R1, [SP, #8]
0x0FE0	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 72 :: 		Sensor->Gyro.X = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1);
0x0FE2	0xF2060108  ADDW	R1, R6, #8
0x0FE6	0x9102    STR	R1, [SP, #8]
0x0FE8	0x2001    MOVS	R0, #1
0x0FEA	0xF7FFFDD9  BL	_Soft_I2C_Read+0
0x0FEE	0x0201    LSLS	R1, R0, #8
0x0FF0	0xF8AD1004  STRH	R1, [SP, #4]
0x0FF4	0x2001    MOVS	R0, #1
0x0FF6	0xF7FFFDD3  BL	_Soft_I2C_Read+0
0x0FFA	0xF8BD1004  LDRH	R1, [SP, #4]
0x0FFE	0xEA410200  ORR	R2, R1, R0, LSL #0
0x1002	0x9902    LDR	R1, [SP, #8]
0x1004	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 73 :: 		gyrox= Sensor->Gyro.X;
0x1006	0xF2060108  ADDW	R1, R6, #8
;mpu6050_i2c1.c, 75 :: 		Sensor->Gyro.Y = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(1);
0x100A	0x1C89    ADDS	R1, R1, #2
0x100C	0x9102    STR	R1, [SP, #8]
0x100E	0x2001    MOVS	R0, #1
0x1010	0xF7FFFDC6  BL	_Soft_I2C_Read+0
0x1014	0x0201    LSLS	R1, R0, #8
0x1016	0xF8AD1004  STRH	R1, [SP, #4]
0x101A	0x2001    MOVS	R0, #1
0x101C	0xF7FFFDC0  BL	_Soft_I2C_Read+0
0x1020	0xF8BD1004  LDRH	R1, [SP, #4]
0x1024	0xEA410200  ORR	R2, R1, R0, LSL #0
0x1028	0x9902    LDR	R1, [SP, #8]
0x102A	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 76 :: 		gyroy= Sensor->Gyro.Y;
0x102C	0xF2060108  ADDW	R1, R6, #8
;mpu6050_i2c1.c, 78 :: 		Sensor->Gyro.Z = ( MPU6050_I2C_Rd(1) << 8 ) | MPU6050_I2C_Rd(0);
0x1030	0x1D09    ADDS	R1, R1, #4
0x1032	0x9102    STR	R1, [SP, #8]
0x1034	0x2001    MOVS	R0, #1
0x1036	0xF7FFFDB3  BL	_Soft_I2C_Read+0
0x103A	0x0201    LSLS	R1, R0, #8
0x103C	0xF8AD1004  STRH	R1, [SP, #4]
0x1040	0x2000    MOVS	R0, #0
0x1042	0xF7FFFDAD  BL	_Soft_I2C_Read+0
0x1046	0xF8BD1004  LDRH	R1, [SP, #4]
0x104A	0xEA410200  ORR	R2, R1, R0, LSL #0
0x104E	0x9902    LDR	R1, [SP, #8]
0x1050	0x800A    STRH	R2, [R1, #0]
;mpu6050_i2c1.c, 86 :: 		if (i == 1) {
0x1052	0x491A    LDR	R1, [PC, #104]
0x1054	0xF9B11000  LDRSH	R1, [R1, #0]
0x1058	0x2901    CMP	R1, #1
0x105A	0xD105    BNE	L_MPU6050_Read2
;mpu6050_i2c1.c, 90 :: 		i=i+1;
0x105C	0x4A17    LDR	R2, [PC, #92]
0x105E	0xF9B21000  LDRSH	R1, [R2, #0]
0x1062	0x1C49    ADDS	R1, R1, #1
0x1064	0x8011    STRH	R1, [R2, #0]
;mpu6050_i2c1.c, 91 :: 		}
0x1066	0xE004    B	L_MPU6050_Read3
L_MPU6050_Read2:
;mpu6050_i2c1.c, 97 :: 		i=i+1;
0x1068	0x4A14    LDR	R2, [PC, #80]
0x106A	0xF9B21000  LDRSH	R1, [R2, #0]
0x106E	0x1C49    ADDS	R1, R1, #1
0x1070	0x8011    STRH	R1, [R2, #0]
;mpu6050_i2c1.c, 98 :: 		}
L_MPU6050_Read3:
;mpu6050_i2c1.c, 103 :: 		MPU6050_I2C_Stop();
0x1072	0xF7FFFE0F  BL	_Soft_I2C_Stop+0
;mpu6050_i2c1.c, 105 :: 		Sensor->Temperatura += 12421;
0x1076	0x1DB3    ADDS	R3, R6, #6
0x1078	0xF9B32000  LDRSH	R2, [R3, #0]
0x107C	0xF2430185  MOVW	R1, #12421
0x1080	0xB209    SXTH	R1, R1
0x1082	0x1851    ADDS	R1, R2, R1
0x1084	0x8019    STRH	R1, [R3, #0]
;mpu6050_i2c1.c, 106 :: 		Sensor->Temperatura /= 340;
0x1086	0x1DB3    ADDS	R3, R6, #6
; Sensor end address is: 24 (R6)
0x1088	0xF9B32000  LDRSH	R2, [R3, #0]
0x108C	0xF2401154  MOVW	R1, #340
0x1090	0xB209    SXTH	R1, R1
0x1092	0xFB92F1F1  SDIV	R1, R2, R1
0x1096	0x8019    STRH	R1, [R3, #0]
;mpu6050_i2c1.c, 108 :: 		}
L_end_MPU6050_Read:
0x1098	0xF8DDE000  LDR	LR, [SP, #0]
0x109C	0xB003    ADD	SP, SP, #12
0x109E	0x4770    BX	LR
0x10A0	0x00522000  	MPU6050_Read_accelx_L0+0
0x10A4	0x005C2000  	MPU6050_Read_accely_L0+0
0x10A8	0x005E2000  	MPU6050_Read_accelz_L0+0
0x10AC	0x2EE44265  	#1113927396
0x10B0	0x00602000  	MPU6050_Read_arx_L0+0
0x10B4	0x00642000  	MPU6050_Read_ary_L0+0
0x10B8	0x00682000  	MPU6050_Read_arz_L0+0
0x10BC	0x002C2000  	MPU6050_Read_i_L0+0
; end of _MPU6050_Read
_Soft_I2C_Read:
;__Lib_SoftI2C.c, 71 :: 		
; ack start address is: 0 (R0)
0x0BA0	0xB081    SUB	SP, SP, #4
0x0BA2	0xF8CDE000  STR	LR, [SP, #0]
; ack end address is: 0 (R0)
; ack start address is: 0 (R0)
;__Lib_SoftI2C.c, 72 :: 		
; result start address is: 16 (R4)
0x0BA6	0xF2400400  MOVW	R4, #0
; temp start address is: 12 (R3)
0x0BAA	0xF2400380  MOVW	R3, #128
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 74 :: 		
L_Soft_I2C_Read3:
; temp start address is: 12 (R3)
; result start address is: 16 (R4)
; ack start address is: 0 (R0)
0x0BAE	0x2B00    CMP	R3, #0
0x0BB0	0xD02D    BEQ	L_Soft_I2C_Read4
;__Lib_SoftI2C.c, 75 :: 		
0x0BB2	0xF7FFFC09  BL	_Delay_1us+0
0x0BB6	0xF7FFFC07  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 77 :: 		
0x0BBA	0x2201    MOVS	R2, #1
0x0BBC	0xB252    SXTB	R2, R2
0x0BBE	0x4930    LDR	R1, [PC, #192]
0x0BC0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 79 :: 		
0x0BC2	0xF7FFFC01  BL	_Delay_1us+0
0x0BC6	0xF7FFFBFF  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 81 :: 		
0x0BCA	0x2201    MOVS	R2, #1
0x0BCC	0xB252    SXTB	R2, R2
0x0BCE	0x492D    LDR	R1, [PC, #180]
0x0BD0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 83 :: 		
0x0BD2	0x2200    MOVS	R2, #0
0x0BD4	0xB252    SXTB	R2, R2
0x0BD6	0x492C    LDR	R1, [PC, #176]
0x0BD8	0x600A    STR	R2, [R1, #0]
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 84 :: 		
L_Soft_I2C_Read5:
; ack start address is: 0 (R0)
; result start address is: 16 (R4)
; temp start address is: 12 (R3)
0x0BDA	0x4A2C    LDR	R2, [PC, #176]
0x0BDC	0x6811    LDR	R1, [R2, #0]
0x0BDE	0xB929    CBNZ	R1, L_Soft_I2C_Read6
;__Lib_SoftI2C.c, 85 :: 		
0x0BE0	0x4A29    LDR	R2, [PC, #164]
0x0BE2	0x6811    LDR	R1, [R2, #0]
0x0BE4	0x2900    CMP	R1, #0
0x0BE6	0xD000    BEQ	L_Soft_I2C_Read7
;__Lib_SoftI2C.c, 86 :: 		
0x0BE8	0xE000    B	L_Soft_I2C_Read6
L_Soft_I2C_Read7:
0x0BEA	0xE7F6    B	L_Soft_I2C_Read5
L_Soft_I2C_Read6:
;__Lib_SoftI2C.c, 88 :: 		
0x0BEC	0x4A28    LDR	R2, [PC, #160]
0x0BEE	0x6811    LDR	R1, [R2, #0]
0x0BF0	0xB111    CBZ	R1, L__Soft_I2C_Read27
;__Lib_SoftI2C.c, 89 :: 		
0x0BF2	0x431C    ORRS	R4, R3
0x0BF4	0xB2A4    UXTH	R4, R4
; result end address is: 16 (R4)
0x0BF6	0xE7FF    B	L_Soft_I2C_Read8
L__Soft_I2C_Read27:
;__Lib_SoftI2C.c, 88 :: 		
;__Lib_SoftI2C.c, 89 :: 		
L_Soft_I2C_Read8:
;__Lib_SoftI2C.c, 91 :: 		
; result start address is: 16 (R4)
0x0BF8	0xF7FFFBE6  BL	_Delay_1us+0
0x0BFC	0xF7FFFBE4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 93 :: 		
0x0C00	0x2200    MOVS	R2, #0
0x0C02	0xB252    SXTB	R2, R2
0x0C04	0x491F    LDR	R1, [PC, #124]
0x0C06	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 95 :: 		
0x0C08	0x085B    LSRS	R3, R3, #1
0x0C0A	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 96 :: 		
; temp end address is: 12 (R3)
0x0C0C	0xE7CF    B	L_Soft_I2C_Read3
L_Soft_I2C_Read4:
;__Lib_SoftI2C.c, 98 :: 		
0x0C0E	0x2201    MOVS	R2, #1
0x0C10	0xB252    SXTB	R2, R2
0x0C12	0x491B    LDR	R1, [PC, #108]
0x0C14	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 100 :: 		
0x0C16	0xF7FFFBD7  BL	_Delay_1us+0
0x0C1A	0xF7FFFBD5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 102 :: 		
0x0C1E	0xB118    CBZ	R0, L_Soft_I2C_Read9
; ack end address is: 0 (R0)
;__Lib_SoftI2C.c, 103 :: 		
0x0C20	0x2200    MOVS	R2, #0
0x0C22	0xB252    SXTB	R2, R2
0x0C24	0x4916    LDR	R1, [PC, #88]
0x0C26	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 104 :: 		
L_Soft_I2C_Read9:
;__Lib_SoftI2C.c, 106 :: 		
0x0C28	0xF7FFFBCE  BL	_Delay_1us+0
0x0C2C	0xF7FFFBCC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 108 :: 		
0x0C30	0x2201    MOVS	R2, #1
0x0C32	0xB252    SXTB	R2, R2
0x0C34	0x4913    LDR	R1, [PC, #76]
0x0C36	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 110 :: 		
0x0C38	0x2200    MOVS	R2, #0
0x0C3A	0xB252    SXTB	R2, R2
0x0C3C	0x4912    LDR	R1, [PC, #72]
0x0C3E	0x600A    STR	R2, [R1, #0]
; result end address is: 16 (R4)
0x0C40	0xB2A0    UXTH	R0, R4
;__Lib_SoftI2C.c, 111 :: 		
L_Soft_I2C_Read10:
; result start address is: 0 (R0)
0x0C42	0x4A12    LDR	R2, [PC, #72]
0x0C44	0x6811    LDR	R1, [R2, #0]
0x0C46	0xB929    CBNZ	R1, L_Soft_I2C_Read11
;__Lib_SoftI2C.c, 112 :: 		
0x0C48	0x4A0F    LDR	R2, [PC, #60]
0x0C4A	0x6811    LDR	R1, [R2, #0]
0x0C4C	0x2900    CMP	R1, #0
0x0C4E	0xD000    BEQ	L_Soft_I2C_Read12
;__Lib_SoftI2C.c, 113 :: 		
0x0C50	0xE000    B	L_Soft_I2C_Read11
L_Soft_I2C_Read12:
0x0C52	0xE7F6    B	L_Soft_I2C_Read10
L_Soft_I2C_Read11:
;__Lib_SoftI2C.c, 115 :: 		
0x0C54	0xF7FFFBB8  BL	_Delay_1us+0
0x0C58	0xF7FFFBB6  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 118 :: 		
0x0C5C	0x2200    MOVS	R2, #0
0x0C5E	0xB252    SXTB	R2, R2
0x0C60	0x4908    LDR	R1, [PC, #32]
0x0C62	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 120 :: 		
0x0C64	0xF7FFFBB0  BL	_Delay_1us+0
0x0C68	0xF7FFFBAE  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 122 :: 		
0x0C6C	0x2200    MOVS	R2, #0
0x0C6E	0xB252    SXTB	R2, R2
0x0C70	0x4903    LDR	R1, [PC, #12]
0x0C72	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 124 :: 		
0x0C74	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 125 :: 		
L_end_Soft_I2C_Read:
0x0C76	0xF8DDE000  LDR	LR, [SP, #0]
0x0C7A	0xB001    ADD	SP, SP, #4
0x0C7C	0x4770    BX	LR
0x0C7E	0xBF00    NOP
0x0C80	0x82904241  	Soft_I2C_Sda_Output+0
0x0C84	0x828C4241  	Soft_I2C_Scl_Output+0
0x0C88	0x0A002200  	__Lib_SoftI2C___StopWaiting+0
0x0C8C	0x820C4241  	Soft_I2C_Scl_Input+0
0x0C90	0x82104241  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Read
_pow:
;__Lib_CMath.c, 397 :: 		
0x0754	0xB082    SUB	SP, SP, #8
0x0756	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x075A	0xEEF02A40  VMOV.F32	S5, S0
0x075E	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x0762	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x0764	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x0768	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x076C	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x076E	0xEEB70A00  VMOV.F32	S0, #1
0x0772	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x0774	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x0778	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x077C	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x077E	0xF04F0200  MOV	R2, #0
0x0782	0xEE002A10  VMOV	S0, R2
0x0786	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x0788	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x078C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0790	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x0792	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x0796	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x079A	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x079C	0xEE002A10  VMOV	S0, R2
0x07A0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x07A4	0xEEB40AC2  VCMPE.F32	S0, S4
0x07A8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x07AC	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x07AE	0xF04F0200  MOV	R2, #0
0x07B2	0xEE002A10  VMOV	S0, R2
0x07B6	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x07B8	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x07BC	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x07BE	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x07C2	0xB2C5    UXTB	R5, R0
0x07C4	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x07C8	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x07CA	0xF88D0004  STRB	R0, [SP, #4]
0x07CE	0xEEB00A62  VMOV.F32	S0, S5
0x07D2	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x07D6	0xF7FFFE03  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x07DA	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x07DE	0xF7FFFD79  BL	_exp+0
; x start address is: 4 (S1)
0x07E2	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x07E6	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x07E8	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x07EC	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x07EE	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x07F2	0xF8DDE000  LDR	LR, [SP, #0]
0x07F6	0xB002    ADD	SP, SP, #8
0x07F8	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x03E0	0xB082    SUB	SP, SP, #8
0x03E2	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x03E6	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x03EA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x03EE	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x03F0	0xF04F0100  MOV	R1, #0
0x03F4	0xEE001A10  VMOV	S0, R1
0x03F8	0xE023    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x03FA	0xA901    ADD	R1, SP, #4
0x03FC	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x03FE	0xF7FFFF53  BL	_frexp+0
0x0402	0xEEF00A00  VMOV.F32	S1, #2
0x0406	0xEE600A20  VMUL.F32	S1, S0, S1
0x040A	0xEEB70A00  VMOV.F32	S0, #1
0x040E	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x0412	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0416	0x1E49    SUBS	R1, R1, #1
0x0418	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x041C	0xF2400108  MOVW	R1, #8
0x0420	0xB209    SXTH	R1, R1
0x0422	0x480A    LDR	R0, [PC, #40]
0x0424	0xF7FFFF20  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x0428	0xF9BD1004  LDRSH	R1, [SP, #4]
0x042C	0xEE011A10  VMOV	S2, R1
0x0430	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x0434	0x4906    LDR	R1, [PC, #24]
0x0436	0xEE001A90  VMOV	S1, R1
0x043A	0xEE600A81  VMUL.F32	S1, S1, S2
0x043E	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x0442	0xF8DDE000  LDR	LR, [SP, #0]
0x0446	0xB002    ADD	SP, SP, #8
0x0448	0x4770    BX	LR
0x044A	0xBF00    NOP
0x044C	0x15800000  	log_coeff_L0+0
0x0450	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x02A8	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x02AA	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x02AE	0xF8BD1006  LDRH	R1, [SP, #6]
0x02B2	0xF3C111C7  UBFX	R1, R1, #7, #8
0x02B6	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x02B8	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x02BA	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x02BC	0x227E    MOVS	R2, #126
0x02BE	0xF8BD1006  LDRH	R1, [SP, #6]
0x02C2	0xF36211CE  BFI	R1, R2, #7, #8
0x02C6	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x02CA	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x02CE	0xB002    ADD	SP, SP, #8
0x02D0	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x0268	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x026A	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x026E	0x008A    LSLS	R2, R1, #2
0x0270	0x1882    ADDS	R2, R0, R2
0x0272	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x0276	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x027A	0xEEB00A41  VMOV.F32	S0, S2
0x027E	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x0282	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x0284	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x0288	0x1E4A    SUBS	R2, R1, #1
0x028A	0xB212    SXTH	R2, R2
0x028C	0xB211    SXTH	R1, R2
0x028E	0x0092    LSLS	R2, R2, #2
0x0290	0x1882    ADDS	R2, R0, R2
0x0292	0xED120A00  VLDR.32	S0, [R2, #0]
0x0296	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x029A	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x029E	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x02A2	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x02A4	0xB001    ADD	SP, SP, #4
0x02A6	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x02D4	0xB081    SUB	SP, SP, #4
0x02D6	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x02DA	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x02DE	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x02E2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x02E6	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x02E8	0xEEB70A00  VMOV.F32	S0, #1
0x02EC	0xE05D    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x02EE	0x4931    LDR	R1, [PC, #196]
0x02F0	0xEE001A10  VMOV	S0, R1
0x02F4	0xEEF41AC0  VCMPE.F32	S3, S0
0x02F8	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x02FC	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x02FE	0x492E    LDR	R1, [PC, #184]
0x0300	0xEE001A10  VMOV	S0, R1
0x0304	0xE051    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x0306	0x492D    LDR	R1, [PC, #180]
0x0308	0xEE001A10  VMOV	S0, R1
0x030C	0xEEF41AC0  VCMPE.F32	S3, S0
0x0310	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0314	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x0316	0xF04F0100  MOV	R1, #0
0x031A	0xEE001A10  VMOV	S0, R1
0x031E	0xE044    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x0320	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x0324	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0328	0xF2400100  MOVW	R1, #0
0x032C	0xDA00    BGE	L__exp99
0x032E	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x0330	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x0332	0xB2C9    UXTB	R1, R1
0x0334	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x0336	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x033A	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x033C	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x0340	0x491F    LDR	R1, [PC, #124]
0x0342	0xEE001A10  VMOV	S0, R1
0x0346	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x034A	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x034E	0xF7FFFF4B  BL	_floor+0
0x0352	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0356	0xEE101A10  VMOV	R1, S0
0x035A	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x035C	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x035E	0xEE001A10  VMOV	S0, R1
0x0362	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0366	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x036A	0xF2400109  MOVW	R1, #9
0x036E	0xB209    SXTH	R1, R1
0x0370	0x4814    LDR	R0, [PC, #80]
0x0372	0xF7FFFF79  BL	__Lib_CMath_eval_poly+0
0x0376	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x0378	0xF7FFFF06  BL	_ldexp+0
; x start address is: 4 (S1)
0x037C	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x0380	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x0382	0x490D    LDR	R1, [PC, #52]
0x0384	0xEE001A10  VMOV	S0, R1
0x0388	0xEEF40AC0  VCMPE.F32	S1, S0
0x038C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0390	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x0392	0xF04F0100  MOV	R1, #0
0x0396	0xEE001A10  VMOV	S0, R1
0x039A	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x039C	0xEEB70A00  VMOV.F32	S0, #1
0x03A0	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x03A4	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x03A6	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x03AA	0xF8DDE000  LDR	LR, [SP, #0]
0x03AE	0xB001    ADD	SP, SP, #4
0x03B0	0x4770    BX	LR
0x03B2	0xBF00    NOP
0x03B4	0xD4FE42B2  	#1119016190
0x03B8	0xFFFF7F7F  	#2139095039
0x03BC	0xAC50C2AE  	#-1028740016
0x03C0	0xAA3B3FB8  	#1069066811
0x03C4	0x15580000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x01E8	0xB082    SUB	SP, SP, #8
0x01EA	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x01EE	0xA901    ADD	R1, SP, #4
0x01F0	0x6809    LDR	R1, [R1, #0]
0x01F2	0x0DC9    LSRS	R1, R1, #23
0x01F4	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x01F8	0xB209    SXTH	R1, R1
0x01FA	0x397F    SUBS	R1, #127
0x01FC	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x01FE	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x0200	0x2900    CMP	R1, #0
0x0202	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x0204	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0208	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x020C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0210	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x0212	0xEEBF0A00  VMOV.F32	S0, #-1
0x0216	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x0218	0xF04F0100  MOV	R1, #0
0x021C	0xEE001A10  VMOV	S0, R1
0x0220	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x0222	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x0224	0x2918    CMP	R1, #24
0x0226	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x0228	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x022C	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x022E	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0232	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0236	0xEE101A10  VMOV	R1, S0
0x023A	0xEE001A90  VMOV	S1, R1
0x023E	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x0242	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x0246	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x024A	0xEEF40AC0  VCMPE.F32	S1, S0
0x024E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0252	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x0254	0xEEB70A00  VMOV.F32	S0, #1
0x0258	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x025C	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x025E	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x0262	0xB002    ADD	SP, SP, #8
0x0264	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x0188	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x018A	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x018E	0xF8BD1006  LDRH	R1, [SP, #6]
0x0192	0xF3C111C7  UBFX	R1, R1, #7, #8
0x0196	0x1841    ADDS	R1, R0, R1
0x0198	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x019A	0xB209    SXTH	R1, R1
0x019C	0x2900    CMP	R1, #0
0x019E	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x01A0	0xF04F0100  MOV	R1, #0
0x01A4	0xEE001A10  VMOV	S0, R1
0x01A8	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x01AA	0xF1B00FFF  CMP	R0, #255
0x01AE	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x01B0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x01B4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x01B8	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x01BA	0xF46F0100  MVN	R1, #8388608
0x01BE	0xEE001A10  VMOV	S0, R1
0x01C2	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x01C4	0x4907    LDR	R1, [PC, #28]
0x01C6	0xEE001A10  VMOV	S0, R1
0x01CA	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x01CC	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x01CE	0xF8BD1006  LDRH	R1, [SP, #6]
0x01D2	0xF36211CE  BFI	R1, R2, #7, #8
0x01D6	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x01DA	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x01DE	0xB002    ADD	SP, SP, #8
0x01E0	0x4770    BX	LR
0x01E2	0xBF00    NOP
0x01E4	0xFFFF7F7F  	#2139095039
; end of _ldexp
_sqrt:
;__Lib_CMath.c, 152 :: 		
0x07FC	0xB082    SUB	SP, SP, #8
0x07FE	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x0802	0xEEF00A40  VMOV.F32	S1, S0
; x end address is: 0 (S0)
; x start address is: 4 (S1)
;__Lib_CMath.c, 157 :: 		
0x0806	0xEEF50AC0  VCMPE.F32	S1, #0.0
0x080A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x080E	0xDC04    BGT	L_sqrt27
; x end address is: 4 (S1)
;__Lib_CMath.c, 158 :: 		
0x0810	0xF04F0100  MOV	R1, #0
0x0814	0xEE001A10  VMOV	S0, R1
0x0818	0xE051    B	L_end_sqrt
L_sqrt27:
;__Lib_CMath.c, 159 :: 		
; og start address is: 8 (S2)
; x start address is: 4 (S1)
0x081A	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 160 :: 		
0x081E	0xEEB70A00  VMOV.F32	S0, #1
0x0822	0xEEF40AC0  VCMPE.F32	S1, S0
0x0826	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x082A	0xDA06    BGE	L__sqrt70
;__Lib_CMath.c, 161 :: 		
0x082C	0xEEB70A00  VMOV.F32	S0, #1
0x0830	0xEE801A01  VDIV.F32	S2, S0, S2
; og end address is: 8 (S2)
0x0834	0xEEB00A41  VMOV.F32	S0, S2
0x0838	0xE001    B	L_sqrt28
L__sqrt70:
;__Lib_CMath.c, 160 :: 		
0x083A	0xEEB00A41  VMOV.F32	S0, S2
;__Lib_CMath.c, 161 :: 		
L_sqrt28:
;__Lib_CMath.c, 162 :: 		
; og start address is: 0 (S0)
0x083E	0xA901    ADD	R1, SP, #4
0x0840	0x4608    MOV	R0, R1
; og end address is: 0 (S0)
0x0842	0xF7FFFD31  BL	_frexp+0
;__Lib_CMath.c, 163 :: 		
0x0846	0xF9BD2004  LDRSH	R2, [SP, #4]
0x084A	0x2102    MOVS	R1, #2
0x084C	0xB209    SXTH	R1, R1
0x084E	0xFB92F1F1  SDIV	R1, R2, R1
0x0852	0xB208    SXTH	R0, R1
0x0854	0xF7FFFC98  BL	_ldexp+0
; og start address is: 8 (S2)
0x0858	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_CMath.c, 164 :: 		
0x085C	0xEEB70A00  VMOV.F32	S0, #1
0x0860	0xEEF40AC0  VCMPE.F32	S1, S0
0x0864	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0868	0xDA08    BGE	L__sqrt71
;__Lib_CMath.c, 165 :: 		
0x086A	0xEEB70A00  VMOV.F32	S0, #1
0x086E	0xEE800A01  VDIV.F32	S0, S0, S2
0x0872	0xEEB01A40  VMOV.F32	S2, S0
; og end address is: 8 (S2)
0x0876	0xEEF01A41  VMOV.F32	S3, S2
0x087A	0xE001    B	L_sqrt29
L__sqrt71:
;__Lib_CMath.c, 164 :: 		
0x087C	0xEEF01A41  VMOV.F32	S3, S2
;__Lib_CMath.c, 165 :: 		
L_sqrt29:
;__Lib_CMath.c, 166 :: 		
; og start address is: 12 (S3)
; niter start address is: 0 (R0)
0x0880	0x2014    MOVS	R0, #20
; x end address is: 4 (S1)
; og end address is: 12 (S3)
; niter end address is: 0 (R0)
0x0882	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 167 :: 		
0x0886	0xE7FF    B	L_sqrt30
L__sqrt72:
;__Lib_CMath.c, 172 :: 		
;__Lib_CMath.c, 167 :: 		
L_sqrt30:
;__Lib_CMath.c, 168 :: 		
; niter start address is: 0 (R0)
; og start address is: 12 (S3)
; x start address is: 8 (S2)
0x0888	0xEE810A21  VDIV.F32	S0, S2, S3
0x088C	0xEE700A21  VADD.F32	S1, S0, S3
0x0890	0xEEB00A00  VMOV.F32	S0, #2
0x0894	0xEE800A80  VDIV.F32	S0, S1, S0
; ng start address is: 4 (S1)
0x0898	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 169 :: 		
0x089C	0xEEB40AE1  VCMPE.F32	S0, S3
0x08A0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x08A4	0xD102    BNE	L_sqrt33
; x end address is: 8 (S2)
; ng end address is: 4 (S1)
; niter end address is: 0 (R0)
;__Lib_CMath.c, 170 :: 		
0x08A6	0xEEB00A61  VMOV.F32	S0, S3
; og end address is: 12 (S3)
0x08AA	0xE008    B	L_sqrt31
L_sqrt33:
;__Lib_CMath.c, 171 :: 		
; niter start address is: 0 (R0)
; og start address is: 12 (S3)
; ng start address is: 4 (S1)
; x start address is: 8 (S2)
0x08AC	0xEEF01A60  VMOV.F32	S3, S1
; ng end address is: 4 (S1)
;__Lib_CMath.c, 172 :: 		
0x08B0	0x1E41    SUBS	R1, R0, #1
0x08B2	0xB289    UXTH	R1, R1
0x08B4	0xB288    UXTH	R0, R1
0x08B6	0x2900    CMP	R1, #0
0x08B8	0xD1E6    BNE	L__sqrt72
; x end address is: 8 (S2)
; og end address is: 12 (S3)
; niter end address is: 0 (R0)
0x08BA	0xEEB00A61  VMOV.F32	S0, S3
L_sqrt31:
;__Lib_CMath.c, 174 :: 		
; og start address is: 0 (S0)
; og end address is: 0 (S0)
;__Lib_CMath.c, 175 :: 		
L_end_sqrt:
0x08BE	0xF8DDE000  LDR	LR, [SP, #0]
0x08C2	0xB002    ADD	SP, SP, #8
0x08C4	0x4770    BX	LR
; end of _sqrt
_atan:
;__Lib_CMath.c, 179 :: 		
0x08C8	0xB081    SUB	SP, SP, #4
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
; f start address is: 0 (S0)
0x08CE	0xEEF01A40  VMOV.F32	S3, S0
; f end address is: 0 (S0)
; f start address is: 12 (S3)
;__Lib_CMath.c, 199 :: 		
0x08D2	0xEEB00A61  VMOV.F32	S0, S3
0x08D6	0xF7FFFDBD  BL	_fabs+0
; val start address is: 20 (S5)
0x08DA	0xEEF02A40  VMOV.F32	S5, S0
0x08DE	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x08E2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x08E6	0xD104    BNE	L_atan34
; f end address is: 12 (S3)
; val end address is: 20 (S5)
;__Lib_CMath.c, 200 :: 		
0x08E8	0xF04F0100  MOV	R1, #0
0x08EC	0xEE001A10  VMOV	S0, R1
0x08F0	0xE036    B	L_end_atan
L_atan34:
;__Lib_CMath.c, 201 :: 		
; val start address is: 20 (S5)
; f start address is: 12 (S3)
0x08F2	0xEEB70A00  VMOV.F32	S0, #1
0x08F6	0xEEF42AC0  VCMPE.F32	S5, S0
0x08FA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x08FE	0xF2400100  MOVW	R1, #0
0x0902	0xDD00    BLE	L__atan90
0x0904	0x2101    MOVS	R1, #1
L__atan90:
; recip start address is: 12 (R3)
0x0906	0xB2CB    UXTB	R3, R1
0x0908	0xB2C9    UXTB	R1, R1
0x090A	0xB121    CBZ	R1, L__atan73
;__Lib_CMath.c, 202 :: 		
0x090C	0xEEB70A00  VMOV.F32	S0, #1
0x0910	0xEEC02A22  VDIV.F32	S5, S0, S5
; val end address is: 20 (S5)
0x0914	0xE7FF    B	L_atan35
L__atan73:
;__Lib_CMath.c, 201 :: 		
;__Lib_CMath.c, 202 :: 		
L_atan35:
;__Lib_CMath.c, 203 :: 		
; val start address is: 20 (S5)
0x0916	0xEE220AA2  VMUL.F32	S0, S5, S5
; val_squared start address is: 16 (S4)
0x091A	0xEEB02A40  VMOV.F32	S4, S0
;__Lib_CMath.c, 204 :: 		
0x091E	0x2105    MOVS	R1, #5
0x0920	0xB209    SXTH	R1, R1
0x0922	0x4811    LDR	R0, [PC, #68]
0x0924	0xF7FFFCA0  BL	__Lib_CMath_eval_poly+0
0x0928	0xEE622A80  VMUL.F32	S5, S5, S0
;__Lib_CMath.c, 205 :: 		
0x092C	0x2104    MOVS	R1, #4
0x092E	0xB209    SXTH	R1, R1
0x0930	0x480E    LDR	R0, [PC, #56]
0x0932	0xEEB00A42  VMOV.F32	S0, S4
; val_squared end address is: 16 (S4)
0x0936	0xF7FFFC97  BL	__Lib_CMath_eval_poly+0
0x093A	0xEEC20A80  VDIV.F32	S1, S5, S0
; val end address is: 20 (S5)
; val start address is: 4 (S1)
;__Lib_CMath.c, 206 :: 		
0x093E	0xB12B    CBZ	R3, L__atan74
; recip end address is: 12 (R3)
;__Lib_CMath.c, 207 :: 		
0x0940	0x490B    LDR	R1, [PC, #44]
0x0942	0xEE001A10  VMOV	S0, R1
0x0946	0xEE700A60  VSUB.F32	S1, S0, S1
; val end address is: 4 (S1)
0x094A	0xE7FF    B	L_atan36
L__atan74:
;__Lib_CMath.c, 206 :: 		
;__Lib_CMath.c, 207 :: 		
L_atan36:
;__Lib_CMath.c, 208 :: 		
; val start address is: 4 (S1)
0x094C	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x0950	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0954	0xDA02    BGE	L_atan37
; f end address is: 12 (S3)
0x0956	0xEEB10A60  VNEG.F32	S0, S1
; val end address is: 4 (S1)
; ?FLOC___atan?T93 start address is: 0 (S0)
; ?FLOC___atan?T93 end address is: 0 (S0)
0x095A	0xE001    B	L_atan38
L_atan37:
; ?FLOC___atan?T93 start address is: 0 (S0)
; val start address is: 4 (S1)
0x095C	0xEEB00A60  VMOV.F32	S0, S1
; val end address is: 4 (S1)
; ?FLOC___atan?T93 end address is: 0 (S0)
L_atan38:
; ?FLOC___atan?T93 start address is: 0 (S0)
;__Lib_CMath.c, 210 :: 		
; ?FLOC___atan?T93 end address is: 0 (S0)
;__Lib_CMath.c, 211 :: 		
L_end_atan:
0x0960	0xF8DDE000  LDR	LR, [SP, #0]
0x0964	0xB001    ADD	SP, SP, #4
0x0966	0x4770    BX	LR
0x0968	0x15A40000  	atan_coeff_a_L0+0
0x096C	0x15BC0000  	atan_coeff_b_L0+0
0x0970	0x0FDB3FC9  	#1070141403
; end of _atan
_fabs:
;__Lib_CMath.c, 31 :: 		
0x0454	0xB081    SUB	SP, SP, #4
; d start address is: 0 (S0)
0x0456	0xEEF00A40  VMOV.F32	S1, S0
; d end address is: 0 (S0)
; d start address is: 4 (S1)
;__Lib_CMath.c, 32 :: 		
0x045A	0xEEF50AC0  VCMPE.F32	S1, #0.0
0x045E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0462	0xDA02    BGE	L_fabs0
;__Lib_CMath.c, 33 :: 		
0x0464	0xEEB10A60  VNEG.F32	S0, S1
; d end address is: 4 (S1)
0x0468	0xE001    B	L_end_fabs
L_fabs0:
;__Lib_CMath.c, 34 :: 		
; d start address is: 4 (S1)
0x046A	0xEEB00A60  VMOV.F32	S0, S1
; d end address is: 4 (S1)
;__Lib_CMath.c, 35 :: 		
L_end_fabs:
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
; end of _fabs
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 461 :: 		
0x1180	0xB082    SUB	SP, SP, #8
0x1182	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 464 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1186	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 465 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1188	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 466 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x118A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 467 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x118C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x118E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 470 :: 		
0x1190	0x2803    CMP	R0, #3
0x1192	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC232
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 471 :: 		
0x1196	0x4893    LDR	R0, [PC, #588]
0x1198	0x4281    CMP	R1, R0
0x119A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 472 :: 		
0x119C	0x4892    LDR	R0, [PC, #584]
0x119E	0x6800    LDR	R0, [R0, #0]
0x11A0	0xF0400105  ORR	R1, R0, #5
0x11A4	0x4890    LDR	R0, [PC, #576]
0x11A6	0x6001    STR	R1, [R0, #0]
0x11A8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 473 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11AA	0x4890    LDR	R0, [PC, #576]
0x11AC	0x4281    CMP	R1, R0
0x11AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 474 :: 		
0x11B0	0x488D    LDR	R0, [PC, #564]
0x11B2	0x6800    LDR	R0, [R0, #0]
0x11B4	0xF0400104  ORR	R1, R0, #4
0x11B8	0x488B    LDR	R0, [PC, #556]
0x11BA	0x6001    STR	R1, [R0, #0]
0x11BC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11BE	0x488C    LDR	R0, [PC, #560]
0x11C0	0x4281    CMP	R1, R0
0x11C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x11C4	0x4888    LDR	R0, [PC, #544]
0x11C6	0x6800    LDR	R0, [R0, #0]
0x11C8	0xF0400103  ORR	R1, R0, #3
0x11CC	0x4886    LDR	R0, [PC, #536]
0x11CE	0x6001    STR	R1, [R0, #0]
0x11D0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11D2	0xF64E2060  MOVW	R0, #60000
0x11D6	0x4281    CMP	R1, R0
0x11D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x11DA	0x4883    LDR	R0, [PC, #524]
0x11DC	0x6800    LDR	R0, [R0, #0]
0x11DE	0xF0400102  ORR	R1, R0, #2
0x11E2	0x4881    LDR	R0, [PC, #516]
0x11E4	0x6001    STR	R1, [R0, #0]
0x11E6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x11E8	0xF2475030  MOVW	R0, #30000
0x11EC	0x4281    CMP	R1, R0
0x11EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x11F0	0x487D    LDR	R0, [PC, #500]
0x11F2	0x6800    LDR	R0, [R0, #0]
0x11F4	0xF0400101  ORR	R1, R0, #1
0x11F8	0x487B    LDR	R0, [PC, #492]
0x11FA	0x6001    STR	R1, [R0, #0]
0x11FC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 482 :: 		
0x11FE	0x487A    LDR	R0, [PC, #488]
0x1200	0x6801    LDR	R1, [R0, #0]
0x1202	0xF06F0007  MVN	R0, #7
0x1206	0x4001    ANDS	R1, R0
0x1208	0x4877    LDR	R0, [PC, #476]
0x120A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 483 :: 		
0x120C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC243
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x120E	0x2802    CMP	R0, #2
0x1210	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC244
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 485 :: 		
0x1214	0x4877    LDR	R0, [PC, #476]
0x1216	0x4281    CMP	R1, R0
0x1218	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 486 :: 		
0x121A	0x4873    LDR	R0, [PC, #460]
0x121C	0x6800    LDR	R0, [R0, #0]
0x121E	0xF0400106  ORR	R1, R0, #6
0x1222	0x4871    LDR	R0, [PC, #452]
0x1224	0x6001    STR	R1, [R0, #0]
0x1226	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 487 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1228	0x4870    LDR	R0, [PC, #448]
0x122A	0x4281    CMP	R1, R0
0x122C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 488 :: 		
0x122E	0x486E    LDR	R0, [PC, #440]
0x1230	0x6800    LDR	R0, [R0, #0]
0x1232	0xF0400105  ORR	R1, R0, #5
0x1236	0x486C    LDR	R0, [PC, #432]
0x1238	0x6001    STR	R1, [R0, #0]
0x123A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 489 :: 		
; Fosc_kHz start address is: 4 (R1)
0x123C	0x486E    LDR	R0, [PC, #440]
0x123E	0x4281    CMP	R1, R0
0x1240	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x1242	0x4869    LDR	R0, [PC, #420]
0x1244	0x6800    LDR	R0, [R0, #0]
0x1246	0xF0400104  ORR	R1, R0, #4
0x124A	0x4867    LDR	R0, [PC, #412]
0x124C	0x6001    STR	R1, [R0, #0]
0x124E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1250	0x486A    LDR	R0, [PC, #424]
0x1252	0x4281    CMP	R1, R0
0x1254	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x1256	0x4864    LDR	R0, [PC, #400]
0x1258	0x6800    LDR	R0, [R0, #0]
0x125A	0xF0400103  ORR	R1, R0, #3
0x125E	0x4862    LDR	R0, [PC, #392]
0x1260	0x6001    STR	R1, [R0, #0]
0x1262	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1264	0xF64B3080  MOVW	R0, #48000
0x1268	0x4281    CMP	R1, R0
0x126A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x126C	0x485E    LDR	R0, [PC, #376]
0x126E	0x6800    LDR	R0, [R0, #0]
0x1270	0xF0400102  ORR	R1, R0, #2
0x1274	0x485C    LDR	R0, [PC, #368]
0x1276	0x6001    STR	R1, [R0, #0]
0x1278	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x127A	0xF64550C0  MOVW	R0, #24000
0x127E	0x4281    CMP	R1, R0
0x1280	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x1282	0x4859    LDR	R0, [PC, #356]
0x1284	0x6800    LDR	R0, [R0, #0]
0x1286	0xF0400101  ORR	R1, R0, #1
0x128A	0x4857    LDR	R0, [PC, #348]
0x128C	0x6001    STR	R1, [R0, #0]
0x128E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 498 :: 		
0x1290	0x4855    LDR	R0, [PC, #340]
0x1292	0x6801    LDR	R1, [R0, #0]
0x1294	0xF06F0007  MVN	R0, #7
0x1298	0x4001    ANDS	R1, R0
0x129A	0x4853    LDR	R0, [PC, #332]
0x129C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 499 :: 		
0x129E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC257
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x12A0	0x2801    CMP	R0, #1
0x12A2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC258
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 501 :: 		
0x12A6	0x4851    LDR	R0, [PC, #324]
0x12A8	0x4281    CMP	R1, R0
0x12AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 502 :: 		
0x12AC	0x484E    LDR	R0, [PC, #312]
0x12AE	0x6800    LDR	R0, [R0, #0]
0x12B0	0xF0400107  ORR	R1, R0, #7
0x12B4	0x484C    LDR	R0, [PC, #304]
0x12B6	0x6001    STR	R1, [R0, #0]
0x12B8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 503 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12BA	0x4851    LDR	R0, [PC, #324]
0x12BC	0x4281    CMP	R1, R0
0x12BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 504 :: 		
0x12C0	0x4849    LDR	R0, [PC, #292]
0x12C2	0x6800    LDR	R0, [R0, #0]
0x12C4	0xF0400106  ORR	R1, R0, #6
0x12C8	0x4847    LDR	R0, [PC, #284]
0x12CA	0x6001    STR	R1, [R0, #0]
0x12CC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 505 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12CE	0x4848    LDR	R0, [PC, #288]
0x12D0	0x4281    CMP	R1, R0
0x12D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x12D4	0x4844    LDR	R0, [PC, #272]
0x12D6	0x6800    LDR	R0, [R0, #0]
0x12D8	0xF0400105  ORR	R1, R0, #5
0x12DC	0x4842    LDR	R0, [PC, #264]
0x12DE	0x6001    STR	R1, [R0, #0]
0x12E0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12E2	0x4846    LDR	R0, [PC, #280]
0x12E4	0x4281    CMP	R1, R0
0x12E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x12E8	0x483F    LDR	R0, [PC, #252]
0x12EA	0x6800    LDR	R0, [R0, #0]
0x12EC	0xF0400104  ORR	R1, R0, #4
0x12F0	0x483D    LDR	R0, [PC, #244]
0x12F2	0x6001    STR	R1, [R0, #0]
0x12F4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12F6	0xF24D20F0  MOVW	R0, #54000
0x12FA	0x4281    CMP	R1, R0
0x12FC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x12FE	0x483A    LDR	R0, [PC, #232]
0x1300	0x6800    LDR	R0, [R0, #0]
0x1302	0xF0400103  ORR	R1, R0, #3
0x1306	0x4838    LDR	R0, [PC, #224]
0x1308	0x6001    STR	R1, [R0, #0]
0x130A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x130C	0xF64840A0  MOVW	R0, #36000
0x1310	0x4281    CMP	R1, R0
0x1312	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x1314	0x4834    LDR	R0, [PC, #208]
0x1316	0x6800    LDR	R0, [R0, #0]
0x1318	0xF0400102  ORR	R1, R0, #2
0x131C	0x4832    LDR	R0, [PC, #200]
0x131E	0x6001    STR	R1, [R0, #0]
0x1320	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1322	0xF2446050  MOVW	R0, #18000
0x1326	0x4281    CMP	R1, R0
0x1328	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x132A	0x482F    LDR	R0, [PC, #188]
0x132C	0x6800    LDR	R0, [R0, #0]
0x132E	0xF0400101  ORR	R1, R0, #1
0x1332	0x482D    LDR	R0, [PC, #180]
0x1334	0x6001    STR	R1, [R0, #0]
0x1336	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 516 :: 		
0x1338	0x482B    LDR	R0, [PC, #172]
0x133A	0x6801    LDR	R1, [R0, #0]
0x133C	0xF06F0007  MVN	R0, #7
0x1340	0x4001    ANDS	R1, R0
0x1342	0x4829    LDR	R0, [PC, #164]
0x1344	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 517 :: 		
0x1346	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC273
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1348	0x2800    CMP	R0, #0
0x134A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC274
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 519 :: 		
0x134E	0x482D    LDR	R0, [PC, #180]
0x1350	0x4281    CMP	R1, R0
0x1352	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 520 :: 		
0x1354	0x4824    LDR	R0, [PC, #144]
0x1356	0x6800    LDR	R0, [R0, #0]
0x1358	0xF0400107  ORR	R1, R0, #7
0x135C	0x4822    LDR	R0, [PC, #136]
0x135E	0x6001    STR	R1, [R0, #0]
0x1360	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 521 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1362	0x4825    LDR	R0, [PC, #148]
0x1364	0x4281    CMP	R1, R0
0x1366	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 522 :: 		
0x1368	0x481F    LDR	R0, [PC, #124]
0x136A	0x6800    LDR	R0, [R0, #0]
0x136C	0xF0400106  ORR	R1, R0, #6
0x1370	0x481D    LDR	R0, [PC, #116]
0x1372	0x6001    STR	R1, [R0, #0]
0x1374	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 523 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1376	0x4824    LDR	R0, [PC, #144]
0x1378	0x4281    CMP	R1, R0
0x137A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x137C	0x481A    LDR	R0, [PC, #104]
0x137E	0x6800    LDR	R0, [R0, #0]
0x1380	0xF0400105  ORR	R1, R0, #5
0x1384	0x4818    LDR	R0, [PC, #96]
0x1386	0x6001    STR	R1, [R0, #0]
0x1388	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x138A	0xF5B14F7A  CMP	R1, #64000
0x138E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x1390	0x4815    LDR	R0, [PC, #84]
0x1392	0x6800    LDR	R0, [R0, #0]
0x1394	0xF0400104  ORR	R1, R0, #4
0x1398	0x4813    LDR	R0, [PC, #76]
0x139A	0x6001    STR	R1, [R0, #0]
0x139C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x139E	0xF64B3080  MOVW	R0, #48000
0x13A2	0x4281    CMP	R1, R0
0x13A4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x13A6	0x4810    LDR	R0, [PC, #64]
0x13A8	0x6800    LDR	R0, [R0, #0]
0x13AA	0xF0400103  ORR	R1, R0, #3
0x13AE	0x480E    LDR	R0, [PC, #56]
0x13B0	0x6001    STR	R1, [R0, #0]
0x13B2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13B4	0xF5B14FFA  CMP	R1, #32000
0x13B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x13BA	0x480B    LDR	R0, [PC, #44]
0x13BC	0x6800    LDR	R0, [R0, #0]
0x13BE	0xF0400102  ORR	R1, R0, #2
0x13C2	0x4809    LDR	R0, [PC, #36]
0x13C4	0x6001    STR	R1, [R0, #0]
0x13C6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13C8	0xF5B15F7A  CMP	R1, #16000
0x13CC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
0x13CE	0xE01D    B	#58
0x13D0	0x00810000  	#129
0x13D4	0x00100400  	#67108880
0x13D8	0x00000000  	#0
0x13DC	0x00030000  	#3
0x13E0	0x90400002  	#168000
0x13E4	0x49F00002  	#150000
0x13E8	0x3C004002  	FLASH_ACR+0
0x13EC	0xD4C00001  	#120000
0x13F0	0x5F900001  	#90000
0x13F4	0x32800002  	#144000
0x13F8	0x77000001  	#96000
0x13FC	0x19400001  	#72000
0x1400	0xA5E00001  	#108000
0x1404	0xB5800001  	#112000
0x1408	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x140C	0x482D    LDR	R0, [PC, #180]
0x140E	0x6800    LDR	R0, [R0, #0]
0x1410	0xF0400101  ORR	R1, R0, #1
0x1414	0x482B    LDR	R0, [PC, #172]
0x1416	0x6001    STR	R1, [R0, #0]
0x1418	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 534 :: 		
0x141A	0x482A    LDR	R0, [PC, #168]
0x141C	0x6801    LDR	R1, [R0, #0]
0x141E	0xF06F0007  MVN	R0, #7
0x1422	0x4001    ANDS	R1, R0
0x1424	0x4827    LDR	R0, [PC, #156]
0x1426	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 535 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC257:
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 537 :: 		
0x1428	0x2101    MOVS	R1, #1
0x142A	0xB249    SXTB	R1, R1
0x142C	0x4826    LDR	R0, [PC, #152]
0x142E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 538 :: 		
0x1430	0x4826    LDR	R0, [PC, #152]
0x1432	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 540 :: 		
0x1434	0xF7FFFC78  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 542 :: 		
0x1438	0x4825    LDR	R0, [PC, #148]
0x143A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 543 :: 		
0x143C	0x4825    LDR	R0, [PC, #148]
0x143E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x1440	0x4825    LDR	R0, [PC, #148]
0x1442	0xEA020100  AND	R1, R2, R0, LSL #0
0x1446	0x4825    LDR	R0, [PC, #148]
0x1448	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 546 :: 		
0x144A	0xF0020001  AND	R0, R2, #1
0x144E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1450	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 547 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC290:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1452	0x4822    LDR	R0, [PC, #136]
0x1454	0x6800    LDR	R0, [R0, #0]
0x1456	0xF0000002  AND	R0, R0, #2
0x145A	0x2800    CMP	R0, #0
0x145C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC291
;__Lib_System_4XX.c, 548 :: 		
0x145E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 549 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1460	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 546 :: 		
0x1462	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 551 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1464	0xF4023080  AND	R0, R2, #65536
0x1468	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 552 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x146A	0x481C    LDR	R0, [PC, #112]
0x146C	0x6800    LDR	R0, [R0, #0]
0x146E	0xF4003000  AND	R0, R0, #131072
0x1472	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC294
;__Lib_System_4XX.c, 553 :: 		
0x1474	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC293
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
0x1476	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1478	0x460A    MOV	R2, R1
0x147A	0x9901    LDR	R1, [SP, #4]
0x147C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 551 :: 		
0x147E	0x9101    STR	R1, [SP, #4]
0x1480	0x4611    MOV	R1, R2
0x1482	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 554 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
;__Lib_System_4XX.c, 556 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1484	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1488	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
;__Lib_System_4XX.c, 557 :: 		
0x148A	0x4814    LDR	R0, [PC, #80]
0x148C	0x6800    LDR	R0, [R0, #0]
0x148E	0xF0407180  ORR	R1, R0, #16777216
0x1492	0x4812    LDR	R0, [PC, #72]
0x1494	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1496	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC296:
; ulRCC_CFGR start address is: 4 (R1)
0x1498	0x4810    LDR	R0, [PC, #64]
0x149A	0x6800    LDR	R0, [R0, #0]
0x149C	0xF0007000  AND	R0, R0, #33554432
0x14A0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
;__Lib_System_4XX.c, 559 :: 		
0x14A2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC296
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 560 :: 		
0x14A4	0x460A    MOV	R2, R1
0x14A6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 556 :: 		
;__Lib_System_4XX.c, 560 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 563 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 8 (R2)
0x14A8	0x480A    LDR	R0, [PC, #40]
0x14AA	0x6800    LDR	R0, [R0, #0]
0x14AC	0xF000010C  AND	R1, R0, #12
0x14B0	0x0090    LSLS	R0, R2, #2
0x14B2	0xF000000C  AND	R0, R0, #12
0x14B6	0x4281    CMP	R1, R0
0x14B8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 564 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x14BA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 566 :: 		
L_end_InitialSetUpRCCRCC2:
0x14BC	0xF8DDE000  LDR	LR, [SP, #0]
0x14C0	0xB002    ADD	SP, SP, #8
0x14C2	0x4770    BX	LR
0x14C4	0x3C004002  	FLASH_ACR+0
0x14C8	0x80204247  	FLASH_ACR+0
0x14CC	0x80244247  	FLASH_ACR+0
0x14D0	0x38044002  	RCC_PLLCFGR+0
0x14D4	0x38084002  	RCC_CFGR+0
0x14D8	0xFFFF000F  	#1048575
0x14DC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 440 :: 		
0x0D28	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 443 :: 		
0x0D2A	0x480D    LDR	R0, [PC, #52]
0x0D2C	0x6800    LDR	R0, [R0, #0]
0x0D2E	0xF0400101  ORR	R1, R0, #1
0x0D32	0x480B    LDR	R0, [PC, #44]
0x0D34	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0D36	0x2100    MOVS	R1, #0
0x0D38	0x480A    LDR	R0, [PC, #40]
0x0D3A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 449 :: 		
0x0D3C	0x4808    LDR	R0, [PC, #32]
0x0D3E	0x6801    LDR	R1, [R0, #0]
0x0D40	0x4809    LDR	R0, [PC, #36]
0x0D42	0x4001    ANDS	R1, R0
0x0D44	0x4806    LDR	R0, [PC, #24]
0x0D46	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 452 :: 		
0x0D48	0x4908    LDR	R1, [PC, #32]
0x0D4A	0x4809    LDR	R0, [PC, #36]
0x0D4C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 455 :: 		
0x0D4E	0x4804    LDR	R0, [PC, #16]
0x0D50	0x6801    LDR	R1, [R0, #0]
0x0D52	0xF46F2080  MVN	R0, #262144
0x0D56	0x4001    ANDS	R1, R0
0x0D58	0x4801    LDR	R0, [PC, #4]
0x0D5A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
L_end_SystemClockSetDefault:
0x0D5C	0xB001    ADD	SP, SP, #4
0x0D5E	0x4770    BX	LR
0x0D60	0x38004002  	RCC_CR+0
0x0D64	0x38084002  	RCC_CFGR+0
0x0D68	0xFFFFFEF6  	#-17367041
0x0D6C	0x30102400  	#603992080
0x0D70	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 378 :: 		
0x115C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 379 :: 		
0x115E	0x4904    LDR	R1, [PC, #16]
0x1160	0x4804    LDR	R0, [PC, #16]
0x1162	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 380 :: 		
0x1164	0x4904    LDR	R1, [PC, #16]
0x1166	0x4805    LDR	R0, [PC, #20]
0x1168	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 381 :: 		
L_end_InitialSetUpFosc:
0x116A	0xB001    ADD	SP, SP, #4
0x116C	0x4770    BX	LR
0x116E	0xBF00    NOP
0x1170	0x90400002  	#168000
0x1174	0x00542000  	___System_CLOCK_IN_KHZ+0
0x1178	0x00030000  	#3
0x117C	0x00582000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 323 :: 		
0x1128	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 324 :: 		
L___GenExcept28:
0x112A	0xE7FE    B	L___GenExcept28
;__Lib_System_4XX.c, 325 :: 		
L_end___GenExcept:
0x112C	0xB001    ADD	SP, SP, #4
0x112E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 356 :: 		
0x1130	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 359 :: 		
0x1132	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 360 :: 		
0x1136	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 362 :: 		
0x113A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 364 :: 		
0x113C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 366 :: 		
0x1140	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x1142	0xBF00    NOP
;__Lib_System_4XX.c, 369 :: 		
0x1144	0xBF00    NOP
;__Lib_System_4XX.c, 370 :: 		
0x1146	0xBF00    NOP
;__Lib_System_4XX.c, 371 :: 		
0x1148	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x114A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 374 :: 		
0x114E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 375 :: 		
0x1152	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 376 :: 		
L_end___EnableFPU:
0x1156	0xB001    ADD	SP, SP, #4
0x1158	0x4770    BX	LR
; end of ___EnableFPU
0x15D4	0xB500    PUSH	(R14)
0x15D6	0xF8DFB024  LDR	R11, [PC, #36]
0x15DA	0xF8DFA024  LDR	R10, [PC, #36]
0x15DE	0xF8DFC024  LDR	R12, [PC, #36]
0x15E2	0xF7FFFB97  BL	3348
0x15E6	0xF8DFB020  LDR	R11, [PC, #32]
0x15EA	0xF8DFA020  LDR	R10, [PC, #32]
0x15EE	0xF8DFC020  LDR	R12, [PC, #32]
0x15F2	0xF7FFFB8F  BL	3348
0x15F6	0xBD00    POP	(R15)
0x15F8	0x4770    BX	LR
0x15FA	0xBF00    NOP
0x15FC	0x00002000  	#536870912
0x1600	0x002E2000  	#536870958
0x1604	0x15280000  	#5416
0x1608	0x00302000  	#536870960
0x160C	0x00342000  	#536870964
0x1610	0x15D00000  	#5584
0x1670	0xB500    PUSH	(R14)
0x1672	0xF8DFB010  LDR	R11, [PC, #16]
0x1676	0xF8DFA010  LDR	R10, [PC, #16]
0x167A	0xF7FFFB7B  BL	3444
0x167E	0xBD00    POP	(R15)
0x1680	0x4770    BX	LR
0x1682	0xBF00    NOP
0x1684	0x00002000  	#536870912
0x1688	0x00782000  	#536871032
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x1528	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x152C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x1530	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x1534	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x1538	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x153C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x1540	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x1544	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x1548	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x154C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x1550	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;main.c,0 :: ?ICSMPU6050_Read_i_L0 [2]
0x1554	0x0001 ;?ICSMPU6050_Read_i_L0+0
; end of ?ICSMPU6050_Read_i_L0
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x1558	0x3F800000 ;exp_coeff_L0+0
0x155C	0x3F317218 ;exp_coeff_L0+4
0x1560	0x3E75FDF0 ;exp_coeff_L0+8
0x1564	0x3D635847 ;exp_coeff_L0+12
0x1568	0x3C1D9558 ;exp_coeff_L0+16
0x156C	0x3AAEC482 ;exp_coeff_L0+20
0x1570	0x392178A8 ;exp_coeff_L0+24
0x1574	0x378093EF ;exp_coeff_L0+28
0x1578	0x35A792A0 ;exp_coeff_L0+32
0x157C	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x1580	0x2EDBE6FF ;log_coeff_L0+0
0x1584	0x3F7FFFC4 ;log_coeff_L0+4
0x1588	0xBEFFEF80 ;log_coeff_L0+8
0x158C	0x3EA9E190 ;log_coeff_L0+12
0x1590	0xBE7682EC ;log_coeff_L0+16
0x1594	0x3E2BAD82 ;log_coeff_L0+20
0x1598	0xBDC33C0E ;log_coeff_L0+24
0x159C	0x3D13D187 ;log_coeff_L0+28
0x15A0	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__Lib_CMath.c,180 :: atan_coeff_a_L0 [24]
0x15A4	0x42043C06 ;atan_coeff_a_L0+0
0x15A8	0x426A9F7D ;atan_coeff_a_L0+4
0x15AC	0x4201905C ;atan_coeff_a_L0+8
0x15B0	0x40BB4D60 ;atan_coeff_a_L0+12
0x15B4	0x3E47EC51 ;atan_coeff_a_L0+16
0x15B8	0xBB1F8DDE ;atan_coeff_a_L0+20
; end of atan_coeff_a_L0
;__Lib_CMath.c,188 :: atan_coeff_b_L0 [20]
0x15BC	0x42043C06 ;atan_coeff_b_L0+0
0x15C0	0x428B59C0 ;atan_coeff_b_L0+4
0x15C4	0x42440474 ;atan_coeff_b_L0+8
0x15C8	0x414F9BF9 ;atan_coeff_b_L0+12
0x15CC	0x3F800000 ;atan_coeff_b_L0+16
; end of atan_coeff_b_L0
;main.c,0 :: ?ICSMPU6050_Read_gyroScale_L0 [4]
0x15D0	0x43030000 ;?ICSMPU6050_Read_gyroScale_L0+0
; end of ?ICSMPU6050_Read_gyroScale_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [96]    _ldexp
0x01E8     [126]    _floor
0x0268      [64]    __Lib_CMath_eval_poly
0x02A8      [42]    _frexp
0x02D4     [244]    _exp
0x03C8      [24]    _Delay_1us
0x03E0     [116]    _log
0x0454      [30]    _fabs
0x0474     [168]    _GPIO_Clk_Enable
0x051C     [568]    _GPIO_Config
0x0754     [166]    _pow
0x07FC     [202]    _sqrt
0x08C8     [172]    _atan
0x0974     [332]    _Soft_I2C_Write
0x0AC0      [80]    _Soft_I2C_Start
0x0B10     [144]    _Soft_I2C_Init
0x0BA0     [244]    _Soft_I2C_Read
0x0C94     [128]    _Soft_I2C_Stop
0x0D14      [20]    ___CC2DW
0x0D28      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0D74      [58]    ___FillZeros
0x0DB0     [784]    _MPU6050_Read
0x10C0     [104]    _MPU6050_Init
0x1128       [8]    ___GenExcept
0x1130      [42]    ___EnableFPU
0x115C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1180     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x14E0      [72]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x2000002C       [2]    MPU6050_Read_i_L0
0x2000002E       [2]    _xg
0x20000030       [4]    MPU6050_Read_gyroScale_L0
0x20000034      [26]    _Sensor
0x2000004E       [2]    _xangle
0x20000050       [0]    __Lib_SoftI2C___StopWaiting
0x20000052       [2]    MPU6050_Read_accelx_L0
0x20000054       [4]    ___System_CLOCK_IN_KHZ
0x20000058       [4]    __VOLTAGE_RANGE
0x2000005C       [2]    MPU6050_Read_accely_L0
0x2000005E       [2]    MPU6050_Read_accelz_L0
0x20000060       [4]    MPU6050_Read_arx_L0
0x20000064       [4]    MPU6050_Read_ary_L0
0x20000068       [4]    MPU6050_Read_arz_L0
0x2000006C       [4]    MPU6050_Read_gx_L0
0x20000070       [4]    MPU6050_Read_gy_L0
0x20000074       [4]    MPU6050_Read_gz_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1528      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x1554       [2]    ?ICSMPU6050_Read_i_L0
0x1558      [40]    exp_coeff_L0
0x1580      [36]    log_coeff_L0
0x15A4      [24]    atan_coeff_a_L0
0x15BC      [20]    atan_coeff_b_L0
0x15D0       [4]    ?ICSMPU6050_Read_gyroScale_L0
