#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 20 23:58:26 2021
# Process ID: 13748
# Current directory: C:/Users/artem/.Xilinx/project_11/project_11.runs/synth_1
# Command line: vivado.exe -log lab_11_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_11_2.tcl
# Log file: C:/Users/artem/.Xilinx/project_11/project_11.runs/synth_1/lab_11_2.vds
# Journal file: C:/Users/artem/.Xilinx/project_11/project_11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab_11_2.tcl -notrace
Command: synth_design -top lab_11_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17972 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 340.871 ; gain = 83.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_11_2' [C:/Users/artem/.Xilinx/project_11/project_11.srcs/sources_1/new/lab_11_2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'lab_11_2' (1#1) [C:/Users/artem/.Xilinx/project_11/project_11.srcs/sources_1/new/lab_11_2.vhd:12]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[15]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[14]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[13]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[12]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[11]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[10]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[9]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[8]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[7]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[6]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[5]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[4]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[3]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[2]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[1]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.297 ; gain = 139.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.297 ; gain = 139.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.297 ; gain = 139.613
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.297 ; gain = 139.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 129   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab_11_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 129   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[15]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[14]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[13]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[12]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[11]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[10]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[9]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[8]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[7]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[6]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[5]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[4]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[3]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[2]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[1]
WARNING: [Synth 8-3331] design lab_11_2 has unconnected port din[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab_11_2    | sdelay_reg[0][15] | 128    | 16    | YES          | NO                 | YES               | 0      | 64      | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     4|
|3     |LUT1    |     1|
|4     |LUT2    |    16|
|5     |LUT4    |     5|
|6     |SRLC32E |    64|
|7     |FDRE    |   175|
|8     |IBUF    |     2|
|9     |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   284|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 536.547 ; gain = 278.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 633.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 633.441 ; gain = 375.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 633.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/artem/.Xilinx/project_11/project_11.runs/synth_1/lab_11_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_11_2_utilization_synth.rpt -pb lab_11_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 23:59:00 2021...
