verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/shifter8_8.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/compare8_10.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/boolean8_9.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/adder8_7.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "/home/yi/mojo/8_bit_alu/work/planAhead/8_bit_alu/8_bit_alu.srcs/sources_1/imports/verilog/mojo_top_0.v"
