# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.srcs/sources_1/bd/composable_pr_0_filter2d_fifo/ip/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0.xci
# IP: The module: 'composable_pr_0_filter2d_fifo_axis_data_fifo_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_filter2d_fifo/ip/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'composable_pr_0_filter2d_fifo_axis_data_fifo_1_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.srcs/sources_1/bd/composable_pr_0_filter2d_fifo/ip/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0.xci
# IP: The module: 'composable_pr_0_filter2d_fifo_axis_data_fifo_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_0_filter2d_fifo/ip/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0/composable_pr_0_filter2d_fifo_axis_data_fifo_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'composable_pr_0_filter2d_fifo_axis_data_fifo_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
