vendor_name = ModelSim
source_file = 1, /home/rissun57/Desktop/Work/Verilog/Test/counter.v
source_file = 1, /home/rissun57/Desktop/Work/Verilog/Test/db/Test.cbx.xml
design_name = counter
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, counter, 1
instance = comp, \out[0]~output , out[0]~output, counter, 1
instance = comp, \out[1]~output , out[1]~output, counter, 1
instance = comp, \out[2]~output , out[2]~output, counter, 1
instance = comp, \out[3]~output , out[3]~output, counter, 1
instance = comp, \clk~input , clk~input, counter, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, counter, 1
instance = comp, \out[0]~3 , out[0]~3, counter, 1
instance = comp, \reset~input , reset~input, counter, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, counter, 1
instance = comp, \out[0]~reg0 , out[0]~reg0, counter, 1
instance = comp, \out[1]~0 , out[1]~0, counter, 1
instance = comp, \out[1]~reg0 , out[1]~reg0, counter, 1
instance = comp, \out[2]~1 , out[2]~1, counter, 1
instance = comp, \out[2]~reg0 , out[2]~reg0, counter, 1
instance = comp, \out[3]~2 , out[3]~2, counter, 1
instance = comp, \out[3]~reg0 , out[3]~reg0, counter, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, counter, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, counter, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
