INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/unsigned_mult/sim/unsigned_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unsigned_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/signed_mult/sim/signed_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signed_mult'
