
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.98

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   1.39 source latency v_rf_ctrl.stage_rf_wr_data.internal_data[335]$_DFFE_PN_/CK ^
  -1.10 target latency v_rf.regs[1487]$_DFF_P_/CK ^
   0.00 CRPR
--------------
   0.30 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.37    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   58.35    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  292.25    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.18    0.15    3.20 ^ v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   66.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.05    0.05 ^ wire4/A (BUF_X16)
     1   46.14    0.01    0.03    0.08 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.04    0.03    0.12 ^ wire3/A (BUF_X16)
     1   68.65    0.01    0.03    0.15 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.08    0.07    0.21 ^ wire2/A (BUF_X32)
     1   68.68    0.01    0.03    0.24 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.08    0.07    0.31 ^ wire1/A (BUF_X32)
     1   44.36    0.01    0.03    0.34 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.04    0.04    0.37 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   32.23    0.03    0.07    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.44 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   16.49    0.02    0.05    0.49 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.50 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     1   20.33    0.02    0.05    0.54 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.02    0.00    0.55 ^ clkbuf_1_1_2_clk/A (CLKBUF_X3)
     1   20.55    0.02    0.05    0.59 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
                                         clknet_1_1_2_clk (net)
                  0.02    0.00    0.60 ^ clkbuf_1_1_3_clk/A (CLKBUF_X3)
     2   23.40    0.02    0.05    0.65 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
                                         clknet_1_1_3_clk (net)
                  0.02    0.00    0.65 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     1   18.09    0.02    0.05    0.70 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.01    0.70 ^ clkbuf_2_2_1_clk/A (CLKBUF_X3)
     2   26.24    0.02    0.05    0.75 ^ clkbuf_2_2_1_clk/Z (CLKBUF_X3)
                                         clknet_2_2_1_clk (net)
                  0.02    0.01    0.76 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     1   20.75    0.02    0.05    0.80 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.01    0.81 ^ clkbuf_3_5_1_clk/A (CLKBUF_X3)
     2   17.60    0.02    0.05    0.86 ^ clkbuf_3_5_1_clk/Z (CLKBUF_X3)
                                         clknet_3_5_1_clk (net)
                  0.02    0.00    0.86 ^ clkbuf_4_10_0_clk/A (CLKBUF_X3)
     1   19.47    0.02    0.04    0.90 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk (net)
                  0.02    0.01    0.91 ^ clkbuf_4_10_1_clk/A (CLKBUF_X3)
     2   27.42    0.02    0.05    0.97 ^ clkbuf_4_10_1_clk/Z (CLKBUF_X3)
                                         clknet_4_10_1_clk (net)
                  0.02    0.01    0.97 ^ clkbuf_5_21_0_clk/A (CLKBUF_X3)
     2   18.67    0.02    0.04    1.02 ^ clkbuf_5_21_0_clk/Z (CLKBUF_X3)
                                         clknet_5_21_0_clk (net)
                  0.02    0.01    1.03 ^ clkbuf_6_43_0_clk/A (CLKBUF_X3)
    17   57.20    0.04    0.07    1.09 ^ clkbuf_6_43_0_clk/Z (CLKBUF_X3)
                                         clknet_6_43_0_clk (net)
                  0.05    0.02    1.11 ^ clkbuf_leaf_28_clk/A (CLKBUF_X3)
    10   12.68    0.01    0.05    1.16 ^ clkbuf_leaf_28_clk/Z (CLKBUF_X3)
                                         clknet_leaf_28_clk (net)
                  0.01    0.00    1.16 ^ v_csr_ctrl.stage_vsstatus.internal_data[16]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.16   clock reconvergence pessimism
                          0.41    1.57   library removal time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  1.62   slack (MET)


Startpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   66.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.05    0.05 ^ wire4/A (BUF_X16)
     1   46.14    0.01    0.03    0.08 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.04    0.03    0.12 ^ wire3/A (BUF_X16)
     1   68.65    0.01    0.03    0.15 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.08    0.07    0.21 ^ wire2/A (BUF_X32)
     1   68.68    0.01    0.03    0.24 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.08    0.07    0.31 ^ wire1/A (BUF_X32)
     1   44.36    0.01    0.03    0.34 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.04    0.04    0.37 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   32.23    0.03    0.07    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.52    0.02    0.05    0.49 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00    0.50 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   20.60    0.02    0.05    0.54 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.55 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   20.90    0.02    0.05    0.59 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.00    0.60 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   23.92    0.02    0.05    0.65 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00    0.65 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   20.63    0.02    0.05    0.70 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.00    0.70 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   20.00    0.02    0.05    0.75 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00    0.75 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   20.51    0.02    0.05    0.80 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.00    0.80 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   18.35    0.02    0.05    0.85 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00    0.85 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   20.55    0.02    0.05    0.90 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.00    0.90 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   18.56    0.02    0.05    0.95 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00    0.95 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   18.00    0.02    0.04    0.99 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00    1.00 ^ clkbuf_6_15_0_clk/A (CLKBUF_X3)
     6   46.83    0.03    0.06    1.06 ^ clkbuf_6_15_0_clk/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk (net)
                  0.04    0.02    1.08 ^ clkbuf_leaf_20_clk/A (CLKBUF_X3)
     9   12.53    0.01    0.05    1.13 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
                                         clknet_leaf_20_clk (net)
                  0.01    0.00    1.13 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/CK (DFF_X1)
     3    3.65    0.01    0.10    1.22 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/Q (DFF_X1)
                                         net697 (net)
                  0.01    0.00    1.22 ^ _41378_/A (MUX2_X1)
     1    1.36    0.01    0.04    1.26 ^ _41378_/Z (MUX2_X1)
                                         _01000_ (net)
                  0.01    0.00    1.26 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/D (DFF_X2)
                                  1.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   66.81    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.07    0.05    0.05 ^ wire4/A (BUF_X16)
     1   46.14    0.01    0.03    0.08 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.04    0.03    0.12 ^ wire3/A (BUF_X16)
     1   68.65    0.01    0.03    0.15 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.08    0.07    0.21 ^ wire2/A (BUF_X32)
     1   68.68    0.01    0.03    0.24 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.08    0.07    0.31 ^ wire1/A (BUF_X32)
     1   44.36    0.01    0.03    0.34 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.04    0.04    0.37 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   32.23    0.03    0.07    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.01    0.44 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   16.49    0.02    0.05    0.49 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.50 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     1   20.33    0.02    0.05    0.54 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.02    0.00    0.55 ^ clkbuf_1_1_2_clk/A (CLKBUF_X3)
     1   20.55    0.02    0.05    0.59 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
                                         clknet_1_1_2_clk (net)
                  0.02    0.00    0.60 ^ clkbuf_1_1_3_clk/A (CLKBUF_X3)
     2   23.40    0.02    0.05    0.65 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
                                         clknet_1_1_3_clk (net)
                  0.02    0.00    0.65 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
     1   20.11    0.02    0.04    0.69 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.02    0.01    0.70 ^ clkbuf_2_3_1_clk/A (CLKBUF_X3)
     2   27.30    0.02    0.05    0.76 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
                                         clknet_2_3_1_clk (net)
                  0.02    0.01    0.76 ^ clkbuf_3_6_0_clk/A (CLKBUF_X3)
     1   22.14    0.02    0.05    0.81 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk (net)
                  0.02    0.01    0.82 ^ clkbuf_3_6_1_clk/A (CLKBUF_X3)
     2   18.71    0.02    0.05    0.86 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
                                         clknet_3_6_1_clk (net)
                  0.02    0.00    0.87 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     1   29.40    0.02    0.05    0.92 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.03    0.01    0.92 ^ clkbuf_4_13_1_clk/A (CLKBUF_X3)
     2   36.54    0.03    0.06    0.99 ^ clkbuf_4_13_1_clk/Z (CLKBUF_X3)
                                         clknet_4_13_1_clk (net)
                  0.03    0.00    0.99 ^ clkbuf_5_27_0_clk/A (CLKBUF_X3)
     2   26.36    0.02    0.06    1.05 ^ clkbuf_5_27_0_clk/Z (CLKBUF_X3)
                                         clknet_5_27_0_clk (net)
                  0.02    0.00    1.05 ^ clkbuf_6_55_0_clk/A (CLKBUF_X3)
     2   42.67    0.03    0.06    1.11 ^ clkbuf_6_55_0_clk/Z (CLKBUF_X3)
                                         clknet_6_55_0_clk (net)
                  0.04    0.02    1.13 ^ wire14/A (BUF_X8)
     4   43.59    0.01    0.03    1.16 ^ wire14/Z (BUF_X8)
                                         net3305 (net)
                  0.02    0.02    1.17 ^ clkbuf_leaf_21_clk/A (CLKBUF_X3)
    10   12.21    0.01    0.04    1.22 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
                                         clknet_leaf_21_clk (net)
                  0.01    0.00    1.22 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/CK (DFF_X2)
                          0.00    1.22   clock reconvergence pessimism
                          0.01    1.23   library hold time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.37    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   58.35    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  292.25    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.08    0.06    3.11 ^ max_length3051/A (BUF_X32)
    13   86.08    0.01    0.03    3.14 ^ max_length3051/Z (BUF_X32)
                                         net3051 (net)
                  0.08    0.06    3.21 ^ wire3050/A (BUF_X16)
     1   51.57    0.01    0.03    3.24 ^ wire3050/Z (BUF_X16)
                                         net3050 (net)
                  0.05    0.04    3.28 ^ wire3049/A (BUF_X32)
    32  140.78    0.01    0.03    3.30 ^ wire3049/Z (BUF_X32)
                                         net3049 (net)
                  0.13    0.11    3.41 ^ max_length3048/A (BUF_X8)
     2   74.07    0.02    0.05    3.46 ^ max_length3048/Z (BUF_X8)
                                         net3048 (net)
                  0.02    0.01    3.46 ^ wire3047/A (BUF_X16)
     9   87.20    0.01    0.03    3.49 ^ wire3047/Z (BUF_X16)
                                         net3047 (net)
                  0.06    0.05    3.54 ^ wire3046/A (BUF_X8)
     1   38.54    0.01    0.03    3.57 ^ wire3046/Z (BUF_X8)
                                         net3046 (net)
                  0.03    0.03    3.60 ^ wire3045/A (BUF_X16)
     1   70.72    0.01    0.03    3.62 ^ wire3045/Z (BUF_X16)
                                         net3045 (net)
                  0.10    0.08    3.70 ^ wire3044/A (BUF_X32)
    18   92.72    0.01    0.03    3.73 ^ wire3044/Z (BUF_X32)
                                         net3044 (net)
                  0.13    0.11    3.84 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/RN (DFFR_X2)
                                  3.84   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   66.81    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.07    0.05   15.05 ^ wire4/A (BUF_X16)
     1   46.14    0.01    0.03   15.08 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.04    0.03   15.12 ^ wire3/A (BUF_X16)
     1   68.65    0.01    0.03   15.15 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.08    0.07   15.21 ^ wire2/A (BUF_X32)
     1   68.68    0.01    0.03   15.24 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.08    0.07   15.31 ^ wire1/A (BUF_X32)
     1   44.36    0.01    0.03   15.34 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.04    0.04   15.37 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   32.23    0.03    0.07   15.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00   15.44 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.52    0.02    0.05   15.49 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00   15.50 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   20.60    0.02    0.05   15.54 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.55 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   20.90    0.02    0.05   15.59 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.00   15.60 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   23.92    0.02    0.05   15.65 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00   15.65 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   20.63    0.02    0.05   15.70 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.00   15.70 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   20.00    0.02    0.05   15.75 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00   15.75 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   20.51    0.02    0.05   15.80 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.00   15.80 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   18.35    0.02    0.05   15.85 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00   15.85 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   20.55    0.02    0.05   15.90 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.00   15.90 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   18.56    0.02    0.05   15.95 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00   15.95 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   18.00    0.02    0.04   15.99 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00   16.00 ^ clkbuf_6_14_0_clk/A (CLKBUF_X3)
     6   44.74    0.03    0.06   16.06 ^ clkbuf_6_14_0_clk/Z (CLKBUF_X3)
                                         clknet_6_14_0_clk (net)
                  0.04    0.02   16.07 ^ clkbuf_leaf_18_clk/A (CLKBUF_X3)
     9   10.96    0.01    0.05   16.12 ^ clkbuf_leaf_18_clk/Z (CLKBUF_X3)
                                         clknet_leaf_18_clk (net)
                  0.01    0.00   16.12 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00   16.12   clock reconvergence pessimism
                          0.06   16.18   library recovery time
                                 16.18   data required time
-----------------------------------------------------------------------------
                                 16.18   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[110] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.36    0.00    0.00    3.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.00    0.00    3.00 v input262/A (BUF_X32)
     1   46.53    0.00    0.02    3.02 v input262/Z (BUF_X32)
                                         net262 (net)
                  0.05    0.04    3.06 v wire3120/A (BUF_X16)
     1   62.31    0.01    0.04    3.10 v wire3120/Z (BUF_X16)
                                         net3120 (net)
                  0.08    0.07    3.17 v wire3119/A (BUF_X32)
   145  395.06    0.01    0.05    3.22 v wire3119/Z (BUF_X32)
                                         net3119 (net)
                  0.10    0.08    3.30 v max_length3118/A (BUF_X32)
    81  244.08    0.01    0.06    3.36 v max_length3118/Z (BUF_X32)
                                         net3118 (net)
                  0.13    0.10    3.46 v wire3117/A (BUF_X32)
    52  199.57    0.01    0.06    3.52 v wire3117/Z (BUF_X32)
                                         net3117 (net)
                  0.18    0.15    3.67 v max_length3116/A (BUF_X32)
    95  258.79    0.01    0.08    3.74 v max_length3116/Z (BUF_X32)
                                         net3116 (net)
                  0.13    0.11    3.85 v max_length3115/A (BUF_X32)
   129  376.85    0.01    0.06    3.91 v max_length3115/Z (BUF_X32)
                                         net3115 (net)
                  0.18    0.15    4.06 v max_length3112/A (BUF_X32)
   172  401.12    0.01    0.07    4.13 v max_length3112/Z (BUF_X32)
                                         net3112 (net)
                  0.19    0.15    4.29 v _41861_/S (MUX2_X1)
     1    1.34    0.02    0.11    4.40 v _41861_/Z (MUX2_X1)
                                         _11590_ (net)
                  0.02    0.00    4.40 v _41863_/B (MUX2_X1)
     1    1.76    0.02    0.06    4.46 v _41863_/Z (MUX2_X1)
                                         _11592_ (net)
                  0.02    0.00    4.46 v _41864_/B (MUX2_X1)
     1    1.04    0.01    0.06    4.52 v _41864_/Z (MUX2_X1)
                                         _11593_ (net)
                  0.01    0.00    4.52 v _41874_/A (MUX2_X1)
     1    2.50    0.01    0.06    4.58 v _41874_/Z (MUX2_X1)
                                         _11603_ (net)
                  0.01    0.00    4.58 v _41894_/A (MUX2_X2)
     1   45.53    0.02    0.07    4.65 v _41894_/Z (MUX2_X2)
                                         net982 (net)
                  0.06    0.04    4.70 v wire1362/A (BUF_X16)
     1   42.09    0.01    0.04    4.74 v wire1362/Z (BUF_X16)
                                         net1362 (net)
                  0.04    0.03    4.78 v wire1361/A (BUF_X16)
     1   62.25    0.01    0.04    4.82 v wire1361/Z (BUF_X16)
                                         net1361 (net)
                  0.08    0.07    4.88 v wire1360/A (BUF_X32)
     1   42.79    0.01    0.05    4.93 v wire1360/Z (BUF_X32)
                                         net1360 (net)
                  0.05    0.04    4.97 v output982/A (BUF_X2)
     1   14.14    0.01    0.05    5.02 v output982/Z (BUF_X2)
                                         syn_data[110] (net)
                  0.01    0.00    5.02 v syn_data[110] (out)
                                  5.02   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.37    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input260/A (BUF_X8)
     1   58.35    0.01    0.02    3.02 v input260/Z (BUF_X8)
                                         net260 (net)
                  0.02    0.01    3.03 v _30491_/A (INV_X32)
   121  292.25    0.01    0.02    3.05 ^ _30491_/ZN (INV_X32)
                                         _00269_ (net)
                  0.08    0.06    3.11 ^ max_length3051/A (BUF_X32)
    13   86.08    0.01    0.03    3.14 ^ max_length3051/Z (BUF_X32)
                                         net3051 (net)
                  0.08    0.06    3.21 ^ wire3050/A (BUF_X16)
     1   51.57    0.01    0.03    3.24 ^ wire3050/Z (BUF_X16)
                                         net3050 (net)
                  0.05    0.04    3.28 ^ wire3049/A (BUF_X32)
    32  140.78    0.01    0.03    3.30 ^ wire3049/Z (BUF_X32)
                                         net3049 (net)
                  0.13    0.11    3.41 ^ max_length3048/A (BUF_X8)
     2   74.07    0.02    0.05    3.46 ^ max_length3048/Z (BUF_X8)
                                         net3048 (net)
                  0.02    0.01    3.46 ^ wire3047/A (BUF_X16)
     9   87.20    0.01    0.03    3.49 ^ wire3047/Z (BUF_X16)
                                         net3047 (net)
                  0.06    0.05    3.54 ^ wire3046/A (BUF_X8)
     1   38.54    0.01    0.03    3.57 ^ wire3046/Z (BUF_X8)
                                         net3046 (net)
                  0.03    0.03    3.60 ^ wire3045/A (BUF_X16)
     1   70.72    0.01    0.03    3.62 ^ wire3045/Z (BUF_X16)
                                         net3045 (net)
                  0.10    0.08    3.70 ^ wire3044/A (BUF_X32)
    18   92.72    0.01    0.03    3.73 ^ wire3044/Z (BUF_X32)
                                         net3044 (net)
                  0.13    0.11    3.84 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/RN (DFFR_X2)
                                  3.84   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   66.81    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.07    0.05   15.05 ^ wire4/A (BUF_X16)
     1   46.14    0.01    0.03   15.08 ^ wire4/Z (BUF_X16)
                                         net3295 (net)
                  0.04    0.03   15.12 ^ wire3/A (BUF_X16)
     1   68.65    0.01    0.03   15.15 ^ wire3/Z (BUF_X16)
                                         net3294 (net)
                  0.08    0.07   15.21 ^ wire2/A (BUF_X32)
     1   68.68    0.01    0.03   15.24 ^ wire2/Z (BUF_X32)
                                         net3293 (net)
                  0.08    0.07   15.31 ^ wire1/A (BUF_X32)
     1   44.36    0.01    0.03   15.34 ^ wire1/Z (BUF_X32)
                                         net3292 (net)
                  0.04    0.04   15.37 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   32.23    0.03    0.07   15.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00   15.44 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.52    0.02    0.05   15.49 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00   15.50 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     1   20.60    0.02    0.05   15.54 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.55 ^ clkbuf_1_0_2_clk/A (CLKBUF_X3)
     1   20.90    0.02    0.05   15.59 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
                                         clknet_1_0_2_clk (net)
                  0.02    0.00   15.60 ^ clkbuf_1_0_3_clk/A (CLKBUF_X3)
     2   23.92    0.02    0.05   15.65 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
                                         clknet_1_0_3_clk (net)
                  0.02    0.00   15.65 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
     1   20.63    0.02    0.05   15.70 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.02    0.00   15.70 ^ clkbuf_2_0_1_clk/A (CLKBUF_X3)
     2   20.00    0.02    0.05   15.75 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
                                         clknet_2_0_1_clk (net)
                  0.02    0.00   15.75 ^ clkbuf_3_1_0_clk/A (CLKBUF_X3)
     1   20.51    0.02    0.05   15.80 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk (net)
                  0.02    0.00   15.80 ^ clkbuf_3_1_1_clk/A (CLKBUF_X3)
     2   18.35    0.02    0.05   15.85 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
                                         clknet_3_1_1_clk (net)
                  0.02    0.00   15.85 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     1   20.55    0.02    0.05   15.90 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.00   15.90 ^ clkbuf_4_3_1_clk/A (CLKBUF_X3)
     2   18.56    0.02    0.05   15.95 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
                                         clknet_4_3_1_clk (net)
                  0.02    0.00   15.95 ^ clkbuf_5_7_0_clk/A (CLKBUF_X3)
     2   18.00    0.02    0.04   15.99 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
                                         clknet_5_7_0_clk (net)
                  0.02    0.00   16.00 ^ clkbuf_6_14_0_clk/A (CLKBUF_X3)
     6   44.74    0.03    0.06   16.06 ^ clkbuf_6_14_0_clk/Z (CLKBUF_X3)
                                         clknet_6_14_0_clk (net)
                  0.04    0.02   16.07 ^ clkbuf_leaf_18_clk/A (CLKBUF_X3)
     9   10.96    0.01    0.05   16.12 ^ clkbuf_leaf_18_clk/Z (CLKBUF_X3)
                                         clknet_leaf_18_clk (net)
                  0.01    0.00   16.12 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00   16.12   clock reconvergence pessimism
                          0.06   16.18   library recovery time
                                 16.18   data required time
-----------------------------------------------------------------------------
                                 16.18   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[110] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.36    0.00    0.00    3.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.00    0.00    3.00 v input262/A (BUF_X32)
     1   46.53    0.00    0.02    3.02 v input262/Z (BUF_X32)
                                         net262 (net)
                  0.05    0.04    3.06 v wire3120/A (BUF_X16)
     1   62.31    0.01    0.04    3.10 v wire3120/Z (BUF_X16)
                                         net3120 (net)
                  0.08    0.07    3.17 v wire3119/A (BUF_X32)
   145  395.06    0.01    0.05    3.22 v wire3119/Z (BUF_X32)
                                         net3119 (net)
                  0.10    0.08    3.30 v max_length3118/A (BUF_X32)
    81  244.08    0.01    0.06    3.36 v max_length3118/Z (BUF_X32)
                                         net3118 (net)
                  0.13    0.10    3.46 v wire3117/A (BUF_X32)
    52  199.57    0.01    0.06    3.52 v wire3117/Z (BUF_X32)
                                         net3117 (net)
                  0.18    0.15    3.67 v max_length3116/A (BUF_X32)
    95  258.79    0.01    0.08    3.74 v max_length3116/Z (BUF_X32)
                                         net3116 (net)
                  0.13    0.11    3.85 v max_length3115/A (BUF_X32)
   129  376.85    0.01    0.06    3.91 v max_length3115/Z (BUF_X32)
                                         net3115 (net)
                  0.18    0.15    4.06 v max_length3112/A (BUF_X32)
   172  401.12    0.01    0.07    4.13 v max_length3112/Z (BUF_X32)
                                         net3112 (net)
                  0.19    0.15    4.29 v _41861_/S (MUX2_X1)
     1    1.34    0.02    0.11    4.40 v _41861_/Z (MUX2_X1)
                                         _11590_ (net)
                  0.02    0.00    4.40 v _41863_/B (MUX2_X1)
     1    1.76    0.02    0.06    4.46 v _41863_/Z (MUX2_X1)
                                         _11592_ (net)
                  0.02    0.00    4.46 v _41864_/B (MUX2_X1)
     1    1.04    0.01    0.06    4.52 v _41864_/Z (MUX2_X1)
                                         _11593_ (net)
                  0.01    0.00    4.52 v _41874_/A (MUX2_X1)
     1    2.50    0.01    0.06    4.58 v _41874_/Z (MUX2_X1)
                                         _11603_ (net)
                  0.01    0.00    4.58 v _41894_/A (MUX2_X2)
     1   45.53    0.02    0.07    4.65 v _41894_/Z (MUX2_X2)
                                         net982 (net)
                  0.06    0.04    4.70 v wire1362/A (BUF_X16)
     1   42.09    0.01    0.04    4.74 v wire1362/Z (BUF_X16)
                                         net1362 (net)
                  0.04    0.03    4.78 v wire1361/A (BUF_X16)
     1   62.25    0.01    0.04    4.82 v wire1361/Z (BUF_X16)
                                         net1361 (net)
                  0.08    0.07    4.88 v wire1360/A (BUF_X32)
     1   42.79    0.01    0.05    4.93 v wire1360/Z (BUF_X32)
                                         net1360 (net)
                  0.05    0.04    4.97 v output982/A (BUF_X2)
     1   14.14    0.01    0.05    5.02 v output982/Z (BUF_X2)
                                         syn_data[110] (net)
                  0.01    0.00    5.02 v syn_data[110] (out)
                                  5.02   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  6.98   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_50134_/ZN                             63.32   90.17  -26.85 (VIOLATED)
_47195_/ZN                             63.32   70.54   -7.22 (VIOLATED)
_32591_/ZN                             41.50   48.21   -6.70 (VIOLATED)
_47081_/ZN                             63.32   68.46   -5.14 (VIOLATED)
_46922_/ZN                             63.32   67.71   -4.38 (VIOLATED)
_48677_/ZN                             39.60   41.54   -1.94 (VIOLATED)
_49734_/ZN                             39.60   40.78   -1.18 (VIOLATED)
_51208_/ZN                             27.62   28.08   -0.46 (VIOLATED)
_58572_/ZN                             63.32   63.36   -0.03 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.06111589074134827

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3078

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-26.84933853149414

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.4240

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 9

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[1378]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ wire4/Z (BUF_X16)
   0.06    0.15 ^ wire3/Z (BUF_X16)
   0.10    0.24 ^ wire2/Z (BUF_X32)
   0.09    0.34 ^ wire1/Z (BUF_X32)
   0.10    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.49 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.54 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.05    0.59 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
   0.05    0.65 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
   0.05    0.69 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.76 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05    0.81 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.05    0.86 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
   0.05    0.91 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.07    0.98 ^ clkbuf_4_14_1_clk/Z (CLKBUF_X3)
   0.06    1.04 ^ clkbuf_5_29_0_clk/Z (CLKBUF_X3)
   0.08    1.11 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
   0.06    1.17 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
   0.00    1.17 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/CK (DFF_X2)
   0.21    1.38 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/Q (DFF_X2)
   0.06    1.44 ^ wire2482/Z (BUF_X8)
   0.05    1.49 ^ max_cap2481/Z (BUF_X16)
   0.02    1.51 ^ max_cap2480/Z (BUF_X32)
   0.04    1.55 ^ max_cap2479/Z (BUF_X16)
   0.11    1.66 ^ max_cap2474/Z (BUF_X16)
   0.05    1.71 ^ wire2473/Z (BUF_X16)
   0.06    1.77 v _46045_/ZN (NAND2_X4)
   0.04    1.81 v max_length1805/Z (BUF_X16)
   0.05    1.86 v wire1804/Z (BUF_X16)
   0.13    1.99 v wire1803/Z (BUF_X16)
   0.14    2.13 v max_length1802/Z (BUF_X16)
   0.18    2.31 v _50070_/ZN (OR4_X2)
   0.08    2.39 ^ _50071_/ZN (NAND2_X4)
   0.07    2.46 v _50518_/ZN (NAND2_X4)
   0.04    2.50 v max_length1408/Z (BUF_X16)
   0.04    2.55 v wire1405/Z (BUF_X16)
   0.14    2.69 v max_length1404/Z (BUF_X16)
   0.06    2.75 v wire1403/Z (BUF_X16)
   0.09    2.84 ^ _50811_/ZN (NAND2_X1)
   0.02    2.86 v _50812_/ZN (OAI21_X1)
   0.00    2.86 v v_rf.regs[1378]$_DFF_P_/D (DFF_X1)
           2.86   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock source latency
   0.00   15.00 ^ clk (in)
   0.08   15.08 ^ wire4/Z (BUF_X16)
   0.06   15.15 ^ wire3/Z (BUF_X16)
   0.10   15.24 ^ wire2/Z (BUF_X32)
   0.09   15.34 ^ wire1/Z (BUF_X32)
   0.10   15.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05   15.49 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.05   15.54 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.05   15.59 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
   0.05   15.65 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
   0.05   15.70 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.05   15.75 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
   0.05   15.80 ^ clkbuf_3_0_0_clk/Z (CLKBUF_X3)
   0.05   15.85 ^ clkbuf_3_0_1_clk/Z (CLKBUF_X3)
   0.05   15.89 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.05   15.95 ^ clkbuf_4_1_1_clk/Z (CLKBUF_X3)
   0.05   16.00 ^ clkbuf_5_2_0_clk/Z (CLKBUF_X3)
   0.05   16.05 ^ clkbuf_6_4_0_clk/Z (CLKBUF_X3)
   0.05   16.10 ^ clkbuf_leaf_516_clk/Z (CLKBUF_X3)
   0.00   16.10 ^ v_rf.regs[1378]$_DFF_P_/CK (DFF_X1)
   0.00   16.10   clock reconvergence pessimism
  -0.04   16.06   library setup time
          16.06   data required time
---------------------------------------------------------
          16.06   data required time
          -2.86   data arrival time
---------------------------------------------------------
          13.19   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ wire4/Z (BUF_X16)
   0.06    0.15 ^ wire3/Z (BUF_X16)
   0.10    0.24 ^ wire2/Z (BUF_X32)
   0.09    0.34 ^ wire1/Z (BUF_X32)
   0.10    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.49 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
   0.05    0.54 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
   0.05    0.59 ^ clkbuf_1_0_2_clk/Z (CLKBUF_X3)
   0.05    0.65 ^ clkbuf_1_0_3_clk/Z (CLKBUF_X3)
   0.05    0.70 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.05    0.75 ^ clkbuf_2_0_1_clk/Z (CLKBUF_X3)
   0.05    0.80 ^ clkbuf_3_1_0_clk/Z (CLKBUF_X3)
   0.05    0.85 ^ clkbuf_3_1_1_clk/Z (CLKBUF_X3)
   0.05    0.90 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.05    0.95 ^ clkbuf_4_3_1_clk/Z (CLKBUF_X3)
   0.05    0.99 ^ clkbuf_5_7_0_clk/Z (CLKBUF_X3)
   0.06    1.06 ^ clkbuf_6_15_0_clk/Z (CLKBUF_X3)
   0.07    1.13 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
   0.00    1.13 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/CK (DFF_X1)
   0.10    1.22 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[242]$_DFFE_PN_/Q (DFF_X1)
   0.04    1.26 ^ _41378_/Z (MUX2_X1)
   0.00    1.26 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/D (DFF_X2)
           1.26   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ wire4/Z (BUF_X16)
   0.06    0.15 ^ wire3/Z (BUF_X16)
   0.10    0.24 ^ wire2/Z (BUF_X32)
   0.09    0.34 ^ wire1/Z (BUF_X32)
   0.10    0.44 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.49 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.54 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.05    0.59 ^ clkbuf_1_1_2_clk/Z (CLKBUF_X3)
   0.05    0.65 ^ clkbuf_1_1_3_clk/Z (CLKBUF_X3)
   0.05    0.69 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.76 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.06    0.81 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
   0.05    0.86 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
   0.05    0.92 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.07    0.99 ^ clkbuf_4_13_1_clk/Z (CLKBUF_X3)
   0.06    1.05 ^ clkbuf_5_27_0_clk/Z (CLKBUF_X3)
   0.06    1.11 ^ clkbuf_6_55_0_clk/Z (CLKBUF_X3)
   0.05    1.16 ^ wire14/Z (BUF_X8)
   0.06    1.22 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
   0.00    1.22 ^ v_rf_ctrl.stage_rf_wr_data.internal_data[370]$_DFFE_PN_/CK (DFF_X2)
   0.00    1.22   clock reconvergence pessimism
   0.01    1.23   library hold time
           1.23   data required time
---------------------------------------------------------
           1.23   data required time
          -1.26   data arrival time
---------------------------------------------------------
           0.03   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
1.1204

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.1625

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.0221

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.9779

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
138.943868

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.26e-03   1.92e-03   4.08e-04   6.59e-03  28.8%
Combinational          7.27e-03   5.47e-03   1.69e-03   1.44e-02  63.0%
Clock                  7.81e-04   1.06e-03   3.97e-05   1.88e-03   8.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-02   8.45e-03   2.14e-03   2.29e-02 100.0%
                          53.8%      36.9%       9.3%
