{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1450076546806 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4Gen1x8If64 EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"DE4Gen1x8If64\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1450076547124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450076547196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450076547196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450076548441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450076549588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450076549588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450076549588 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450076549588 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1450076549588 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 124482 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450076549638 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1450076549638 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1450076549652 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1450076551106 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "17 " "Following 17 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[0\] PCIE_TX_OUT\[0\](n) " "Pin \"PCIE_TX_OUT\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[0\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 717 9695 10437 0 0 } { 0 { 0 ""} 0 124484 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[1\] PCIE_TX_OUT\[1\](n) " "Pin \"PCIE_TX_OUT\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[1\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 718 9695 10437 0 0 } { 0 { 0 ""} 0 124486 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[2\] PCIE_TX_OUT\[2\](n) " "Pin \"PCIE_TX_OUT\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[2\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 719 9695 10437 0 0 } { 0 { 0 ""} 0 124488 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[3\] PCIE_TX_OUT\[3\](n) " "Pin \"PCIE_TX_OUT\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[3\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 720 9695 10437 0 0 } { 0 { 0 ""} 0 124490 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[4\] PCIE_TX_OUT\[4\](n) " "Pin \"PCIE_TX_OUT\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[4\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[4\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 721 9695 10437 0 0 } { 0 { 0 ""} 0 124492 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[5\] PCIE_TX_OUT\[5\](n) " "Pin \"PCIE_TX_OUT\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[5\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[5\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 722 9695 10437 0 0 } { 0 { 0 ""} 0 124494 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[6\] PCIE_TX_OUT\[6\](n) " "Pin \"PCIE_TX_OUT\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[6\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[6\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 723 9695 10437 0 0 } { 0 { 0 ""} 0 124496 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[7\] PCIE_TX_OUT\[7\](n) " "Pin \"PCIE_TX_OUT\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[7\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[7\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 724 9695 10437 0 0 } { 0 { 0 ""} 0 124498 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[0\] PCIE_RX_IN\[0\](n) " "Pin \"PCIE_RX_IN\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[0\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 709 9695 10437 0 0 } { 0 { 0 ""} 0 124500 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[1\] PCIE_RX_IN\[1\](n) " "Pin \"PCIE_RX_IN\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[1\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 710 9695 10437 0 0 } { 0 { 0 ""} 0 124501 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[2\] PCIE_RX_IN\[2\](n) " "Pin \"PCIE_RX_IN\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[2\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 711 9695 10437 0 0 } { 0 { 0 ""} 0 124502 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[3\] PCIE_RX_IN\[3\](n) " "Pin \"PCIE_RX_IN\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[3\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 712 9695 10437 0 0 } { 0 { 0 ""} 0 124503 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[4\] PCIE_RX_IN\[4\](n) " "Pin \"PCIE_RX_IN\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[4\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[4\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 713 9695 10437 0 0 } { 0 { 0 ""} 0 124504 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[5\] PCIE_RX_IN\[5\](n) " "Pin \"PCIE_RX_IN\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[5\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[5\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 714 9695 10437 0 0 } { 0 { 0 ""} 0 124505 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[6\] PCIE_RX_IN\[6\](n) " "Pin \"PCIE_RX_IN\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[6\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[6\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 715 9695 10437 0 0 } { 0 { 0 ""} 0 124506 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[7\] PCIE_RX_IN\[7\](n) " "Pin \"PCIE_RX_IN\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[7\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[7\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 716 9695 10437 0 0 } { 0 { 0 ""} 0 124507 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK PCIE_REFCLK(n) " "Pin \"PCIE_REFCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } { 0 "PCIE_REFCLK(n)" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 739 9695 10437 0 0 } { 0 { 0 ""} 0 1337 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076553201 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1450076553201 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1450076554469 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1450076554469 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56318 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1450076555963 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56319 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1450076555963 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56318 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1450076555963 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "Calibration block PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0 " "\"Calibration block\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0\" is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk1 " "\"Calibration block\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk1\" is removed by optimization" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1071 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38772 9695 10437 0 0 }  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Quartus II" 0 -1 1450076555966 ""}  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1055 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38767 9695 10437 0 0 }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Fitter" 0 -1 1450076555966 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2028 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53082 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1 1 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53318 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2 2 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2552 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53558 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3 3 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2814 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53798 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4002 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 31869 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1 1 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4079 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32245 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2 2 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32621 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3 3 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32997 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1485 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 25596 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1 1 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1530 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 25904 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2 2 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26212 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3 3 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1620 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26520 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4676 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34881 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1 1 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4819 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35063 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2 2 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4962 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35245 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3 3 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35431 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5763 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55651 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1 1 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5836 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55664 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2 2 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5909 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55677 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3 3 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5982 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55690 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\" is preserved" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38797 9695 10437 0 0 }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0 0 " "\"GXB PLL\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\" at logical PLL location 0 is preserved" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53080 9695 10437 0 0 }  }  } }  } 0 167016 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0 " "\"GXB clock divider\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\" is preserved" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38778 9695 10437 0 0 }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Quartus II" 0 -1 1450076556538 ""}  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38797 9695 10437 0 0 }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4 0 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3076 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54034 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5 1 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3339 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54270 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6 2 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54510 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7 3 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3863 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54750 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4 0 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4310 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 33373 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5 1 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4387 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 33749 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6 2 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4464 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34125 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7 3 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34501 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4 0 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26828 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5 1 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1710 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27136 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6 2 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1755 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27444 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7 3 " "\"GXB PLL\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27752 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4 0 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35617 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5 1 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35799 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6 2 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5535 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35981 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7 3 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5678 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 36163 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4 0 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4\" on channel 0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6055 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55703 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5 1 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5\" on channel 1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55716 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6 2 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6\" on channel 2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55729 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7 3 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7\" on channel 3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55742 9695 10437 0 0 }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 " "\"GXB Central control unit\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\" is preserved" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 45920 9695 10437 0 0 }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Quartus II" 0 -1 1450076556538 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1 " "\"GXB clock divider\" associated with node \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\" is preserved" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38788 9695 10437 0 0 }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Quartus II" 0 -1 1450076556538 ""}  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 45920 9695 10437 0 0 }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450076556538 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1450076556538 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y3_N134           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip " "PCIEHIP_X0_Y3_N134           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 8387 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y2_N135  PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1055 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38767 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y89_N135   " "CALIBRATIONBLOCK_X0_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X0_Y25_N135 " "ATX LCTANK_X0_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y25_N137               " "CMU_X0_Y25_N137              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y25_N135           " "HSSIPLL_X0_Y25_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y25_N136      " "CLOCKDIVIDER_X0_Y25_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139              PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 " "CMU_X0_Y10_N139              PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38797 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU38                     PCIE_RX_IN\[0\] " "PIN_AU38                     PCIE_RX_IN\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 709 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0 " "RXPMA_X0_Y4_N137             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4002 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 31869 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0 " "RXPCS_X0_Y4_N139             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2028 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53082 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y4_N135           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1485 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 25596 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136       " "CLOCKDIVIDER_X0_Y4_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0 " "TXPCS_X0_Y4_N140             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4676 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34881 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0 " "TXPMA_X0_Y4_N138             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5763 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55651 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT36                     PCIE_TX_OUT\[0\] " "PIN_AT36                     PCIE_TX_OUT\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 717 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR38                     PCIE_RX_IN\[1\] " "PIN_AR38                     PCIE_RX_IN\[1\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 710 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1 " "RXPMA_X0_Y7_N137             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4079 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32245 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1 " "RXPCS_X0_Y7_N139             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53318 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1 " "HSSIPLL_X0_Y7_N135           PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1530 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 25904 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1 " "TXPCS_X0_Y7_N140             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4819 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35063 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1 " "TXPMA_X0_Y7_N138             PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5836 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55664 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP36                     PCIE_TX_OUT\[1\] " "PIN_AP36                     PCIE_TX_OUT\[1\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 718 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN38                     PCIE_REFCLK " "PIN_AN38                     PCIE_REFCLK" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 739 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y10_N137             " "RXPMA_X0_Y10_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0 " "HSSIPLL_X0_Y10_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53080 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136     PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0 " "CLOCKDIVIDER_X0_Y10_N136     PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38778 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y10_N138             " "TXPMA_X0_Y10_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM36                      " "PIN_AM36                     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL38                      " "PIN_AL38                     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y13_N137             " "RXPMA_X0_Y13_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "HSSIPLL_X0_Y13_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y13_N138             " "TXPMA_X0_Y13_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK36                      " "PIN_AK36                     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ38                     PCIE_RX_IN\[2\] " "PIN_AJ38                     PCIE_RX_IN\[2\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 711 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2 " "RXPMA_X0_Y16_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4156 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32621 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2 " "RXPCS_X0_Y16_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2552 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53558 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2 " "HSSIPLL_X0_Y16_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26212 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2 " "TXPCS_X0_Y16_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4962 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35245 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2 " "TXPMA_X0_Y16_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5909 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55677 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH36                     PCIE_TX_OUT\[2\] " "PIN_AH36                     PCIE_TX_OUT\[2\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 719 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG38                     PCIE_RX_IN\[3\] " "PIN_AG38                     PCIE_RX_IN\[3\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 712 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3 " "RXPMA_X0_Y19_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 32997 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3 " "RXPCS_X0_Y19_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 2814 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 53798 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3 " "HSSIPLL_X0_Y19_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1620 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26520 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3 " "TXPCS_X0_Y19_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35431 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3 " "TXPMA_X0_Y19_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5982 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55690 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF36                     PCIE_TX_OUT\[3\] " "PIN_AF36                     PCIE_TX_OUT\[3\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 720 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y41_N139              PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 " "CMU_X0_Y41_N139              PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 45920 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE38                     PCIE_RX_IN\[4\] " "PIN_AE38                     PCIE_RX_IN\[4\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[4\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 713 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4 " "RXPMA_X0_Y35_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4310 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 33373 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4 " "RXPCS_X0_Y35_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3076 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54034 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y35_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4 " "HSSIPLL_X0_Y35_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 26828 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y35_N136      " "CLOCKDIVIDER_X0_Y35_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4 " "TXPCS_X0_Y35_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35617 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4 " "TXPMA_X0_Y35_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6055 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55703 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD36                     PCIE_TX_OUT\[4\] " "PIN_AD36                     PCIE_TX_OUT\[4\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[4\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 721 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC38                     PCIE_RX_IN\[5\] " "PIN_AC38                     PCIE_RX_IN\[5\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[5\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 714 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y38_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5 " "RXPMA_X0_Y38_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4387 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 33749 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y38_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5 " "RXPCS_X0_Y38_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3339 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54270 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y38_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5 " "HSSIPLL_X0_Y38_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1710 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27136 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y38_N136      " "CLOCKDIVIDER_X0_Y38_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y38_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5 " "TXPCS_X0_Y38_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35799 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y38_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5 " "TXPMA_X0_Y38_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55716 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB36                     PCIE_TX_OUT\[5\] " "PIN_AB36                     PCIE_TX_OUT\[5\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[5\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 722 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA38                      " "PIN_AA38                     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y41_N137             " "RXPMA_X0_Y41_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y41_N135           " "HSSIPLL_X0_Y41_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y41_N136     PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1 " "CLOCKDIVIDER_X0_Y41_N136     PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38788 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y41_N138             " "TXPMA_X0_Y41_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y36                       " "PIN_Y36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W38                       " "PIN_W38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y44_N137             " "RXPMA_X0_Y44_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y44_N135           " "HSSIPLL_X0_Y44_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y44_N136      " "CLOCKDIVIDER_X0_Y44_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y44_N138             " "TXPMA_X0_Y44_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V36                       " "PIN_V36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U38                      PCIE_RX_IN\[6\] " "PIN_U38                      PCIE_RX_IN\[6\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[6\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 715 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y47_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6 " "RXPMA_X0_Y47_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4464 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34125 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y47_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6 " "RXPCS_X0_Y47_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54510 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y47_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6 " "HSSIPLL_X0_Y47_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1755 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27444 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y47_N136      " "CLOCKDIVIDER_X0_Y47_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y47_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6 " "TXPCS_X0_Y47_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5535 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 35981 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y47_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6 " "TXPMA_X0_Y47_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55729 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T36                      PCIE_TX_OUT\[6\] " "PIN_T36                      PCIE_TX_OUT\[6\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[6\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 723 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R38                      PCIE_RX_IN\[7\] " "PIN_R38                      PCIE_RX_IN\[7\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[7\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 716 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7 " "RXPMA_X0_Y50_N137            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 4541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 34501 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7 " "RXPCS_X0_Y50_N139            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 3863 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 54750 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7 " "HSSIPLL_X0_Y50_N135          PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 27752 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7 " "TXPCS_X0_Y50_N140            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 5678 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 36163 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7 " "TXPMA_X0_Y50_N138            PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 6274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55742 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P36                      PCIE_TX_OUT\[7\] " "PIN_P36                      PCIE_TX_OUT\[7\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[7\]" } } } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 724 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y69_N139               " "CMU_X0_Y69_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N38                       " "PIN_N38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N137             " "RXPMA_X0_Y63_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N139             " "RXPCS_X0_Y63_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y63_N135           " "HSSIPLL_X0_Y63_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y63_N136      " "CLOCKDIVIDER_X0_Y63_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N140             " "TXPCS_X0_Y63_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N138             " "TXPMA_X0_Y63_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M36                       " "PIN_M36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L38                       " "PIN_L38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y66_N137             " "RXPMA_X0_Y66_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y66_N139             " "RXPCS_X0_Y66_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y66_N135           " "HSSIPLL_X0_Y66_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y66_N136      " "CLOCKDIVIDER_X0_Y66_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y66_N140             " "TXPCS_X0_Y66_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y66_N138             " "TXPMA_X0_Y66_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K36                       " "PIN_K36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J38                       " "PIN_J38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N137             " "RXPMA_X0_Y69_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y69_N135           " "HSSIPLL_X0_Y69_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y69_N136      " "CLOCKDIVIDER_X0_Y69_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N138             " "TXPMA_X0_Y69_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H36                       " "PIN_H36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G38                       " "PIN_G38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y72_N137             " "RXPMA_X0_Y72_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y72_N135           " "HSSIPLL_X0_Y72_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y72_N136      " "CLOCKDIVIDER_X0_Y72_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y72_N138             " "TXPMA_X0_Y72_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F36                       " "PIN_F36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E38                       " "PIN_E38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y75_N137             " "RXPMA_X0_Y75_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y75_N139             " "RXPCS_X0_Y75_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y75_N135           " "HSSIPLL_X0_Y75_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y75_N136      " "CLOCKDIVIDER_X0_Y75_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y75_N140             " "TXPCS_X0_Y75_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y75_N138             " "TXPMA_X0_Y75_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D36                       " "PIN_D36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C38                       " "PIN_C38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y78_N137             " "RXPMA_X0_Y78_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y78_N139             " "RXPCS_X0_Y78_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y78_N135           " "HSSIPLL_X0_Y78_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y78_N136      " "CLOCKDIVIDER_X0_Y78_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y78_N140             " "TXPCS_X0_Y78_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y78_N138             " "TXPMA_X0_Y78_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B36                       " "PIN_B36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_RIGHT " "QUAD_SIDE_RIGHT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X119_Y3_N134          " "PCIEHIP_X119_Y3_N134         " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y2_N135   " "CALIBRATIONBLOCK_X119_Y2_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y89_N135   " "CALIBRATIONBLOCK_X119_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X119_Y25_N135 " "ATX LCTANK_X119_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y25_N137             " "CMU_X119_Y25_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y25_N135         " "HSSIPLL_X119_Y25_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y25_N136    " "CLOCKDIVIDER_X119_Y25_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR0 " "Atoms placed to IOBANK_QR0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y10_N139             " "CMU_X119_Y10_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU2                       " "PIN_AU2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y4_N137            " "RXPMA_X119_Y4_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y4_N139            " "RXPCS_X119_Y4_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y4_N135          " "HSSIPLL_X119_Y4_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y4_N136     " "CLOCKDIVIDER_X119_Y4_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y4_N140            " "TXPCS_X119_Y4_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y4_N138            " "TXPMA_X119_Y4_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT4                       " "PIN_AT4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR2                       " "PIN_AR2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y7_N137            " "RXPMA_X119_Y7_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y7_N139            " "RXPCS_X119_Y7_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y7_N135          " "HSSIPLL_X119_Y7_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y7_N136     " "CLOCKDIVIDER_X119_Y7_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y7_N140            " "TXPCS_X119_Y7_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y7_N138            " "TXPMA_X119_Y7_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP4                       " "PIN_AP4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN2                       " "PIN_AN2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y10_N137           " "RXPMA_X119_Y10_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y10_N135         " "HSSIPLL_X119_Y10_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y10_N136    " "CLOCKDIVIDER_X119_Y10_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y10_N138           " "TXPMA_X119_Y10_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM4                       " "PIN_AM4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL2                       " "PIN_AL2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y13_N137           " "RXPMA_X119_Y13_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y13_N135         " "HSSIPLL_X119_Y13_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y13_N136    " "CLOCKDIVIDER_X119_Y13_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y13_N138           " "TXPMA_X119_Y13_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK4                       " "PIN_AK4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ2                       " "PIN_AJ2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y16_N137           " "RXPMA_X119_Y16_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y16_N139           " "RXPCS_X119_Y16_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y16_N135         " "HSSIPLL_X119_Y16_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y16_N136    " "CLOCKDIVIDER_X119_Y16_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y16_N140           " "TXPCS_X119_Y16_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y16_N138           " "TXPMA_X119_Y16_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH4                       " "PIN_AH4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG2                       " "PIN_AG2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y19_N137           " "RXPMA_X119_Y19_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y19_N139           " "RXPCS_X119_Y19_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y19_N135         " "HSSIPLL_X119_Y19_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y19_N136    " "CLOCKDIVIDER_X119_Y19_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y19_N140           " "TXPCS_X119_Y19_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y19_N138           " "TXPMA_X119_Y19_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF4                       " "PIN_AF4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR1 " "Atoms placed to IOBANK_QR1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y41_N139             " "CMU_X119_Y41_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE2                       " "PIN_AE2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y35_N137           " "RXPMA_X119_Y35_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y35_N139           " "RXPCS_X119_Y35_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y35_N135         " "HSSIPLL_X119_Y35_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y35_N136    " "CLOCKDIVIDER_X119_Y35_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y35_N140           " "TXPCS_X119_Y35_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y35_N138           " "TXPMA_X119_Y35_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD4                       " "PIN_AD4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                       " "PIN_AC2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y38_N137           " "RXPMA_X119_Y38_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y38_N139           " "RXPCS_X119_Y38_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y38_N135         " "HSSIPLL_X119_Y38_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y38_N136    " "CLOCKDIVIDER_X119_Y38_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y38_N140           " "TXPCS_X119_Y38_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y38_N138           " "TXPMA_X119_Y38_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                       " "PIN_AB4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y41_N137           " "RXPMA_X119_Y41_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y41_N135         " "HSSIPLL_X119_Y41_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y41_N136    " "CLOCKDIVIDER_X119_Y41_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y41_N138           " "TXPMA_X119_Y41_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y44_N137           " "RXPMA_X119_Y44_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y44_N135         " "HSSIPLL_X119_Y44_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y44_N136    " "CLOCKDIVIDER_X119_Y44_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y44_N138           " "TXPMA_X119_Y44_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y47_N137           " "RXPMA_X119_Y47_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y47_N139           " "RXPCS_X119_Y47_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y47_N135         " "HSSIPLL_X119_Y47_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y47_N136    " "CLOCKDIVIDER_X119_Y47_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y47_N140           " "TXPCS_X119_Y47_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y47_N138           " "TXPMA_X119_Y47_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y50_N137           " "RXPMA_X119_Y50_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y50_N139           " "RXPCS_X119_Y50_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y50_N135         " "HSSIPLL_X119_Y50_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y50_N136    " "CLOCKDIVIDER_X119_Y50_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y50_N140           " "TXPCS_X119_Y50_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y50_N138           " "TXPMA_X119_Y50_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR2 " "Atoms placed to IOBANK_QR2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y69_N139             " "CMU_X119_Y69_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y63_N137           " "RXPMA_X119_Y63_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y63_N139           " "RXPCS_X119_Y63_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y63_N135         " "HSSIPLL_X119_Y63_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y63_N136    " "CLOCKDIVIDER_X119_Y63_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y63_N140           " "TXPCS_X119_Y63_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y63_N138           " "TXPMA_X119_Y63_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y66_N137           " "RXPMA_X119_Y66_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y66_N139           " "RXPCS_X119_Y66_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y66_N135         " "HSSIPLL_X119_Y66_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y66_N136    " "CLOCKDIVIDER_X119_Y66_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y66_N140           " "TXPCS_X119_Y66_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y66_N138           " "TXPMA_X119_Y66_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y69_N137           " "RXPMA_X119_Y69_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y69_N135         " "HSSIPLL_X119_Y69_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y69_N136    " "CLOCKDIVIDER_X119_Y69_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y69_N138           " "TXPMA_X119_Y69_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G2                        " "PIN_G2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y72_N137           " "RXPMA_X119_Y72_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y72_N135         " "HSSIPLL_X119_Y72_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y72_N136    " "CLOCKDIVIDER_X119_Y72_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y72_N138           " "TXPMA_X119_Y72_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F4                        " "PIN_F4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E2                        " "PIN_E2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y75_N137           " "RXPMA_X119_Y75_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y75_N139           " "RXPCS_X119_Y75_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y75_N135         " "HSSIPLL_X119_Y75_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y75_N136    " "CLOCKDIVIDER_X119_Y75_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y75_N140           " "TXPCS_X119_Y75_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y75_N138           " "TXPMA_X119_Y75_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D4                        " "PIN_D4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C2                        " "PIN_C2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y78_N137           " "RXPMA_X119_Y78_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y78_N139           " "RXPCS_X119_Y78_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y78_N135         " "HSSIPLL_X119_Y78_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y78_N136    " "CLOCKDIVIDER_X119_Y78_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y78_N140           " "TXPCS_X119_Y78_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y78_N138           " "TXPMA_X119_Y78_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B4                        " "PIN_B4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1450076556600 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1450076556600 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076558596 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1450076558596 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE4Gen1x8If64.sdc " "Reading SDC File: '../constr/DE4Gen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450076558991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen1x8If64.sdc 56 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE4Gen1x8If64.sdc(56): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559216 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE4Gen1x8If64.sdc 56 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE4Gen1x8If64.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559217 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559217 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1450076559235 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1450076559235 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559249 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1450076559249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1450076559256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen1x8If64.sdc 62 refclk*clkout clock " "Ignored filter at DE4Gen1x8If64.sdc(62): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559256 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen1x8If64.sdc " "Reading SDC File: '../ip/PCIeGen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450076559256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 3 refclk port or pin or register or keeper or net " "Ignored filter at PCIeGen1x8If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559258 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 4 fixedclk_serdes port or pin or register or keeper or net " "Ignored filter at PCIeGen1x8If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559258 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen1x8If64.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x8If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559282 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 17 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen1x8If64.sdc(17): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559311 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559312 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 19 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen1x8If64.sdc(19): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559322 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559322 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 22 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen1x8If64.sdc(22): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559332 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559332 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 24 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen1x8If64.sdc(24): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1450076559342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559343 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559343 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559343 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIeGen1x8If64.sdc " "Reading SDC File: 'PCIeGen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1450076559343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559344 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559344 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x8If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559344 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559345 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559345 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559345 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559345 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559346 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559346 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559346 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559346 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1450076559346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076559448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450076559448 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076559448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450076559448 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076559448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450076559448 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076559449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1450076559449 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559513 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1450076559513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1450076559819 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1450076559830 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 36 clocks " "Found 36 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSCILLATOR_CLK " "  20.000 OSCILLATOR_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout " "  10.000 PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1450076559833 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1450076559833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56318 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56318 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK2~input (placed in PIN AC35 (CLK3n)) " "Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 124156 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 8387 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 104665 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[0\] " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[0\]" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56096 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/mux_foc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_foc.tdf" 54 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55915 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[1\] " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[1\]" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56097 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/mux_foc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_foc.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55916 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[2\] " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[2\]" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56098 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/mux_foc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_foc.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55917 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[3\] " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[3\]" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56099 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561992 ""}  } { { "db/mux_foc.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/mux_foc.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 55918 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 105632 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 105628 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 114310 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561993 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 109434 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|rRst  " "Automatically promoted node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|rRst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rUsing\[31\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rUsing\[31\]" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 6441 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rValid\[1\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rValid\[1\]" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/pipeline.v" 277 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 5792 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rUsing\[4\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rUsing\[4\]" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 6414 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[0\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[0\]" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 4973 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rFinished\[31\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rFinished\[31\]" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 6409 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNextDfrnt " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNextDfrnt" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 4991 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rReqChnlsSame " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rReqChnlsSame" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 4993 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rFinished\[30\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rFinished\[30\]" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/reorder_queue.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 6408 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[2\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[2\]" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 4979 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[3\] " "Destination node riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_64:tx_mux\|tx_engine_selector:selRd\|rChnlNext\[3\]" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/tx_engine_selector.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 4980 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1450076561993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561993 ""}  } { { "../../../../riffa_hdl/riffa.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/riffa_hdl/riffa.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 6492 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.DPRIO_WRITE  " "Automatically promoted node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.DPRIO_WRITE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector90~1 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector90~1" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67204 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~0 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~0" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67212 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector35~0 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector35~0" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67766 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~2 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~2" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67771 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector30~0 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector30~0" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67777 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector22~1 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector22~1" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67780 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector20~1 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector20~1" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67785 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector10~0 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector10~0" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67890 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_channel\[1\]~13 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_channel\[1\]~13" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 324 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67892 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector9~0 " "Destination node ALTGXPCIeGen1x8:altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector9~0" {  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 67893 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1450076561994 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1450076561994 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1450076561994 ""}  } { { "alt_cal.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_cal.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 56286 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450076561994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450076566220 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450076566266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450076566271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450076566329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450076566442 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1450076566532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1450076566532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450076566576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450076568733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "568 EC " "Packed 568 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1450076568780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450076568780 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1450076569298 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1450076569298 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1055 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38767 9695 10437 0 0 }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1450076569298 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 38797 9695 10437 0 0 }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1450076569298 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pciegen1x8if64_serdes.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/pciegen1x8if64_serdes.v" 1427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 45920 9695 10437 0 0 }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1450076569298 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 0 " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl " "Input port INCLK\[0\] of node \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 206 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 59 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1450076570922 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/ALTPLL50I50O125O250O.v" 103 0 0 } } { "../hdl/DE4Gen1x8If64.v" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/hdl/DE4Gen1x8If64.v" 206 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1450076570922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450076571863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450076579310 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "23 " "Fitter has implemented the following 23 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1450076593548 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1450076593548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "23 " "Fitter has implemented the following 23 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1450076593568 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1450076593568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450076593568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450076594260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450076630696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450076630696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450076635164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X36_Y48 X47_Y59 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y48 to location X47_Y59" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y48 to location X47_Y59"} { { 12 { 0 ""} 36 48 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1450076665436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450076665436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:55 " "Fitter routing operations ending: elapsed time is 00:00:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450076698953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1450076698962 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450076698962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "46.39 " "Total time spent on timing analysis during the Fitter is 46.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1450076712014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450076734368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450076736323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450076736455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450076738201 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:05 " "Fitter post-fit operations ending: elapsed time is 00:01:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450076778016 ""}
{ "Critical Warning" "WFTITAN_FTITAN_RAM_DIRECT_EXTERNAL_CLOCK" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0 CLK0 " "Detected external clock signal directly connected to the RAM \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0\" CLK0 port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." {  } { { "db/altsyncram_s2u1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_s2u1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 65105 9695 10437 0 0 }  }  } }  } 1 185021 "Detected external clock signal directly connected to the RAM \"%1!s!\" %2!s! port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." 0 0 "Fitter" 0 -1 1450076839625 ""}
{ "Critical Warning" "WFTITAN_FTITAN_RAM_DIRECT_EXTERNAL_CLOCK" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0 CLK0 " "Detected external clock signal directly connected to the RAM \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0\" CLK0 port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." {  } { { "db/altsyncram_s2u1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_s2u1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 66332 9695 10437 0 0 }  }  } }  } 1 185021 "Detected external clock signal directly connected to the RAM \"%1!s!\" %2!s! port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." 0 0 "Fitter" 0 -1 1450076839625 ""}
{ "Critical Warning" "WFTITAN_FTITAN_RAM_DIRECT_EXTERNAL_CLOCK" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0 CLK0 " "Detected external clock signal directly connected to the RAM \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\|altsyncram_s2u1:auto_generated\|ram_block1a0\" CLK0 port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." {  } { { "db/altsyncram_s2u1.tdf" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/db/altsyncram_s2u1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/" { { 0 { 0 ""} 0 66399 9695 10437 0 0 }  }  } }  } 1 185021 "Detected external clock signal directly connected to the RAM \"%1!s!\" %2!s! port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time)." 0 0 "Fitter" 0 -1 1450076839625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/output_files/DE4Gen1x8If64.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/output_files/DE4Gen1x8If64.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450076856006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2282 " "Peak virtual memory: 2282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450076954007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 23:09:14 2015 " "Processing ended: Sun Dec 13 23:09:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450076954007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:49 " "Elapsed time: 00:06:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450076954007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:24 " "Total CPU time (on all processors): 00:05:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450076954007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450076954007 ""}
