module CLG_full_adder(a, b, cin, sum, g, p);
	input a, b, cin;
	wire c1, c2, s;
	output g, p, sum;
	
	half_adder hd1(a, b, c1, s);
	half_adder hd2(s, cin, c2, sum);
	and(g, a, b)
	xor(p, a, b);
endmodule