#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  2 09:58:58 2023
# Process ID: 2492
# Current directory: C:/Users/sdli/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9100
# Log file: C:/Users/sdli/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/sdli/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sdli/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5540-BELSPC0002/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 816.711 ; gain = 206.059
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 10:00:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/synth_1/runme.log
[Tue May  2 10:00:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28373A
set_property PROGRAM.FILE {C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/impl_1/TopMod.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/impl_1/TopMod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prelab4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prelab4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.srcs/sim_1/imports/Downloads/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prelab4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 9e4bf1e2742a4bad937c6d97addf8ef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot prelab4_behav xil_defaultlib.prelab4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e4bf1e2742a4bad937c6d97addf8ef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot prelab4_behav xil_defaultlib.prelab4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.prelab4
Compiling module xil_defaultlib.glbl
Built simulation snapshot prelab4_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim/xsim.dir/prelab4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim/xsim.dir/prelab4_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  2 10:03:15 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 10:03:15 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prelab4_behav -key {Behavioral:sim_1:Functional:prelab4} -tclbatch {prelab4.tcl} -view {C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.srcs/sim_1/imports/Downloads/Lab04.xpr/Lab04/stateMachineLab4_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.srcs/sim_1/imports/Downloads/Lab04.xpr/Lab04/stateMachineLab4_behav.wcfg
WARNING: Simulation object /prelab4/UUT/Dw was not found in the design.
WARNING: Simulation object /prelab4/UUT/LD was not found in the design.
WARNING: Simulation object /prelab4/UUT/Din was not found in the design.
WARNING: Simulation object /prelab4/UUT/DTC was not found in the design.
WARNING: Simulation object /prelab4/UUT/Q was not found in the design.
WARNING: Simulation object /prelab4/UUT/DTCout was not found in the design.
WARNING: Simulation object /prelab4/UUT/downInc was not found in the design.
WARNING: Simulation object /prelab4/UUT/count0to3/Q was not found in the design.
WARNING: Simulation object /prelab4/UUT/count4to7/Q was not found in the design.
WARNING: Simulation object /prelab4/UUT/count4to7/DTC was not found in the design.
WARNING: Simulation object /prelab4/UUT/count4to7/LD was not found in the design.
WARNING: Simulation object /prelab4/UUT/count4to7/Dw was not found in the design.
source prelab4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prelab4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2044.598 ; gain = 22.500
run 500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prelab4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prelab4_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 9e4bf1e2742a4bad937c6d97addf8ef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot prelab4_behav xil_defaultlib.prelab4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e4bf1e2742a4bad937c6d97addf8ef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot prelab4_behav xil_defaultlib.prelab4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.559 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May  2 10:13:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/synth_1/runme.log
[Tue May  2 10:13:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sdli/Downloads/Lab04FINALFINAL.xpr/Lab04/Lab04.runs/impl_1/TopMod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/sdli/Downloads/Lab04WINNING.xpr.zip -temp_dir C:/Users/sdli/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2492-BELSPC0025 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/sdli/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2492-BELSPC0025' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/sdli/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2492-BELSPC0025/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
