#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x10166a3d0 .scope module, "Testbench" "Testbench" 2 3;
 .timescale -9 -12;
v0xb34c44d20_0 .var "clk", 0 0;
S_0x10166a550 .scope module, "cpu_inst" "CPU" 2 6, 3 2 0, S_0x10166a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0xb34c44780_0 .net "a", 31 0, L_0x101664130;  1 drivers
v0xb34c44820_0 .var "alu_control", 3 0;
v0xb34c448c0_0 .net "b", 31 0, L_0x10166f2c0;  1 drivers
v0xb34c44960_0 .net "clk", 0 0, v0xb34c44d20_0;  1 drivers
v0xb34c44a00_0 .var "rd", 4 0;
v0xb34c44aa0_0 .var "reg_write", 0 0;
v0xb34c44b40_0 .net "result", 31 0, v0x1016694f0_0;  1 drivers
v0xb34c44be0_0 .var "rs1", 4 0;
v0xb34c44c80_0 .var "rs2", 4 0;
S_0x101666f20 .scope module, "alu" "ALU" 3 24, 4 2 0, S_0x10166a550;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v0x101667150_0 .net "a", 31 0, L_0x101664130;  alias, 1 drivers
v0x1016693b0_0 .net "alu_control", 3 0, v0xb34c44820_0;  1 drivers
v0x101669450_0 .net "b", 31 0, L_0x10166f2c0;  alias, 1 drivers
v0x1016694f0_0 .var "result", 31 0;
E_0xb34c00480 .event anyedge, v0x1016693b0_0, v0x101667150_0, v0x101669450_0;
S_0x101663e70 .scope module, "rf" "RegisterFile" 3 12, 5 2 0, S_0x10166a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x101664130 .functor BUFZ 32, L_0x101664090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10166f2c0 .functor BUFZ 32, L_0x10166f100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x101669590_0 .net *"_ivl_0", 31 0, L_0x101664090;  1 drivers
v0x101669630_0 .net *"_ivl_10", 6 0, L_0x10166f1a0;  1 drivers
L_0xb35454058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x101663ff0_0 .net *"_ivl_13", 1 0, L_0xb35454058;  1 drivers
v0xb34c44000_0 .net *"_ivl_2", 6 0, L_0x10166f060;  1 drivers
L_0xb35454010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb34c440a0_0 .net *"_ivl_5", 1 0, L_0xb35454010;  1 drivers
v0xb34c44140_0 .net *"_ivl_8", 31 0, L_0x10166f100;  1 drivers
v0xb34c441e0_0 .net "clk", 0 0, v0xb34c44d20_0;  alias, 1 drivers
v0xb34c44280_0 .net "read_data1", 31 0, L_0x101664130;  alias, 1 drivers
v0xb34c44320_0 .net "read_data2", 31 0, L_0x10166f2c0;  alias, 1 drivers
v0xb34c443c0_0 .net "read_reg1", 4 0, v0xb34c44be0_0;  1 drivers
v0xb34c44460_0 .net "read_reg2", 4 0, v0xb34c44c80_0;  1 drivers
v0xb34c44500_0 .net "reg_write", 0 0, v0xb34c44aa0_0;  1 drivers
v0xb34c445a0 .array "regs", 31 0, 31 0;
v0xb34c44640_0 .net "write_data", 31 0, v0x1016694f0_0;  alias, 1 drivers
v0xb34c446e0_0 .net "write_reg", 4 0, v0xb34c44a00_0;  1 drivers
E_0xb34c004c0 .event posedge, v0xb34c441e0_0;
L_0x101664090 .array/port v0xb34c445a0, L_0x10166f060;
L_0x10166f060 .concat [ 5 2 0 0], v0xb34c44be0_0, L_0xb35454010;
L_0x10166f100 .array/port v0xb34c445a0, L_0x10166f1a0;
L_0x10166f1a0 .concat [ 5 2 0 0], v0xb34c44c80_0, L_0xb35454058;
    .scope S_0x101663e70;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb34c445a0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb34c445a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x101663e70;
T_1 ;
    %wait E_0xb34c004c0;
    %load/vec4 v0xb34c44500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0xb34c446e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xb34c44640_0;
    %load/vec4 v0xb34c446e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb34c445a0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x101666f20;
T_2 ;
    %wait E_0xb34c00480;
    %load/vec4 v0x1016693b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1016694f0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x101667150_0;
    %load/vec4 v0x101669450_0;
    %add;
    %store/vec4 v0x1016694f0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x101667150_0;
    %load/vec4 v0x101669450_0;
    %sub;
    %store/vec4 v0x1016694f0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x101667150_0;
    %load/vec4 v0x101669450_0;
    %and;
    %store/vec4 v0x1016694f0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x101667150_0;
    %load/vec4 v0x101669450_0;
    %or;
    %store/vec4 v0x1016694f0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x10166a550;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb34c44820_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0xb34c44be0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0xb34c44c80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0xb34c44a00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34c44aa0_0, 0, 1;
    %delay 658067456, 1164;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb34c44aa0_0, 0, 1;
    %delay 658067456, 1164;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34c44aa0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x10166a3d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34c44d20_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb34c44d20_0;
    %inv;
    %store/vec4 v0xb34c44d20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x10166a3d0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10166a3d0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu.v";
    "alu.v";
    "register_file.v";
