=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.007036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002496/0 sec (0.001891/0 sec, 0.000605/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.00232/0 sec (0.000966/0.000966 sec, 0.000142/0.000142 sec, 0.001081/0.001081 sec, 0.000131/0.000131 sec )
[LOG] Total clause minimization time: 0.002812/0 sec (0.00089/0.00089 sec, 0.000381/0.000381 sec, 0.001155/0.001155 sec, 0.000386/0.000386 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.007592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.006066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002086/0 sec (0.00152/0 sec, 0.000566/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.001921/0 sec (0.00077/0.00077 sec, 0.000123/0.000123 sec, 0.000915/0.000915 sec, 0.000113/0.000113 sec )
[LOG] Total clause minimization time: 0.002388/0 sec (0.000716/0.000716 sec, 0.000358/0.000358 sec, 0.000954/0.000954 sec, 0.00036/0.00036 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.006527 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.072564 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021373/0 sec (0.006188/0 sec, 0.001003/0 sec, 0.003425/0 sec, 0.010757/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.020732/0 sec (0.003089/0.003089 sec, 0.000236/0.000236 sec, 0.000603/0.000603 sec, 0.001662/0.001662 sec, 0.008919/0.008919 sec, 0.001196/0.001196 sec, 0.001446/0.001446 sec, 0.003581/0.003581 sec )
[LOG] Total clause minimization time: 0.047028/0 sec (0.003063/0.003063 sec, 0.000676/0.000676 sec, 0.002549/0.002549 sec, 0.008404/0.008404 sec, 0.009473/0.009473 sec, 0.001696/0.001696 sec, 0.004599/0.004599 sec, 0.016568/0.016568 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.073255 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 155 8 2 1 142
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.06233 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018181/0 sec (0.003895/0 sec, 0.000873/0 sec, 0.00315/0 sec, 0.010263/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.016297/0 sec (0.001854/0.001854 sec, 0.000205/0.000205 sec, 0.000592/0.000592 sec, 0.001478/0.001478 sec, 0.007009/0.007009 sec, 0.000848/0.000848 sec, 0.001153/0.001153 sec, 0.003158/0.003158 sec )
[LOG] Total clause minimization time: 0.041446/0 sec (0.002004/0.002004 sec, 0.000576/0.000576 sec, 0.002283/0.002283 sec, 0.008064/0.008064 sec, 0.007254/0.007254 sec, 0.001256/0.001256 sec, 0.004228/0.004228 sec, 0.015781/0.015781 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.062935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 133 8 2 1 121
=====================  add6n.aag =====================
[LOG] Relation determinization time: 3.18965 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 681 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 679 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.17495/2 sec (0.008726/0 sec, 0.0013/0 sec, 0.004544/0 sec, 0.014111/0 sec, 0.125968/0 sec, 2.0203/2 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 1.2613/2 sec (0.004412/0.004412 sec, 0.000303/0.000303 sec, 0.000851/0.000851 sec, 0.00217/0.00217 sec, 0.047242/0.047242 sec, 0.92014/0.92014 sec, 0.04467/0.04467 sec, 0.127325/0.127325 sec, 0.009074/0.009074 sec, 0.014505/0.014505 sec, 0.025042/0.025042 sec, 0.065564/0.065564 sec )
[LOG] Total clause minimization time: 1.90113/1 sec (0.004276/0.004276 sec, 0.000898/0.000898 sec, 0.00342/0.00342 sec, 0.011241/0.011241 sec, 0.076806/0.076806 sec, 1.09424/1.09424 sec, 0.207738/0.207738 sec, 0.014471/0.014471 sec, 0.019679/0.019679 sec, 0.037254/0.037254 sec, 0.108904/0.108904 sec, 0.322207/0.322207 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 3.19059 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.42 sec (Real time) / 3.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 798 12 2 1 780
=====================  add6y.aag =====================
[LOG] Relation determinization time: 2.46597 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 686 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 684 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.47015/1 sec (0.006263/0 sec, 0.001211/0 sec, 0.004195/0 sec, 0.013042/0 sec, 0.126852/0 sec, 1.31859/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.946661/0 sec (0.003154/0.003154 sec, 0.000285/0.000285 sec, 0.000791/0.000791 sec, 0.001926/0.001926 sec, 0.051205/0.051205 sec, 0.656573/0.656573 sec, 0.041049/0.041049 sec, 0.08072/0.08072 sec, 0.008774/0.008774 sec, 0.01073/0.01073 sec, 0.02243/0.02243 sec, 0.069024/0.069024 sec )
[LOG] Total clause minimization time: 1.49209/2 sec (0.003068/0.003068 sec, 0.000826/0.000826 sec, 0.003123/0.003123 sec, 0.010396/0.010396 sec, 0.073744/0.073744 sec, 0.65626/0.65626 sec, 0.039782/0.039782 sec, 0.008941/0.008941 sec, 0.094185/0.094185 sec, 0.041456/0.041456 sec, 0.126366/0.126366 sec, 0.433941/0.433941 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 2.46678 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.70 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 777 12 2 1 759
=====================  add8n.aag =====================
[LOG] Relation determinization time: 21.6855 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 3581 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.9431/7 sec (0.012049/0 sec, 0.001648/0 sec, 0.005726/0 sec, 0.017382/0 sec, 0.142697/0 sec, 1.41984/1 sec, 1.48273/2 sec, 3.86103/4 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 5.99558/8 sec (0.005877/0.005877 sec, 0.000367/0.000367 sec, 0.001015/0.001015 sec, 0.002584/0.002584 sec, 0.057089/0.057089 sec, 0.552442/0.552442 sec, 0.628903/0.628903 sec, 0.630692/0.630692 sec, 0.590052/0.590052 sec, 0.28395/0.28395 sec, 0.12976/0.12976 sec, 0.124108/0.124108 sec, 0.137411/0.137411 sec, 1.1668/1.1668 sec, 1.0006/1.0006 sec, 0.683932/0.683932 sec )
[LOG] Total clause minimization time: 15.4034/14 sec (0.006128/0.006128 sec, 0.001176/0.001176 sec, 0.004417/0.004417 sec, 0.013951/0.013951 sec, 0.083868/0.083868 sec, 0.861118/0.861118 sec, 0.831662/0.831662 sec, 3.14238/3.14238 sec, 1.06126/1.06126 sec, 0.281953/0.281953 sec, 0.180127/0.180127 sec, 0.223681/0.223681 sec, 0.363049/0.363049 sec, 0.814632/0.814632 sec, 2.69227/2.69227 sec, 4.84177/4.84177 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 21.6867 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.36 sec (Real time) / 20.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.46 sec (Real time) / 4.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3742 16 2 1 3718
=====================  add8y.aag =====================
[LOG] Relation determinization time: 28.735 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 3521 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3519 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.40897/8 sec (0.008256/0 sec, 0.00152/0 sec, 0.005196/0 sec, 0.015868/0 sec, 0.156164/0 sec, 2.00051/2 sec, 1.37226/2 sec, 3.8492/4 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 5.74442/7 sec (0.004066/0.004066 sec, 0.000362/0.000362 sec, 0.000985/0.000985 sec, 0.002384/0.002384 sec, 0.072687/0.072687 sec, 0.985307/0.985307 sec, 0.280821/0.280821 sec, 0.958746/0.958746 sec, 0.497571/0.497571 sec, 0.207984/0.207984 sec, 0.167368/0.167368 sec, 0.125466/0.125466 sec, 0.123984/0.123984 sec, 0.227491/0.227491 sec, 1.1113/1.1113 sec, 0.977895/0.977895 sec )
[LOG] Total clause minimization time: 22.7005/22 sec (0.004145/0.004145 sec, 0.001055/0.001055 sec, 0.003918/0.003918 sec, 0.012675/0.012675 sec, 0.081727/0.081727 sec, 1.0088/1.0088 sec, 1.06872/1.06872 sec, 2.80424/2.80424 sec, 8.95023/8.95023 sec, 0.172057/0.172057 sec, 0.165944/0.165944 sec, 0.200689/0.200689 sec, 0.374128/0.374128 sec, 0.837888/0.837888 sec, 1.92322/1.92322 sec, 5.09103/5.09103 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 28.7361 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.45 sec (Real time) / 27.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.11 sec (Real time) / 4.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3646 16 2 1 3622
=====================  add10n.aag =====================
[LOG] Relation determinization time: 484.956 sec CPU time.
[LOG] Relation determinization time: 489 sec real time.
[LOG] Final circuit size: 15588 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15586 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 79.8179/80 sec (0.015701/0 sec, 0.001999/0 sec, 0.006716/0 sec, 0.020007/0 sec, 0.145335/0 sec, 1.81353/2 sec, 1.14735/1 sec, 5.11312/6 sec, 15.1695/15 sec, 56.3846/56 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 93.9559/94 sec (0.007669/0.007669 sec, 0.000461/0.000461 sec, 0.001192/0.001192 sec, 0.002998/0.002998 sec, 0.054577/0.054577 sec, 0.959078/0.959078 sec, 0.264016/0.264016 sec, 0.875729/0.875729 sec, 2.15208/2.15208 sec, 6.89162/6.89162 sec, 5.56638/5.56638 sec, 5.02964/5.02964 sec, 3.32822/3.32822 sec, 2.49271/2.49271 sec, 2.98429/2.98429 sec, 4.56614/4.56614 sec, 34.1687/34.1687 sec, 3.55503/3.55503 sec, 6.06626/6.06626 sec, 14.9891/14.9891 sec )
[LOG] Total clause minimization time: 383.863/389 sec (0.007979/0.007979 sec, 0.00142/0.00142 sec, 0.005184/0.005184 sec, 0.016154/0.016154 sec, 0.088879/0.088879 sec, 0.847779/0.847779 sec, 0.860699/0.860699 sec, 4.15259/4.15259 sec, 12.6849/12.6849 sec, 48.1087/48.1087 sec, 25.1947/25.1947 sec, 6.4428/6.4428 sec, 6.11941/6.11941 sec, 3.55003/3.55003 sec, 5.00037/5.00037 sec, 3.94072/3.94072 sec, 8.03504/8.03504 sec, 17.9215/17.9215 sec, 53.8611/53.8611 sec, 187.023/187.023 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 484.958 sec CPU time.
[LOG] Overall execution time: 489 sec real time.
Synthesis time: 488.92 sec (Real time) / 395.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.53 sec (Real time) / 9.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.14 sec (Real time) / 8.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15793 20 2 1 15763
=====================  add10y.aag =====================
[LOG] Relation determinization time: 464.001 sec CPU time.
[LOG] Relation determinization time: 468 sec real time.
[LOG] Final circuit size: 15423 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15421 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 84.6865/85 sec (0.010728/0 sec, 0.001887/0 sec, 0.006336/0 sec, 0.018819/0 sec, 0.144922/0 sec, 2.00489/2 sec, 1.71836/2 sec, 3.93827/4 sec, 15.2543/15 sec, 61.588/62 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 78.3133/78 sec (0.005349/0.005349 sec, 0.000445/0.000445 sec, 0.001184/0.001184 sec, 0.002853/0.002853 sec, 0.055715/0.055715 sec, 1.05139/1.05139 sec, 0.665222/0.665222 sec, 0.986408/0.986408 sec, 2.73617/2.73617 sec, 8.58449/8.58449 sec, 4.86533/4.86533 sec, 5.73029/5.73029 sec, 3.85472/3.85472 sec, 2.71153/2.71153 sec, 1.84201/1.84201 sec, 1.51272/1.51272 sec, 2.93542/2.93542 sec, 7.65152/7.65152 sec, 23.9585/23.9585 sec, 9.16202/9.16202 sec )
[LOG] Total clause minimization time: 377.67/380 sec (0.005331/0.005331 sec, 0.001319/0.001319 sec, 0.004806/0.004806 sec, 0.015113/0.015113 sec, 0.087321/0.087321 sec, 0.94638/0.94638 sec, 1.02934/1.02934 sec, 2.86555/2.86555 sec, 12.1431/12.1431 sec, 51.0468/51.0468 sec, 18.8536/18.8536 sec, 4.7266/4.7266 sec, 3.92229/3.92229 sec, 2.23591/2.23591 sec, 2.22281/2.22281 sec, 3.59992/3.59992 sec, 8.67737/8.67737 sec, 18.7162/18.7162 sec, 55.8221/55.8221 sec, 190.748/190.748 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 464.003 sec CPU time.
[LOG] Overall execution time: 468 sec real time.
Synthesis time: 468.18 sec (Real time) / 376.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.48 sec (Real time) / 10.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.57 sec (Real time) / 8.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15582 20 2 1 15552
=====================  add12n.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9838.89 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9684.95 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9790.30 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9790.05 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9772.13 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9787.51 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9797.93 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9790.19 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9823.66 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9812.22 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00021/0 sec (0.00021/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000204/0 sec (0.000204/0.000204 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002913 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001633 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000279/0 sec (0.000279/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000273/0 sec (0.000273/0.000273 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.4e-05/0 sec (2.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002716 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000351/0 sec (0.000351/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000345/0 sec (0.000345/0.000345 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001894 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.1e-05/0 sec (3.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002625 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.003079 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000444/0 sec (0.000444/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000438/0 sec (0.000438/0.000438 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.00197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00272 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003448 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000566/0 sec (0.000566/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.00056/0 sec (0.00056/0.00056 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.4e-05/0 sec (3.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002897 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.004415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001141/0 sec (0.001141/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001134/0 sec (0.001134/0.001134 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005509 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6e-05/0 sec (3.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003073 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003959 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000507/0 sec (0.000507/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000501/0 sec (0.000501/0.000501 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005171 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002327 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.2e-05/0 sec (4.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.004363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000551/0 sec (0.000551/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000544/0 sec (0.000544/0.000544 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005719 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002425 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.2e-05/0 sec (4.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003308 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.004463 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.00061/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000603/0 sec (0.000603/0.000603 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.83 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002471 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6e-05/0 sec (4.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.36 sec (Real time) / 1.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.004894 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000689/0 sec (0.000689/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000682/0 sec (0.000682/0.000682 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.51 sec (Real time) / 5.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002584 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6e-05/0 sec (4.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.15 sec (Real time) / 3.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.006005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000889/0 sec (0.000889/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000879/0 sec (0.000879/0.000879 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008096 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 746.04 sec (Real time) / 734.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.003335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.7e-05/0 sec (5.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.1e-05/0 sec (5.1e-05/5.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004552 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 469.54 sec (Real time) / 459.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.007033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001135/0 sec (0.001135/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001127/0 sec (0.001127/0.001127 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9924.36 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.004158 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.9e-05/0 sec (6.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.3e-05/0 sec (6.3e-05/6.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.43 sec (Real time) / 9917.80 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.011806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003298/0 sec (0.003298/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.003284/0 sec (0.003284/0.003284 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016035 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.43 sec (Real time) / 9921.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.004133 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.9e-05/0 sec (7.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005998 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.47 sec (Real time) / 9923.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01038 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001658/0 sec (0.001658/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001648/0 sec (0.001648/0.001648 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.51 sec (Real time) / 9924.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.006729 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000103/0 sec (0.000103/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 9.4e-05/0 sec (9.4e-05/9.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009713 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.86 sec (Real time) / 9902.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.003394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00048/0 sec (0.00048/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000472/0 sec (0.000472/0.000472 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.002561 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000258/0 sec (0.000258/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000249/0 sec (0.000249/0.000249 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003446 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.003531 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00069/0 sec (0.00069/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000681/0 sec (0.000681/0.000681 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004544 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.002927 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000249/0 sec (0.000249/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.00024/0 sec (0.00024/0.00024 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004075 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.015897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005448/0 sec (0.005418/0 sec, 2.3e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.006018/0 sec (0.002776/0.002776 sec, 1.9e-05/1.9e-05 sec, 4e-06/4e-06 sec, 0.003219/0.003219 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.005606/0 sec (0.002571/0.002571 sec, 0/0 sec, 0/0 sec, 0.003035/0.003035 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.00837 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003027/0 sec (0.002998/0 sec, 2.3e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.002572/0 sec (0.001548/0.001548 sec, 1.8e-05/1.8e-05 sec, 4e-06/4e-06 sec, 0.001002/0.001002 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002347/0 sec (0.001406/0.001406 sec, 0/0 sec, 0/0 sec, 0.000941/0.000941 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009526 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.010761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004371/0 sec (0.004338/0 sec, 2.6e-05/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.003579/0 sec (0.002202/0.002202 sec, 2.2e-05/2.2e-05 sec, 5e-06/5e-06 sec, 0.00135/0.00135 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003195/0 sec (0.002089/0.002089 sec, 0/0 sec, 0/0 sec, 0.001106/0.001106 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.005651 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001927/0 sec (0.001895/0 sec, 2.6e-05/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001478/0 sec (0.000962/0.000962 sec, 2.3e-05/2.3e-05 sec, 4e-06/4e-06 sec, 0.000489/0.000489 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001387/0 sec (0.000894/0.000894 sec, 0/0 sec, 0/0 sec, 0.000493/0.000493 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006811 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.056986 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036126/0 sec (0.026156/0 sec, 0.009911/0 sec, 1.9e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.025493/0 sec (0.009359/0.009359 sec, 0.009892/0.009892 sec, 1.4e-05/1.4e-05 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 0.006203/0.006203 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.023505/0 sec (0.016044/0.016044 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007461/0.007461 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.059184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.030455 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016627/0 sec (0.016182/0 sec, 0.000402/0 sec, 1e-05/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.010509/0 sec (0.004894/0.004894 sec, 0.000395/0.000395 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 0.005191/0.005191 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.013957/0 sec (0.010559/0.010559 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003398/0.003398 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.032169 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.027617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017783/0 sec (0.0174/0 sec, 0.000341/0 sec, 1e-05/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.008188/0 sec (0.00566/0.00566 sec, 0.000336/0.000336 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 0.002163/0.002163 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01331/0 sec (0.011068/0.011068 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002242/0.002242 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.020542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01265/0 sec (0.012172/0 sec, 0.000436/0 sec, 9e-06/0 sec, 8e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.005743/0 sec (0.003375/0.003375 sec, 0.000429/0.000429 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.001912/0.001912 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010008/0 sec (0.008055/0.008055 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001953/0.001953 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.631444 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.593983/0 sec (0.444971/0 sec, 0.14875/0 sec, 4.2e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.7e-05/0 sec, 2.8e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.218506/0 sec (0.057757/0.057757 sec, 0.148698/0.148698 sec, 3.2e-05/3.2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 0.011856/0.011856 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.379266/0 sec (0.366894/0.366894 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012372/0.012372 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.634697 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.548892 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.526427/0 sec (0.340257/0 sec, 0.185923/0 sec, 4.1e-05/0 sec, 2.7e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.233585/0 sec (0.041547/0.041547 sec, 0.185871/0.185871 sec, 3.1e-05/3.1e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.005985/0.005985 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.286181/0 sec (0.279576/0.279576 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006605/0.006605 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.551356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.533573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.515615/0 sec (0.33932/0 sec, 0.176049/0 sec, 4e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.6e-05/0 sec, 2.7e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.222787/0 sec (0.04238/0.04238 sec, 0.176007/0.176007 sec, 3.2e-05/3.2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.004217/0.004217 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.282179/0 sec (0.278779/0.278779 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0034/0.0034 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.535666 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.476694 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.463421/1 sec (0.286089/1 sec, 0.177095/0 sec, 4.3e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.214211/0 sec (0.034839/0.034839 sec, 0.177036/0.177036 sec, 3.4e-05/3.4e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 0.00216/0.00216 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.234535/1 sec (0.232097/0.232097 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002438/0.002438 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.478486 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 37.6353 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.4876/38 sec (15.1711/15 sec, 20.7669/21 sec, 1.24557/1 sec, 0.300087/1 sec, 0.001395/0 sec, 0.00027/0 sec, 0.000248/0 sec, 0.000242/0 sec, 0.000249/0 sec, 0.000244/0 sec, 0.000245/0 sec, 0.000248/0 sec, 0.000247/0 sec, 0.000246/0 sec, 0.000249/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 24.2806/25 sec (1.94852/1.94852 sec, 20.7667/20.7667 sec, 1.24538/1.24538 sec, 0.299904/0.299904 sec, 0.001332/0.001332 sec, 0.000222/0.000222 sec, 0.000201/0.000201 sec, 0.000196/0.000196 sec, 0.000199/0.000199 sec, 0.000199/0.000199 sec, 0.000199/0.000199 sec, 0.000199/0.000199 sec, 0.0002/0.0002 sec, 0.0002/0.0002 sec, 0.000202/0.000202 sec, 0.016691/0.016691 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.8731/11 sec (11.8572/11.8572 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01589/0.01589 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 37.6397 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.92 sec (Real time) / 34.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 36.0391 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.9079/36 sec (11.9706/12 sec, 21.0624/21 sec, 2.09541/2 sec, 0.651749/1 sec, 0.116131/0 sec, 0.009445/0 sec, 0.000342/0 sec, 0.00023/0 sec, 0.000236/0 sec, 0.000234/0 sec, 0.000237/0 sec, 0.000235/0 sec, 0.000239/0 sec, 0.000239/0 sec, 0.000266/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 25.6495/26 sec (1.70538/1.70538 sec, 21.0621/21.0621 sec, 2.09516/2.09516 sec, 0.651435/0.651435 sec, 0.11591/0.11591 sec, 0.009222/0.009222 sec, 0.000295/0.000295 sec, 0.000185/0.000185 sec, 0.000191/0.000191 sec, 0.000189/0.000189 sec, 0.000191/0.000191 sec, 0.000188/0.000188 sec, 0.000191/0.000191 sec, 0.000193/0.000193 sec, 0.000192/0.000192 sec, 0.008466/0.008466 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.89981/10 sec (8.891/8.891 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008817/0.008817 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.0427 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.33 sec (Real time) / 32.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 32.3392 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.2329/32 sec (11.7701/11 sec, 17.499/18 sec, 2.03404/2 sec, 0.75373/1 sec, 0.147654/0 sec, 0.024142/0 sec, 0.002397/0 sec, 0.000256/0 sec, 0.000235/0 sec, 0.000233/0 sec, 0.000235/0 sec, 0.000234/0 sec, 0.000231/0 sec, 0.000234/0 sec, 0.000232/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 22.1137/23 sec (1.64744/1.64744 sec, 17.4987/17.4987 sec, 2.03379/2.03379 sec, 0.753493/0.753493 sec, 0.147416/0.147416 sec, 0.023902/0.023902 sec, 0.002319/0.002319 sec, 0.000209/0.000209 sec, 0.000188/0.000188 sec, 0.000185/0.000185 sec, 0.000188/0.000188 sec, 0.000188/0.000188 sec, 0.000187/0.000187 sec, 0.000188/0.000188 sec, 0.000184/0.000184 sec, 0.005107/0.005107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.79822/9 sec (8.79324/8.79324 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004987/0.004987 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.3428 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.61 sec (Real time) / 29.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 34.3131 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.2129/35 sec (10.2845/11 sec, 20.267/20 sec, 2.58907/3 sec, 0.896812/0 sec, 0.158809/1 sec, 0.014522/0 sec, 0.000342/0 sec, 0.000255/0 sec, 0.000239/0 sec, 0.000237/0 sec, 0.000236/0 sec, 0.000236/0 sec, 0.000238/0 sec, 0.000238/0 sec, 0.000237/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 25.4391/25 sec (1.50993/1.50993 sec, 20.2667/20.2667 sec, 2.58879/2.58879 sec, 0.896574/0.896574 sec, 0.158569/0.158569 sec, 0.014305/0.014305 sec, 0.000292/0.000292 sec, 0.00019/0.00019 sec, 0.000193/0.000193 sec, 0.000192/0.000192 sec, 0.00019/0.00019 sec, 0.00019/0.00019 sec, 0.000193/0.000193 sec, 0.000193/0.000193 sec, 0.000192/0.000192 sec, 0.002404/0.002404 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.44998/9 sec (7.44733/7.44733 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002656/0.002656 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 34.3157 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.57 sec (Real time) / 31.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 487.417 sec CPU time.
[LOG] Relation determinization time: 489 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 486.746/488 sec (82.6742/83 sec, 352.224/353 sec, 37.4469/38 sec, 10.4627/10 sec, 2.90564/3 sec, 0.753556/1 sec, 0.218285/0 sec, 0.045894/0 sec, 0.006415/0 sec, 0.001403/0 sec, 0.001036/0 sec, 0.000981/0 sec, 0.000937/0 sec, 0.000933/0 sec, 0.000987/0 sec, 0.000918/0 sec, 0.000911/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 418.786/425 sec (14.7161/14.7161 sec, 352.223/352.223 sec, 37.4461/37.4461 sec, 10.4619/10.4619 sec, 2.90477/2.90477 sec, 0.752716/0.752716 sec, 0.217462/0.217462 sec, 0.045076/0.045076 sec, 0.00559/0.00559 sec, 0.001178/0.001178 sec, 0.000843/0.000843 sec, 0.000795/0.000795 sec, 0.000758/0.000758 sec, 0.000752/0.000752 sec, 0.000776/0.000776 sec, 0.000742/0.000742 sec, 0.000732/0.000732 sec, 0.006392/0.006392 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 43.7726/46 sec (43.766/43.766 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006542/0.006542 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 487.421 sec CPU time.
[LOG] Overall execution time: 489 sec real time.
Synthesis time: 488.73 sec (Real time) / 445.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 515.381 sec CPU time.
[LOG] Relation determinization time: 517 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 514.805/516 sec (70.8199/71 sec, 362.9/364 sec, 59.4406/60 sec, 15.7462/15 sec, 4.38117/5 sec, 1.32495/1 sec, 0.157979/0 sec, 0.024452/0 sec, 0.001856/0 sec, 0.001057/0 sec, 0.000997/0 sec, 0.001066/0 sec, 0.001081/0 sec, 0.001015/0 sec, 0.001051/0 sec, 0.00105/0 sec, 0.001043/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 456.869/459 sec (12.8873/12.8873 sec, 362.899/362.899 sec, 59.4398/59.4398 sec, 15.7455/15.7455 sec, 4.38049/4.38049 sec, 1.32424/1.32424 sec, 0.157283/0.157283 sec, 0.023785/0.023785 sec, 0.001613/0.001613 sec, 0.000863/0.000863 sec, 0.000806/0.000806 sec, 0.000849/0.000849 sec, 0.000881/0.000881 sec, 0.000814/0.000814 sec, 0.000839/0.000839 sec, 0.000851/0.000851 sec, 0.000827/0.000827 sec, 0.003239/0.003239 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 36.528/35 sec (36.5238/36.5238 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004151/0.004151 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 515.384 sec CPU time.
[LOG] Overall execution time: 517 sec real time.
Synthesis time: 516.97 sec (Real time) / 481.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9122.89 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9211.43 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9381.84 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9127.48 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 2429.46 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 2356.74 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.09 sec (Real time) / 2307.24 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 2260.72 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.14 sec (Real time) / 1910.50 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 1842.42 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.01101 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003927/0 sec (0.003121/0 sec, 0.000399/0 sec, 0.000203/0 sec, 0.000204/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.003721/0 sec (0.001625/0.001625 sec, 0.000115/0.000115 sec, 7.7e-05/7.7e-05 sec, 8.6e-05/8.6e-05 sec, 0.001567/0.001567 sec, 0.000117/0.000117 sec, 6.8e-05/6.8e-05 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0.004184/0 sec (0.001474/0.001474 sec, 0.000217/0.000217 sec, 9.4e-05/9.4e-05 sec, 9.3e-05/9.3e-05 sec, 0.001703/0.001703 sec, 0.000287/0.000287 sec, 0.000174/0.000174 sec, 0.000142/0.000142 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.011931 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.776621 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 391 new AND gates.
[LOG] Size before ABC: 851 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.369683/0 sec (0.0148/0 sec, 0.001185/0 sec, 0.003134/0 sec, 0.016094/0 sec, 0.108751/0 sec, 0.027103/0 sec, 0.192151/0 sec, 0.006465/0 sec )
[LOG] Nr of iterations: 364 (3, 6, 13, 38, 45, 43, 26, 12, 2, 5, 12, 37, 44, 42, 25, 11 )
[LOG] Total clause computation time: 0.235915/0 sec (0.007163/0.007163 sec, 0.000313/0.000313 sec, 0.000676/0.000676 sec, 0.002514/0.002514 sec, 0.048857/0.048857 sec, 0.004424/0.004424 sec, 0.091182/0.091182 sec, 0.001389/0.001389 sec, 0.020917/0.020917 sec, 0.00545/0.00545 sec, 0.004987/0.004987 sec, 0.008746/0.008746 sec, 0.012441/0.012441 sec, 0.013258/0.013258 sec, 0.008969/0.008969 sec, 0.004629/0.004629 sec )
[LOG] Total clause minimization time: 0.522458/0 sec (0.007588/0.007588 sec, 0.000761/0.000761 sec, 0.002222/0.002222 sec, 0.012743/0.012743 sec, 0.058928/0.058928 sec, 0.021613/0.021613 sec, 0.100079/0.100079 sec, 0.004724/0.004724 sec, 0.026617/0.026617 sec, 0.00693/0.00693 sec, 0.009302/0.009302 sec, 0.037922/0.037922 sec, 0.139626/0.139626 sec, 0.050019/0.050019 sec, 0.031443/0.031443 sec, 0.011941/0.011941 sec )
[LOG] Total clause size reduction: 2946 --> 1702 (32 --> 2, 75 --> 12, 168 --> 42, 481 --> 202, 528 --> 243, 462 --> 213, 250 --> 107, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 202 --> 202, 243 --> 243, 213 --> 213, 107 --> 107, 30 --> 30 )
[LOG] Average clause size reduction: 8.09341 --> 4.67582 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6579 --> 5.31579, 11.7333 --> 5.4, 10.7442 --> 4.95349, 9.61538 --> 4.11538, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.45946 --> 5.45946, 5.52273 --> 5.52273, 5.07143 --> 5.07143, 4.28 --> 4.28, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.777987 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 534 8 0 1 519
=====================  mult5.aag =====================
[LOG] Relation determinization time: 19.9499 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1702 new AND gates.
[LOG] Size before ABC: 4273 AND gates.
[LOG] Size after ABC: 1701 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.24664/5 sec (0.02226/0 sec, 0.001521/0 sec, 0.004934/0 sec, 0.023568/0 sec, 0.210049/0 sec, 0.450721/1 sec, 0.329284/0 sec, 3.95816/4 sec, 0.168766/0 sec, 0.077378/0 sec )
[LOG] Nr of iterations: 1320 (3, 6, 13, 40, 128, 158, 138, 100, 50, 29, 2, 5, 12, 39, 127, 157, 137, 99, 49, 28 )
[LOG] Total clause computation time: 4.33097/7 sec (0.010995/0.010995 sec, 0.000402/0.000402 sec, 0.001017/0.001017 sec, 0.003689/0.003689 sec, 0.06544/0.06544 sec, 0.143966/0.143966 sec, 0.045511/0.045511 sec, 1.79383/1.79383 sec, 0.02284/0.02284 sec, 0.010965/0.010965 sec, 0.073551/0.073551 sec, 0.136195/0.136195 sec, 0.045444/0.045444 sec, 0.057573/0.057573 sec, 0.430157/0.430157 sec, 0.109225/0.109225 sec, 0.117743/0.117743 sec, 1.19746/1.19746 sec, 0.040641/0.040641 sec, 0.024326/0.024326 sec )
[LOG] Total clause minimization time: 15.4692/13 sec (0.011222/0.011222 sec, 0.001012/0.001012 sec, 0.003641/0.003641 sec, 0.018928/0.018928 sec, 0.14112/0.14112 sec, 0.29884/0.29884 sec, 0.273252/0.273252 sec, 2.15266/2.15266 sec, 0.139273/0.139273 sec, 0.062703/0.062703 sec, 7.7473/7.7473 sec, 0.044692/0.044692 sec, 0.045335/0.045335 sec, 0.108033/0.108033 sec, 0.754246/0.754246 sec, 0.686304/0.686304 sec, 0.741106/0.741106 sec, 1.80615/1.80615 sec, 0.289365/0.289365 sec, 0.143998/0.143998 sec )
[LOG] Total clause size reduction: 13775 --> 8546 (40 --> 2, 95 --> 12, 216 --> 42, 663 --> 212, 2032 --> 922, 2355 --> 1142, 1918 --> 960, 1287 --> 607, 588 --> 268, 308 --> 106, 2 --> 2, 12 --> 12, 42 --> 42, 212 --> 212, 922 --> 922, 1142 --> 1142, 960 --> 960, 607 --> 607, 268 --> 268, 106 --> 106 )
[LOG] Average clause size reduction: 10.4356 --> 6.47424 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.575 --> 5.3, 15.875 --> 7.20312, 14.9051 --> 7.22785, 13.8986 --> 6.95652, 12.87 --> 6.07, 11.76 --> 5.36, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.4359 --> 5.4359, 7.25984 --> 7.25984, 7.27389 --> 7.27389, 7.0073 --> 7.0073, 6.13131 --> 6.13131, 5.46939 --> 5.46939, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 19.9521 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.57 sec (Real time) / 19.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.25 sec (Real time) / 3.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1938 10 0 1 1919
=====================  mult6.aag =====================
[LOG] Relation determinization time: 130.591 sec CPU time.
[LOG] Relation determinization time: 133 sec real time.
[LOG] Final circuit size: 7608 new AND gates.
[LOG] Size before ABC: 22368 AND gates.
[LOG] Size after ABC: 7607 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 28.0802/29 sec (0.032743/0 sec, 0.002225/0 sec, 0.006396/0 sec, 0.030662/0 sec, 0.168157/1 sec, 1.40822/1 sec, 3.96058/4 sec, 6.05858/6 sec, 9.58854/10 sec, 4.19191/4 sec, 2.01654/2 sec, 0.615693/1 sec )
[LOG] Nr of iterations: 5326 (3, 6, 12, 38, 134, 473, 624, 579, 384, 250, 122, 44, 2, 5, 11, 37, 133, 472, 623, 578, 383, 249, 121, 43 )
[LOG] Total clause computation time: 25.6822/27 sec (0.016653/0.016653 sec, 0.000594/0.000594 sec, 0.001341/0.001341 sec, 0.004646/0.004646 sec, 0.021517/0.021517 sec, 0.293624/0.293624 sec, 0.639945/0.639945 sec, 0.739944/0.739944 sec, 2.63512/2.63512 sec, 0.443266/0.443266 sec, 0.227831/0.227831 sec, 0.076206/0.076206 sec, 0.827474/0.827474 sec, 0.421925/0.421925 sec, 0.929303/0.929303 sec, 0.535257/0.535257 sec, 0.808779/0.808779 sec, 1.56544/1.56544 sec, 2.29256/2.29256 sec, 3.66409/3.66409 sec, 3.94514/3.94514 sec, 4.90347/4.90347 sec, 0.464624/0.464624 sec, 0.22349/0.22349 sec )
[LOG] Total clause minimization time: 102.034/102 sec (0.016031/0.016031 sec, 0.001514/0.001514 sec, 0.004798/0.004798 sec, 0.025123/0.025123 sec, 0.141805/0.141805 sec, 1.08446/1.08446 sec, 3.20696/3.20696 sec, 5.09178/5.09178 sec, 6.71237/6.71237 sec, 3.56394/3.56394 sec, 1.6919/1.6919 sec, 0.504649/0.504649 sec, 14.297/14.297 sec, 0.901517/0.901517 sec, 0.486896/0.486896 sec, 0.77586/0.77586 sec, 2.08219/2.08219 sec, 8.03507/8.03507 sec, 15.2165/15.2165 sec, 15.689/15.689 sec, 10.9625/10.9625 sec, 7.11575/7.11575 sec, 3.34853/3.34853 sec, 1.07813/1.07813 sec )
[LOG] Total clause size reduction: 68334 --> 44736 (48 --> 2, 115 --> 12, 242 --> 41, 777 --> 200, 2660 --> 967, 8968 --> 4281, 11214 --> 5763, 9826 --> 5203, 6128 --> 3145, 3735 --> 1805, 1694 --> 743, 559 --> 206, 2 --> 2, 12 --> 12, 41 --> 41, 200 --> 200, 967 --> 967, 4281 --> 4281, 5763 --> 5763, 5203 --> 5203, 3145 --> 3145, 1805 --> 1805, 743 --> 743, 206 --> 206 )
[LOG] Average clause size reduction: 12.8303 --> 8.39955 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.41667, 20.4474 --> 5.26316, 19.8507 --> 7.21642, 18.9598 --> 9.05074, 17.9712 --> 9.23558, 16.9706 --> 8.98618, 15.9583 --> 8.1901, 14.94 --> 7.22, 13.8852 --> 6.09016, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.72727 --> 3.72727, 5.40541 --> 5.40541, 7.27068 --> 7.27068, 9.06992 --> 9.06992, 9.2504 --> 9.2504, 9.00173 --> 9.00173, 8.21149 --> 8.21149, 7.249 --> 7.249, 6.1405 --> 6.1405, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 130.593 sec CPU time.
[LOG] Overall execution time: 133 sec real time.
Synthesis time: 132.45 sec (Real time) / 122.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.15 sec (Real time) / 15.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.24 sec (Real time) / 6.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7953 12 0 1 7930
=====================  mult7.aag =====================
[LOG] Relation determinization time: 5559.95 sec CPU time.
[LOG] Relation determinization time: 5584 sec real time.
[LOG] Final circuit size: 29370 new AND gates.
[LOG] Size before ABC: 103710 AND gates.
[LOG] Size after ABC: 29370 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 481.761/483 sec (0.051408/0 sec, 0.002964/0 sec, 0.007579/0 sec, 0.037748/0 sec, 0.204934/1 sec, 1.71436/1 sec, 14.0097/14 sec, 57.8474/58 sec, 106.525/107 sec, 137.747/138 sec, 88.0778/89 sec, 47.7048/48 sec, 20.5266/20 sec, 7.30353/7 sec )
[LOG] Nr of iterations: 20270 (3, 6, 11, 36, 131, 480, 1795, 2252, 2085, 1575, 947, 497, 228, 96, 2, 5, 10, 35, 130, 479, 1794, 2251, 2084, 1574, 946, 496, 227, 95 )
[LOG] Total clause computation time: 344.761/349 sec (0.025727/0.025727 sec, 0.000813/0.000813 sec, 0.001529/0.001529 sec, 0.005506/0.005506 sec, 0.025929/0.025929 sec, 0.305192/0.305192 sec, 1.93332/1.93332 sec, 7.54659/7.54659 sec, 10.1827/10.1827 sec, 17.2617/17.2617 sec, 6.84015/6.84015 sec, 3.83827/3.83827 sec, 1.7815/1.7815 sec, 0.662012/0.662012 sec, 7.16751/7.16751 sec, 8.93682/8.93682 sec, 17.078/17.078 sec, 14.8554/14.8554 sec, 20.7768/20.7768 sec, 17.7723/17.7723 sec, 33.3763/33.3763 sec, 31.0834/31.0834 sec, 32.6624/32.6624 sec, 33.6889/33.6889 sec, 29.1269/29.1269 sec, 32.6474/32.6474 sec, 10.9592/10.9592 sec, 4.21876/4.21876 sec )
[LOG] Total clause minimization time: 5172.14/5187 sec (0.025596/0.025596 sec, 0.001959/0.001959 sec, 0.005696/0.005696 sec, 0.03119/0.03119 sec, 0.173613/0.173613 sec, 1.37705/1.37705 sec, 11.663/11.663 sec, 48.3211/48.3211 sec, 92.9805/92.9805 sec, 116.922/116.922 sec, 78.6278/78.6278 sec, 42.3692/42.3692 sec, 18.0187/18.0187 sec, 6.3361/6.3361 sec, 90.4473/90.4473 sec, 11.9238/11.9238 sec, 30.3623/30.3623 sec, 15.0662/15.0662 sec, 45.4348/45.4348 sec, 180.523/180.523 sec, 886.54/886.54 sec, 1007.62/1007.62 sec, 794.037/794.037 sec, 681.411/681.411 sec, 416.012/416.012 sec, 219.119/219.119 sec, 209.456/209.456 sec, 167.33/167.33 sec )
[LOG] Total clause size reduction: 308015 --> 207420 (56 --> 2, 135 --> 12, 260 --> 36, 875 --> 192, 3120 --> 946, 11017 --> 4342, 39468 --> 19485, 47271 --> 24933, 41680 --> 22767, 29906 --> 16162, 17028 --> 8669, 8432 --> 4016, 3632 --> 1606, 1425 --> 542, 2 --> 2, 12 --> 12, 36 --> 36, 192 --> 192, 946 --> 946, 4342 --> 4342, 19485 --> 19485, 24933 --> 24933, 22767 --> 22767, 16162 --> 16162, 8669 --> 8669, 4016 --> 4016, 1606 --> 1606, 542 --> 542 )
[LOG] Average clause size reduction: 15.1956 --> 10.2329 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3056 --> 5.33333, 23.8168 --> 7.22137, 22.9521 --> 9.04583, 21.9877 --> 10.8552, 20.9907 --> 11.0715, 19.9904 --> 10.9194, 18.9879 --> 10.2616, 17.981 --> 9.15417, 16.9658 --> 8.08048, 15.9298 --> 7.04386, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.48571 --> 5.48571, 7.27692 --> 7.27692, 9.06472 --> 9.06472, 10.8612 --> 10.8612, 11.0764 --> 11.0764, 10.9247 --> 10.9247, 10.2681 --> 10.2681, 9.16385 --> 9.16385, 8.09677 --> 8.09677, 7.07489 --> 7.07489, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 5559.96 sec CPU time.
[LOG] Overall execution time: 5584 sec real time.
Synthesis time: 5583.22 sec (Real time) / 5332.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 50.14 sec (Real time) / 49.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 84.99 sec (Real time) / 84.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 29853 14 0 1 29825
=====================  mult8.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9882.69 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9911.36 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9885.31 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9896.20 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9912.56 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9907.04 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9914.43 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9917.83 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9909.88 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.008198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003892/0 sec (0.003892/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001956/0 sec (0.001946/0.001946 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.003027/0 sec (0.001927/0.001927 sec, 0.0011/0.0011 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009311 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.009178 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003535/0 sec (0.003535/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001896/0 sec (0.001883/0.001883 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.00247/0 sec (0.001607/0.001607 sec, 0.000863/0.000863 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010619 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.020335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011459/0 sec (0.011459/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00579/0 sec (0.005774/0.005774 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.008354/0 sec (0.005657/0.005657 sec, 0.002697/0.002697 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.022602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.021479 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011264/0 sec (0.011264/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.005679/0 sec (0.005657/0.005657 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0.008192/0 sec (0.005557/0.005557 sec, 0.002635/0.002635 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023765 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.049802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030821/0 sec (0.030821/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.015591/0 sec (0.015566/0.015566 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0.021839/0 sec (0.015218/0.015218 sec, 0.006621/0.006621 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.054966 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.048557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030235/0 sec (0.030235/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.015168/0 sec (0.015143/0.015143 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0.021459/0 sec (0.015056/0.015056 sec, 0.006403/0.006403 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.053713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.136289 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.092968/0 sec (0.092968/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.046847/0 sec (0.0468/0.0468 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0.062626/0 sec (0.046111/0.046111 sec, 0.016515/0.016515 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.151303 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.131074 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088573/0 sec (0.088573/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.04464/0 sec (0.044596/0.044596 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0.059908/0 sec (0.043906/0.043906 sec, 0.016002/0.016002 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.146938 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.408862 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.30523/1 sec (0.30523/1 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.153235/0 sec (0.153113/0.153113 sec, 0.000122/0.000122 sec )
[LOG] Total clause minimization time: 0.195689/1 sec (0.151964/0.151964 sec, 0.043725/0.043725 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.461388 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.417045 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.31295/0 sec (0.31295/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.157524/0 sec (0.157419/0.157419 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.197099/0 sec (0.155397/0.155397 sec, 0.041702/0.041702 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.468944 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.004069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001627/0 sec (0.000914/0 sec, 7e-06/0 sec, 0.000706/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000949/0 sec (0.000906/0.000906 sec, 5e-06/5e-06 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.001062/0 sec (0/0 sec, 0/0 sec, 0.000666/0.000666 sec, 0/0 sec, 0/0 sec, 0.000396/0.000396 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004852 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00047/0 sec (2.1e-05/0 sec, 8e-06/0 sec, 0.000441/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000434/0 sec (1.5e-05/1.5e-05 sec, 4e-06/4e-06 sec, 0.000408/0.000408 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002986 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.00845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004356/0 sec (0.002437/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.001897/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002491/0 sec (0.002428/0.002428 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3.8e-05/3.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.002897/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001843/0.001843 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001054/0.001054 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.003571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000994/0 sec (2.2e-05/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.00095/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000949/0 sec (1.7e-05/1.7e-05 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.000909/0.000909 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.017154 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010316/0 sec (0.00563/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 0.004641/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.005722/0 sec (0.005623/0.005623 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5.7e-05/5.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.006861/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004563/0.004563 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002298/0.002298 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018747 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.006161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002293/0 sec (2.7e-05/0 sec, 1.2e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 1e-05/0 sec, 0.002215/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002224/0 sec (2e-05/2e-05 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 0.00216/0.00216 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.032543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020476/0 sec (0.010875/0 sec, 1.4e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 0.00952/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.011028/0 sec (0.010865/0.010865 sec, 9e-06/9e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 8.8e-05/8.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.013838/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009407/0.009407 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004431/0.004431 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.035384 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01032 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004441/0 sec (3.6e-05/0 sec, 1.6e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.3e-05/0 sec, 1.4e-05/0 sec, 0.004309/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.004354/0 sec (2.8e-05/2.8e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 1e-05/1e-05 sec, 0.00424/0.00424 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.054674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036168/0 sec (0.018343/0 sec, 1.8e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 0.017683/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01858/0 sec (0.018331/0.018331 sec, 1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1e-05/1e-05 sec, 0.000125/0.000125 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0.024595/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017528/0.017528 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007067/0.007067 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.059123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.015358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007433/0 sec (4.3e-05/0 sec, 2.1e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 2e-05/0 sec, 0.007219/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.007314/0 sec (3.3e-05/3.3e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.007133/0.007133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 8.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.078914 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049811/0 sec (0.022597/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.3e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 0.026974/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.022948/0 sec (0.022582/0.022582 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 0.000168/0.000168 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0.03922/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02677/0.02677 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01245/0.01245 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.085919 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.022671 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011282/0 sec (5.6e-05/0 sec, 2.6e-05/0 sec, 2.5e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.6e-05/0 sec, 0.010958/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.011124/0 sec (4.7e-05/4.7e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec, 0.010845/0.010845 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.000105/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.5e-05/6.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027172 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.108859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069498/0 sec (0.032245/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 2.9e-05/0 sec, 3e-05/0 sec, 2.8e-05/0 sec, 3.2e-05/0 sec, 3e-05/0 sec, 3.3e-05/0 sec, 3.1e-05/0 sec, 2.8e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 3e-05/0 sec, 0.036858/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.032777/0 sec (0.032225/0.032225 sec, 2.3e-05/2.3e-05 sec, 2.2e-05/2.2e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2.1e-05/2.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 0.000229/0.000229 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0.051689/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.036582/0.036582 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015107/0.015107 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.118884 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.031292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016028/0 sec (6.6e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3e-05/0 sec, 0.015553/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.015827/0 sec (5.3e-05/5.3e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 0.015419/0.015419 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.000127/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037897 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.13917 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089533/0 sec (0.039575/0 sec, 4.2e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.4e-05/0 sec, 4.3e-05/0 sec, 4.2e-05/0 sec, 4.3e-05/0 sec, 4.2e-05/0 sec, 3.8e-05/0 sec, 3.7e-05/0 sec, 3.8e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 0.04937/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.040324/0 sec (0.039552/0.039552 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 3e-05/3e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.9e-05/2.9e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 0.000292/0.000292 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.067464/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.049022/0.049022 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.018442/0.018442 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.153814 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.041329 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021757/0 sec (8.1e-05/0 sec, 4.3e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 4.1e-05/0 sec, 4.2e-05/0 sec, 4.2e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4e-05/0 sec, 4.1e-05/0 sec, 3.9e-05/0 sec, 0.021067/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.021484/0 sec (6.8e-05/6.8e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 0.020898/0.020898 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0.000143/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.7e-05/8.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.050287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.175973 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114707/0 sec (0.052017/0 sec, 5.4e-05/0 sec, 5.1e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 5e-05/0 sec, 4.6e-05/0 sec, 4.4e-05/0 sec, 4.5e-05/0 sec, 5e-05/0 sec, 4.7e-05/0 sec, 4.5e-05/0 sec, 4.3e-05/0 sec, 4.4e-05/0 sec, 4.4e-05/0 sec, 4.4e-05/0 sec, 4.3e-05/0 sec, 4.5e-05/0 sec, 0.0619/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05301/0 sec (0.05199/0.05199 sec, 4.1e-05/4.1e-05 sec, 3.8e-05/3.8e-05 sec, 3.4e-05/3.4e-05 sec, 3.5e-05/3.5e-05 sec, 3.7e-05/3.7e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.4e-05/3.4e-05 sec, 0.000362/0.000362 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.1e-05/7.1e-05 sec )
[LOG] Total clause minimization time: 0.082775/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06147/0.06147 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.021305/0.021305 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.195496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.051616 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027231/0 sec (9.7e-05/0 sec, 4.8e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.8e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 6.1e-05/0 sec, 4.7e-05/0 sec, 0.026312/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.026937/0 sec (8.3e-05/8.3e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 5.3e-05/5.3e-05 sec, 4e-05/4e-05 sec, 0.026127/0.026127 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0.000163/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0001/0.0001 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.063952 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.220089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.142516/0 sec (0.059919/0 sec, 5.5e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 5.2e-05/0 sec, 5.4e-05/0 sec, 6.2e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 5.1e-05/0 sec, 5e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 0.081622/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.061141/0 sec (0.059893/0.059893 sec, 4.1e-05/4.1e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 4.9e-05/4.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 0.000432/0.000432 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.3e-05/8.3e-05 sec )
[LOG] Total clause minimization time: 0.108345/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.081127/0.081127 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027218/0.027218 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.247282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.075121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03073/0 sec (0.029592/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.6e-05/0 sec, 3.3e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.3e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 0.00052/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.030361/0 sec (0.02957/0.02957 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.4e-05/2.4e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 0.000289/0.000289 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0.015012/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000111/0.000111 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014901/0.014901 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.091258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.26931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17631/0 sec (0.074775/0 sec, 6.6e-05/0 sec, 6.2e-05/0 sec, 7.1e-05/0 sec, 6.7e-05/0 sec, 6.7e-05/0 sec, 6.9e-05/0 sec, 6.8e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 7.5e-05/0 sec, 7.2e-05/0 sec, 6.5e-05/0 sec, 6.9e-05/0 sec, 7.2e-05/0 sec, 7e-05/0 sec, 7.2e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.2e-05/0 sec, 0.100051/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.076503/0 sec (0.074747/0.074747 sec, 5e-05/5e-05 sec, 4.4e-05/4.4e-05 sec, 5.6e-05/5.6e-05 sec, 4.8e-05/4.8e-05 sec, 5.1e-05/5.1e-05 sec, 4.9e-05/4.9e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 4.8e-05/4.8e-05 sec, 5.1e-05/5.1e-05 sec, 5.5e-05/5.5e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.6e-05/5.6e-05 sec, 5.7e-05/5.7e-05 sec, 5.6e-05/5.6e-05 sec, 5.5e-05/5.5e-05 sec, 5.5e-05/5.5e-05 sec, 0.000553/0.000553 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0.129348/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.099396/0.099396 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.029952/0.029952 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.304737 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.084717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043247/0 sec (0.000202/0 sec, 7.4e-05/0 sec, 7.1e-05/0 sec, 7.5e-05/0 sec, 7.4e-05/0 sec, 7.4e-05/0 sec, 7.7e-05/0 sec, 7.8e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 7.8e-05/0 sec, 7.7e-05/0 sec, 7.4e-05/0 sec, 7.8e-05/0 sec, 7.5e-05/0 sec, 7.4e-05/0 sec, 7.6e-05/0 sec, 7.4e-05/0 sec, 7.7e-05/0 sec, 7.6e-05/0 sec, 7.5e-05/0 sec, 7.7e-05/0 sec, 0.041453/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.042697/0 sec (0.000181/0.000181 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 6.2e-05/6.2e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 6.2e-05/6.2e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 6.3e-05/6.3e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.4e-05/6.4e-05 sec, 6.2e-05/6.2e-05 sec, 6.5e-05/6.5e-05 sec, 0.041133/0.041133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.7e-05/5.7e-05 sec )
[LOG] Total clause minimization time: 0.000249/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000159/0.000159 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-05/9e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.106508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.346811 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.227877/0 sec (0.09697/0 sec, 7.9e-05/0 sec, 7.3e-05/0 sec, 7.6e-05/0 sec, 8.1e-05/0 sec, 9.7e-05/0 sec, 7.8e-05/0 sec, 8.3e-05/0 sec, 8.3e-05/0 sec, 8.1e-05/0 sec, 8.2e-05/0 sec, 8.2e-05/0 sec, 8e-05/0 sec, 8.2e-05/0 sec, 9.1e-05/0 sec, 9.5e-05/0 sec, 9.4e-05/0 sec, 9.5e-05/0 sec, 8.5e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 8.4e-05/0 sec, 8.8e-05/0 sec, 0.128978/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.099237/0 sec (0.096933/0.096933 sec, 6e-05/6e-05 sec, 5.4e-05/5.4e-05 sec, 5.6e-05/5.6e-05 sec, 6e-05/6e-05 sec, 7.6e-05/7.6e-05 sec, 5.8e-05/5.8e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 6e-05/6e-05 sec, 6.1e-05/6.1e-05 sec, 6.3e-05/6.3e-05 sec, 5.9e-05/5.9e-05 sec, 6.2e-05/6.2e-05 sec, 6.6e-05/6.6e-05 sec, 7e-05/7e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.6e-05/6.6e-05 sec, 6.1e-05/6.1e-05 sec, 6e-05/6e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 6.6e-05/6.6e-05 sec, 0.000681/0.000681 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000185/0.000185 sec )
[LOG] Total clause minimization time: 0.164596/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.128148/0.128148 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.036448/0.036448 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.396548 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.101083 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051856/0 sec (0.00019/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 8.2e-05/0 sec, 8e-05/0 sec, 8e-05/0 sec, 8.1e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 9.2e-05/0 sec, 8e-05/0 sec, 8.1e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 8.3e-05/0 sec, 7.9e-05/0 sec, 8e-05/0 sec, 0.049807/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.051026/0 sec (0.00017/0.00017 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 7e-05/7e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 8e-05/8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 7.3e-05/7.3e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 0.049197/0.049197 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.000354/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000249/0.000249 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000105/0.000105 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.129958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.59746 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.099671/1 sec (0.052154/1 sec, 0.010076/0 sec, 0.006211/0 sec, 0.018215/0 sec, 0.010791/0 sec, 0.002224/0 sec )
[LOG] Nr of iterations: 93 (15, 12, 6, 2, 10, 5, 14, 11, 4, 1, 9, 4 )
[LOG] Total clause computation time: 0.074195/1 sec (0.024687/0.024687 sec, 0.003772/0.003772 sec, 0.003056/0.003056 sec, 0.004906/0.004906 sec, 0.003782/0.003782 sec, 0.000646/0.000646 sec, 0.01847/0.01847 sec, 0.004846/0.004846 sec, 0.005034/0.005034 sec, 1.2e-05/1.2e-05 sec, 0.002975/0.002975 sec, 0.002009/0.002009 sec )
[LOG] Total clause minimization time: 0.490182/0 sec (0.027057/0.027057 sec, 0.005967/0.005967 sec, 0.00294/0.00294 sec, 0.013185/0.013185 sec, 0.00665/0.00665 sec, 0.001379/0.001379 sec, 0.02448/0.02448 sec, 0.009221/0.009221 sec, 0.00544/0.00544 sec, 0.003961/0.003961 sec, 0.006099/0.006099 sec, 0.383803/0.383803 sec )
[LOG] Total clause size reduction: 1417 --> 184 (448 --> 30, 341 --> 23, 150 --> 15, 29 --> 0, 252 --> 20, 108 --> 7, 30 --> 30, 23 --> 23, 9 --> 9, 0 --> 0, 20 --> 20, 7 --> 7 )
[LOG] Average clause size reduction: 15.2366 --> 1.97849 (29.8667 --> 2, 28.4167 --> 1.91667, 25 --> 2.5, 14.5 --> 0, 25.2 --> 2, 21.6 --> 1.4, 2.14286 --> 2.14286, 2.09091 --> 2.09091, 2.25 --> 2.25, 0 --> 0, 2.22222 --> 2.22222, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.599535 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 227 5 21 1 196
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 4.31694 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 128 new AND gates.
[LOG] Size before ABC: 171 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.88359/1 sec (0.105342/0 sec, 0.031482/0 sec, 0.019297/0 sec, 0.01887/0 sec, 0.015018/0 sec, 1.68916/1 sec, 0.004415/0 sec )
[LOG] Nr of iterations: 152 (16, 16, 8, 7, 8, 20, 7, 15, 15, 6, 5, 5, 19, 5 )
[LOG] Total clause computation time: 0.360079/0 sec (0.040846/0.040846 sec, 0.013406/0.013406 sec, 0.011022/0.011022 sec, 0.002563/0.002563 sec, 0.005498/0.005498 sec, 0.021009/0.021009 sec, 0.001354/0.001354 sec, 0.037857/0.037857 sec, 0.023399/0.023399 sec, 0.175783/0.175783 sec, 0.007621/0.007621 sec, 0.002424/0.002424 sec, 0.010207/0.010207 sec, 0.00709/0.00709 sec )
[LOG] Total clause minimization time: 3.86868/4 sec (0.063699/0.063699 sec, 0.017322/0.017322 sec, 0.007885/0.007885 sec, 0.015939/0.015939 sec, 0.009184/0.009184 sec, 1.66727/1.66727 sec, 0.002751/0.002751 sec, 0.717659/0.717659 sec, 0.042731/0.042731 sec, 0.027793/0.027793 sec, 0.022124/0.022124 sec, 1.22442/1.22442 sec, 0.031453/0.031453 sec, 0.018444/0.018444 sec )
[LOG] Total clause size reduction: 2744 --> 372 (555 --> 37, 540 --> 37, 245 --> 22, 204 --> 11, 231 --> 33, 608 --> 50, 186 --> 11, 37 --> 37, 37 --> 37, 16 --> 16, 8 --> 8, 19 --> 15, 50 --> 50, 8 --> 8 )
[LOG] Average clause size reduction: 18.0526 --> 2.44737 (34.6875 --> 2.3125, 33.75 --> 2.3125, 30.625 --> 2.75, 29.1429 --> 1.57143, 28.875 --> 4.125, 30.4 --> 2.5, 26.5714 --> 1.57143, 2.46667 --> 2.46667, 2.46667 --> 2.46667, 2.66667 --> 2.66667, 1.6 --> 1.6, 3.8 --> 3, 2.63158 --> 2.63158, 1.6 --> 1.6 )
[LOG] Overall execution time: 4.31956 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.49 sec (Real time) / 4.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 334 6 24 1 297
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 7.52259 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 251 AND gates.
[LOG] Size after ABC: 154 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.05562/2 sec (0.261047/0 sec, 0.549895/1 sec, 0.038102/0 sec, 0.045486/0 sec, 0.024809/0 sec, 0.02694/0 sec, 0.613729/0 sec, 0.490007/1 sec, 0.005603/0 sec )
[LOG] Nr of iterations: 218 (28, 18, 10, 10, 7, 9, 12, 25, 6, 26, 12, 7, 7, 5, 5, 5, 21, 5 )
[LOG] Total clause computation time: 1.74065/4 sec (0.105654/0.105654 sec, 0.271986/0.271986 sec, 0.006127/0.006127 sec, 0.017866/0.017866 sec, 0.002093/0.002093 sec, 0.011868/0.011868 sec, 0.049601/0.049601 sec, 0.416863/0.416863 sec, 0.001602/0.001602 sec, 0.32167/0.32167 sec, 0.048935/0.048935 sec, 0.021173/0.021173 sec, 0.027603/0.027603 sec, 0.323202/0.323202 sec, 0.03588/0.03588 sec, 0.024186/0.024186 sec, 0.03575/0.03575 sec, 0.018593/0.018593 sec )
[LOG] Total clause minimization time: 5.57369/3 sec (0.153563/0.153563 sec, 0.276672/0.276672 sec, 0.031329/0.031329 sec, 0.026923/0.026923 sec, 0.022187/0.022187 sec, 0.014437/0.014437 sec, 0.563125/0.563125 sec, 0.071414/0.071414 sec, 0.003616/0.003616 sec, 3.4402/3.4402 sec, 0.389754/0.389754 sec, 0.087462/0.087462 sec, 0.083093/0.083093 sec, 0.077883/0.077883 sec, 0.055356/0.055356 sec, 0.090109/0.090109 sec, 0.10955/0.10955 sec, 0.077014/0.077014 sec )
[LOG] Total clause size reduction: 4842 --> 646 (1161 --> 102, 714 --> 59, 369 --> 23, 360 --> 26, 234 --> 12, 304 --> 37, 407 --> 54, 864 --> 74, 175 --> 8, 97 --> 96, 33 --> 33, 10 --> 10, 13 --> 13, 8 --> 7, 14 --> 13, 13 --> 13, 58 --> 58, 8 --> 8 )
[LOG] Average clause size reduction: 22.211 --> 2.9633 (41.4643 --> 3.64286, 39.6667 --> 3.27778, 36.9 --> 2.3, 36 --> 2.6, 33.4286 --> 1.71429, 33.7778 --> 4.11111, 33.9167 --> 4.5, 34.56 --> 2.96, 29.1667 --> 1.33333, 3.73077 --> 3.69231, 2.75 --> 2.75, 1.42857 --> 1.42857, 1.85714 --> 1.85714, 1.6 --> 1.4, 2.8 --> 2.6, 2.6 --> 2.6, 2.7619 --> 2.7619, 1.6 --> 1.6 )
[LOG] Overall execution time: 7.52613 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.71 sec (Real time) / 7.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 399 7 27 1 356
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 52.339 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 253 new AND gates.
[LOG] Size before ABC: 423 AND gates.
[LOG] Size after ABC: 253 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.5862/23 sec (16.9279/17 sec, 1.05225/1 sec, 0.373337/0 sec, 0.148477/1 sec, 0.708566/0 sec, 0.080714/0 sec, 0.451281/1 sec, 1.28982/1 sec, 1.4035/1 sec, 0.150343/1 sec )
[LOG] Nr of iterations: 302 (33, 24, 12, 7, 5, 5, 19, 19, 29, 9, 32, 20, 10, 5, 4, 4, 16, 13, 28, 8 )
[LOG] Total clause computation time: 3.46505/3 sec (0.233662/0.233662 sec, 0.383127/0.383127 sec, 0.070609/0.070609 sec, 0.003514/0.003514 sec, 0.002222/0.002222 sec, 0.002192/0.002192 sec, 0.019184/0.019184 sec, 0.518842/0.518842 sec, 0.138718/0.138718 sec, 0.005715/0.005715 sec, 0.62816/0.62816 sec, 0.943757/0.943757 sec, 0.081403/0.081403 sec, 0.052846/0.052846 sec, 0.077524/0.077524 sec, 0.052709/0.052709 sec, 0.033024/0.033024 sec, 0.036598/0.036598 sec, 0.116611/0.116611 sec, 0.064629/0.064629 sec )
[LOG] Total clause minimization time: 48.3162/49 sec (16.69/16.69 sec, 0.664891/0.664891 sec, 0.300641/0.300641 sec, 0.143656/0.143656 sec, 0.705363/0.705363 sec, 0.077417/0.077417 sec, 0.428381/0.428381 sec, 0.767158/0.767158 sec, 1.25907/1.25907 sec, 0.142778/0.142778 sec, 20.1516/20.1516 sec, 0.706389/0.706389 sec, 1.2473/1.2473 sec, 0.365459/0.365459 sec, 0.267059/0.267059 sec, 0.266204/0.266204 sec, 0.411649/0.411649 sec, 0.448965/0.448965 sec, 1.89321/1.89321 sec, 1.37904/1.37904 sec )
[LOG] Total clause size reduction: 7105 --> 935 (1536 --> 130, 1081 --> 81, 506 --> 41, 270 --> 11, 176 --> 5, 172 --> 6, 756 --> 46, 738 --> 91, 1120 --> 87, 312 --> 14, 130 --> 130, 66 --> 63, 33 --> 33, 7 --> 7, 5 --> 5, 6 --> 6, 37 --> 33, 53 --> 45, 87 --> 87, 14 --> 14 )
[LOG] Average clause size reduction: 23.5265 --> 3.09603 (46.5455 --> 3.93939, 45.0417 --> 3.375, 42.1667 --> 3.41667, 38.5714 --> 1.57143, 35.2 --> 1, 34.4 --> 1.2, 39.7895 --> 2.42105, 38.8421 --> 4.78947, 38.6207 --> 3, 34.6667 --> 1.55556, 4.0625 --> 4.0625, 3.3 --> 3.15, 3.3 --> 3.3, 1.4 --> 1.4, 1.25 --> 1.25, 1.5 --> 1.5, 2.3125 --> 2.0625, 4.07692 --> 3.46154, 3.10714 --> 3.10714, 1.75 --> 1.75 )
[LOG] Overall execution time: 52.3443 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.63 sec (Real time) / 51.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 543 8 30 1 495
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 79.9033 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 361 new AND gates.
[LOG] Size before ABC: 633 AND gates.
[LOG] Size after ABC: 361 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.7358/26 sec (0.537406/1 sec, 0.060912/0 sec, 0.843407/1 sec, 0.084421/0 sec, 0.096369/0 sec, 0.584228/1 sec, 0.157739/0 sec, 1.32804/1 sec, 0.489484/0 sec, 1.51651/2 sec, 15.4706/16 sec, 4.5667/4 sec )
[LOG] Nr of iterations: 442 (8, 14, 41, 9, 10, 13, 14, 24, 23, 52, 32, 14, 6, 9, 29, 8, 9, 9, 9, 20, 22, 29, 25, 13 )
[LOG] Total clause computation time: 9.7681/10 sec (0.264996/0.264996 sec, 0.006497/0.006497 sec, 0.049328/0.049328 sec, 0.00876/0.00876 sec, 0.005982/0.005982 sec, 0.012638/0.012638 sec, 0.043684/0.043684 sec, 1.09244/1.09244 sec, 0.07945/0.07945 sec, 0.834993/0.834993 sec, 0.104289/0.104289 sec, 0.219707/0.219707 sec, 0.770982/0.770982 sec, 0.211944/0.211944 sec, 0.865494/0.865494 sec, 0.083469/0.083469 sec, 0.079582/0.079582 sec, 0.062284/0.062284 sec, 0.070821/0.070821 sec, 1.10181/1.10181 sec, 1.24232/1.24232 sec, 2.36224/2.36224 sec, 0.061551/0.061551 sec, 0.132855/0.132855 sec )
[LOG] Total clause minimization time: 69.1152/68 sec (0.271225/0.271225 sec, 0.052569/0.052569 sec, 0.78823/0.78823 sec, 0.073951/0.073951 sec, 0.088713/0.088713 sec, 0.569257/0.569257 sec, 0.111934/0.111934 sec, 0.230837/0.230837 sec, 0.405281/0.405281 sec, 0.671359/0.671359 sec, 15.3601/15.3601 sec, 4.34327/4.34327 sec, 20.6158/20.6158 sec, 3.04356/3.04356 sec, 2.49934/2.49934 sec, 0.734105/0.734105 sec, 0.719541/0.719541 sec, 6.94686/6.94686 sec, 0.687832/0.687832 sec, 1.8452/1.8452 sec, 2.17936/2.17936 sec, 2.93311/2.93311 sec, 2.19103/2.19103 sec, 1.7528/1.7528 sec )
[LOG] Total clause size reduction: 12185 --> 1716 (378 --> 14, 689 --> 39, 2080 --> 180, 408 --> 14, 450 --> 14, 588 --> 37, 624 --> 36, 1081 --> 101, 1012 --> 98, 2295 --> 359, 1364 --> 130, 559 --> 61, 11 --> 11, 21 --> 21, 93 --> 91, 14 --> 14, 14 --> 14, 16 --> 16, 17 --> 15, 80 --> 77, 98 --> 94, 144 --> 131, 88 --> 88, 61 --> 61 )
[LOG] Average clause size reduction: 27.5679 --> 3.88235 (47.25 --> 1.75, 49.2143 --> 2.78571, 50.7317 --> 4.39024, 45.3333 --> 1.55556, 45 --> 1.4, 45.2308 --> 2.84615, 44.5714 --> 2.57143, 45.0417 --> 4.20833, 44 --> 4.26087, 44.1346 --> 6.90385, 42.625 --> 4.0625, 39.9286 --> 4.35714, 1.83333 --> 1.83333, 2.33333 --> 2.33333, 3.2069 --> 3.13793, 1.75 --> 1.75, 1.55556 --> 1.55556, 1.77778 --> 1.77778, 1.88889 --> 1.66667, 4 --> 3.85, 4.45455 --> 4.27273, 4.96552 --> 4.51724, 3.52 --> 3.52, 4.69231 --> 4.69231 )
[LOG] Overall execution time: 79.9107 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.29 sec (Real time) / 78.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.37 sec (Real time) / 2.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 699 9 33 1 645
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 71.9667 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 503 new AND gates.
[LOG] Size before ABC: 916 AND gates.
[LOG] Size after ABC: 503 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.8186/11 sec (0.884029/0 sec, 0.072036/1 sec, 1.22222/1 sec, 0.14976/0 sec, 0.85109/1 sec, 0.083356/0 sec, 0.093233/0 sec, 0.078728/0 sec, 1.06796/1 sec, 0.706039/1 sec, 3.31029/3 sec, 2.1799/2 sec, 1.12/1 sec )
[LOG] Nr of iterations: 519 (9, 11, 39, 12, 11, 8, 7, 6, 16, 39, 53, 47, 17, 7, 7, 35, 11, 8, 7, 6, 5, 14, 36, 51, 43, 14 )
[LOG] Total clause computation time: 11.674/7 sec (0.436331/0.436331 sec, 0.006642/0.006642 sec, 0.066849/0.066849 sec, 0.008488/0.008488 sec, 0.018705/0.018705 sec, 0.005725/0.005725 sec, 0.004464/0.004464 sec, 0.00384/0.00384 sec, 0.840334/0.840334 sec, 0.210216/0.210216 sec, 0.976227/0.976227 sec, 0.359324/0.359324 sec, 0.402262/0.402262 sec, 0.896288/0.896288 sec, 1.30329/1.30329 sec, 0.152259/0.152259 sec, 0.141455/0.141455 sec, 0.118992/0.118992 sec, 0.115485/0.115485 sec, 0.103393/0.103393 sec, 0.077479/0.077479 sec, 0.334775/0.334775 sec, 0.667218/0.667218 sec, 0.234867/0.234867 sec, 1.70269/1.70269 sec, 2.4864/2.4864 sec )
[LOG] Total clause minimization time: 58.8514/63 sec (0.446087/0.446087 sec, 0.062987/0.062987 sec, 1.14697/1.14697 sec, 0.138944/0.138944 sec, 0.829961/0.829961 sec, 0.075951/0.075951 sec, 0.087336/0.087336 sec, 0.073561/0.073561 sec, 0.223112/0.223112 sec, 0.486516/0.486516 sec, 2.31914/2.31914 sec, 1.80744/1.80744 sec, 0.711335/0.711335 sec, 20.2482/20.2482 sec, 0.844865/0.844865 sec, 4.96835/4.96835 sec, 1.12568/1.12568 sec, 2.78071/2.78071 sec, 0.900142/0.900142 sec, 0.982129/0.982129 sec, 0.93808/0.93808 sec, 1.32671/1.32671 sec, 5.69388/5.69388 sec, 5.50737/5.50737 sec, 3.75528/3.75528 sec, 1.37068/1.37068 sec )
[LOG] Total clause size reduction: 14265 --> 2071 (464 --> 16, 570 --> 39, 2128 --> 161, 605 --> 16, 540 --> 29, 371 --> 11, 312 --> 9, 255 --> 8, 750 --> 72, 1862 --> 186, 2496 --> 292, 2162 --> 243, 736 --> 73, 13 --> 13, 21 --> 21, 132 --> 128, 16 --> 16, 14 --> 13, 11 --> 11, 9 --> 9, 8 --> 8, 65 --> 65, 170 --> 168, 280 --> 201, 216 --> 204, 59 --> 59 )
[LOG] Average clause size reduction: 27.4855 --> 3.99037 (51.5556 --> 1.77778, 51.8182 --> 3.54545, 54.5641 --> 4.12821, 50.4167 --> 1.33333, 49.0909 --> 2.63636, 46.375 --> 1.375, 44.5714 --> 1.28571, 42.5 --> 1.33333, 46.875 --> 4.5, 47.7436 --> 4.76923, 47.0943 --> 5.50943, 46 --> 5.17021, 43.2941 --> 4.29412, 1.85714 --> 1.85714, 3 --> 3, 3.77143 --> 3.65714, 1.45455 --> 1.45455, 1.75 --> 1.625, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.6 --> 1.6, 4.64286 --> 4.64286, 4.72222 --> 4.66667, 5.4902 --> 3.94118, 5.02326 --> 4.74419, 4.21429 --> 4.21429 )
[LOG] Overall execution time: 71.9754 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 72.36 sec (Real time) / 70.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.64 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 884 10 35 1 826
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 90.3221 sec CPU time.
[LOG] Relation determinization time: 90 sec real time.
[LOG] Final circuit size: 665 new AND gates.
[LOG] Size before ABC: 1349 AND gates.
[LOG] Size after ABC: 665 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.6612/17 sec (1.08507/1 sec, 0.079479/0 sec, 0.992479/1 sec, 0.13206/0 sec, 0.807108/1 sec, 0.119814/0 sec, 0.088283/0 sec, 0.13302/1 sec, 1.52197/1 sec, 0.166741/0 sec, 1.63578/2 sec, 2.49125/2 sec, 3.42799/4 sec, 3.98014/4 sec )
[LOG] Nr of iterations: 646 (6, 11, 41, 9, 9, 12, 9, 12, 16, 13, 31, 94, 75, 11, 4, 10, 29, 8, 8, 10, 8, 8, 15, 9, 28, 78, 73, 9 )
[LOG] Total clause computation time: 20.4421/19 sec (0.539269/0.539269 sec, 0.007457/0.007457 sec, 0.061727/0.061727 sec, 0.009622/0.009622 sec, 0.006498/0.006498 sec, 0.018646/0.018646 sec, 0.00637/0.00637 sec, 0.036277/0.036277 sec, 1.1512/1.1512 sec, 0.01176/0.01176 sec, 1.09675/1.09675 sec, 0.733256/0.733256 sec, 0.675222/0.675222 sec, 2.01726/2.01726 sec, 1.1361/1.1361 sec, 1.69051/1.69051 sec, 0.207803/0.207803 sec, 0.150503/0.150503 sec, 0.203955/0.203955 sec, 0.159802/0.159802 sec, 0.140349/0.140349 sec, 0.124943/0.124943 sec, 1.49627/1.49627 sec, 0.157523/0.157523 sec, 0.757965/0.757965 sec, 0.972182/0.972182 sec, 6.4019/6.4019 sec, 0.47101/0.47101 sec )
[LOG] Total clause minimization time: 67.947/70 sec (0.544749/0.544749 sec, 0.069472/0.069472 sec, 0.921029/0.921029 sec, 0.120032/0.120032 sec, 0.798619/0.798619 sec, 0.098782/0.098782 sec, 0.079912/0.079912 sec, 0.093948/0.093948 sec, 0.364634/0.364634 sec, 0.152142/0.152142 sec, 0.530346/0.530346 sec, 1.7294/1.7294 sec, 2.72591/2.72591 sec, 1.95663/1.95663 sec, 17.1989/17.1989 sec, 4.80305/4.80305 sec, 2.33435/2.33435 sec, 4.57063/4.57063 sec, 2.00222/2.00222 sec, 7.17844/7.17844 sec, 1.43888/1.43888 sec, 1.19331/1.19331 sec, 1.3885/1.3885 sec, 7.75325/7.75325 sec, 1.13418/1.13418 sec, 2.60567/2.60567 sec, 2.90889/2.90889 sec, 1.2511/1.2511 sec )
[LOG] Total clause size reduction: 19285 --> 3054 (310 --> 10, 610 --> 32, 2400 --> 149, 472 --> 13, 464 --> 13, 627 --> 18, 448 --> 13, 605 --> 20, 810 --> 76, 636 --> 37, 1560 --> 165, 4743 --> 652, 3700 --> 458, 490 --> 49, 7 --> 7, 32 --> 32, 81 --> 80, 13 --> 13, 13 --> 13, 15 --> 15, 13 --> 13, 13 --> 13, 76 --> 76, 16 --> 16, 146 --> 138, 495 --> 456, 448 --> 435, 42 --> 42 )
[LOG] Average clause size reduction: 29.8529 --> 4.72755 (51.6667 --> 1.66667, 55.4545 --> 2.90909, 58.5366 --> 3.63415, 52.4444 --> 1.44444, 51.5556 --> 1.44444, 52.25 --> 1.5, 49.7778 --> 1.44444, 50.4167 --> 1.66667, 50.625 --> 4.75, 48.9231 --> 2.84615, 50.3226 --> 5.32258, 50.4574 --> 6.93617, 49.3333 --> 6.10667, 44.5455 --> 4.45455, 1.75 --> 1.75, 3.2 --> 3.2, 2.7931 --> 2.75862, 1.625 --> 1.625, 1.625 --> 1.625, 1.5 --> 1.5, 1.625 --> 1.625, 1.625 --> 1.625, 5.06667 --> 5.06667, 1.77778 --> 1.77778, 5.21429 --> 4.92857, 6.34615 --> 5.84615, 6.13699 --> 5.9589, 4.66667 --> 4.66667 )
[LOG] Overall execution time: 90.3333 sec CPU time.
[LOG] Overall execution time: 90 sec real time.
Synthesis time: 90.79 sec (Real time) / 87.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1088 11 37 1 1026
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 132.247 sec CPU time.
[LOG] Relation determinization time: 133 sec real time.
[LOG] Final circuit size: 807 new AND gates.
[LOG] Size before ABC: 1543 AND gates.
[LOG] Size after ABC: 807 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.8304/26 sec (2.15742/2 sec, 0.173916/0 sec, 2.85581/3 sec, 1.81876/2 sec, 0.378677/0 sec, 0.357446/1 sec, 0.300702/0 sec, 0.317847/0 sec, 3.49351/4 sec, 0.366801/0 sec, 3.50785/4 sec, 0.452769/0 sec, 3.01153/3 sec, 3.62904/4 sec, 3.00836/3 sec )
[LOG] Nr of iterations: 785 (9, 11, 58, 15, 9, 11, 12, 14, 32, 9, 31, 11, 76, 78, 34, 7, 6, 57, 14, 8, 10, 9, 12, 30, 6, 30, 10, 74, 70, 32 )
[LOG] Total clause computation time: 25.0167/27 sec (1.05934/1.05934 sec, 0.015842/0.015842 sec, 0.265574/0.265574 sec, 0.043344/0.043344 sec, 0.013523/0.013523 sec, 0.016883/0.016883 sec, 0.018373/0.018373 sec, 0.021586/0.021586 sec, 2.0399/2.0399 sec, 0.01642/0.01642 sec, 2.06976/2.06976 sec, 0.03596/0.03596 sec, 1.153/1.153 sec, 1.02723/1.02723 sec, 0.643479/0.643479 sec, 3.33699/3.33699 sec, 2.91821/2.91821 sec, 0.431551/0.431551 sec, 0.378825/0.378825 sec, 0.429738/0.429738 sec, 0.37596/0.37596 sec, 0.257284/0.257284 sec, 0.308274/0.308274 sec, 1.19578/1.19578 sec, 0.360014/0.360014 sec, 1.62366/1.62366 sec, 0.336584/0.336584 sec, 0.859633/0.859633 sec, 1.68678/1.68678 sec, 2.07717/2.07717 sec )
[LOG] Total clause minimization time: 100.644/99 sec (1.09419/1.09419 sec, 0.150962/0.150962 sec, 2.55413/2.55413 sec, 1.7676/1.7676 sec, 0.359856/0.359856 sec, 0.334973/0.334973 sec, 0.276403/0.276403 sec, 0.289628/0.289628 sec, 1.43106/1.43106 sec, 0.344661/0.344661 sec, 1.41335/1.41335 sec, 0.411202/0.411202 sec, 1.80306/1.80306 sec, 2.54397/2.54397 sec, 2.33742/2.33742 sec, 26.5426/26.5426 sec, 1.62699/1.62699 sec, 6.42308/6.42308 sec, 4.60692/4.60692 sec, 3.85964/3.85964 sec, 6.23529/6.23529 sec, 4.02579/4.02579 sec, 3.35739/3.35739 sec, 2.51684/2.51684 sec, 4.89446/4.89446 sec, 2.53141/2.53141 sec, 8.92601/8.92601 sec, 2.95233/2.95233 sec, 2.63971/2.63971 sec, 2.39311/2.39311 sec )
[LOG] Total clause size reduction: 24755 --> 3508 (536 --> 16, 660 --> 39, 3705 --> 313, 896 --> 24, 504 --> 10, 620 --> 16, 671 --> 19, 780 --> 25, 1829 --> 182, 464 --> 15, 1710 --> 126, 560 --> 19, 4125 --> 481, 4158 --> 536, 1749 --> 144, 13 --> 13, 13 --> 13, 313 --> 298, 24 --> 24, 10 --> 10, 16 --> 16, 13 --> 13, 21 --> 21, 173 --> 172, 9 --> 9, 126 --> 125, 19 --> 19, 467 --> 342, 435 --> 332, 136 --> 136 )
[LOG] Average clause size reduction: 31.535 --> 4.46879 (59.5556 --> 1.77778, 60 --> 3.54545, 63.8793 --> 5.39655, 59.7333 --> 1.6, 56 --> 1.11111, 56.3636 --> 1.45455, 55.9167 --> 1.58333, 55.7143 --> 1.78571, 57.1562 --> 5.6875, 51.5556 --> 1.66667, 55.1613 --> 4.06452, 50.9091 --> 1.72727, 54.2763 --> 6.32895, 53.3077 --> 6.87179, 51.4412 --> 4.23529, 1.85714 --> 1.85714, 2.16667 --> 2.16667, 5.49123 --> 5.22807, 1.71429 --> 1.71429, 1.25 --> 1.25, 1.6 --> 1.6, 1.44444 --> 1.44444, 1.75 --> 1.75, 5.76667 --> 5.73333, 1.5 --> 1.5, 4.2 --> 4.16667, 1.9 --> 1.9, 6.31081 --> 4.62162, 6.21429 --> 4.74286, 4.25 --> 4.25 )
[LOG] Overall execution time: 132.267 sec CPU time.
[LOG] Overall execution time: 133 sec real time.
Synthesis time: 132.79 sec (Real time) / 127.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.83 sec (Real time) / 5.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1280 12 40 1 1213
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 183.581 sec CPU time.
[LOG] Relation determinization time: 184 sec real time.
[LOG] Final circuit size: 783 new AND gates.
[LOG] Size before ABC: 1495 AND gates.
[LOG] Size after ABC: 783 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 84.7524/85 sec (1.3019/1 sec, 0.201534/0 sec, 1.35983/2 sec, 0.910381/1 sec, 0.285905/0 sec, 0.224776/0 sec, 0.981865/1 sec, 0.197122/0 sec, 1.75234/2 sec, 0.425495/0 sec, 1.54592/2 sec, 1.23099/1 sec, 0.34754/1 sec, 7.3419/7 sec, 9.46636/9 sec, 1.94811/2 sec, 55.2304/56 sec )
[LOG] Nr of iterations: 826 (8, 16, 54, 11, 11, 8, 12, 17, 32, 16, 50, 13, 14, 63, 75, 32, 22, 7, 14, 53, 10, 6, 7, 9, 11, 27, 14, 49, 9, 10, 60, 41, 26, 19 )
[LOG] Total clause computation time: 34.2525/32 sec (0.575542/0.575542 sec, 0.016287/0.016287 sec, 0.096082/0.096082 sec, 0.010033/0.010033 sec, 0.009717/0.009717 sec, 0.006541/0.006541 sec, 0.710137/0.710137 sec, 0.052171/0.052171 sec, 1.08934/1.08934 sec, 0.123212/0.123212 sec, 0.686302/0.686302 sec, 0.012562/0.012562 sec, 0.076163/0.076163 sec, 2.49364/2.49364 sec, 0.600593/0.600593 sec, 0.408758/0.408758 sec, 0.206693/0.206693 sec, 1.55511/1.55511 sec, 1.15147/1.15147 sec, 0.306561/0.306561 sec, 1.11363/1.11363 sec, 1.02398/1.02398 sec, 0.213317/0.213317 sec, 0.213903/0.213903 sec, 0.219196/0.219196 sec, 1.0635/1.0635 sec, 0.274309/0.274309 sec, 0.944152/0.944152 sec, 0.26113/0.26113 sec, 0.139043/0.139043 sec, 8.92362/8.92362 sec, 4.87297/4.87297 sec, 0.269207/0.269207 sec, 4.53362/4.53362 sec )
[LOG] Total clause minimization time: 146.998/150 sec (0.723995/0.723995 sec, 0.182138/0.182138 sec, 1.25296/1.25296 sec, 0.897722/0.897722 sec, 0.27353/0.27353 sec, 0.21617/0.21617 sec, 0.26879/0.26879 sec, 0.141584/0.141584 sec, 0.654495/0.654495 sec, 0.298529/0.298529 sec, 0.847458/0.847458 sec, 1.21505/1.21505 sec, 0.26774/0.26774 sec, 4.82868/4.82868 sec, 8.82862/8.82862 sec, 1.52089/1.52089 sec, 55.0114/55.0114 sec, 31.4877/31.4877 sec, 1.04105/1.04105 sec, 2.5175/2.5175 sec, 6.95037/6.95037 sec, 2.01013/2.01013 sec, 1.95707/1.95707 sec, 5.61869/5.61869 sec, 1.43501/1.43501 sec, 1.05589/1.05589 sec, 1.70162/1.70162 sec, 1.07054/1.07054 sec, 6.28161/6.28161 sec, 1.31757/1.31757 sec, 1.315/1.315 sec, 1.3592/1.3592 sec, 1.01464/1.01464 sec, 1.43499/1.43499 sec )
[LOG] Total clause size reduction: 29393 --> 3826 (511 --> 12, 1080 --> 47, 3763 --> 253, 700 --> 13, 690 --> 21, 476 --> 12, 737 --> 22, 1056 --> 38, 2015 --> 213, 960 --> 59, 3087 --> 324, 744 --> 33, 793 --> 37, 3720 --> 401, 4366 --> 616, 1798 --> 142, 1197 --> 88, 12 --> 12, 38 --> 38, 253 --> 227, 13 --> 12, 8 --> 8, 12 --> 12, 17 --> 16, 21 --> 20, 165 --> 149, 50 --> 48, 324 --> 283, 19 --> 18, 19 --> 13, 383 --> 302, 191 --> 165, 102 --> 99, 73 --> 73 )
[LOG] Average clause size reduction: 35.5847 --> 4.63196 (63.875 --> 1.5, 67.5 --> 2.9375, 69.6852 --> 4.68519, 63.6364 --> 1.18182, 62.7273 --> 1.90909, 59.5 --> 1.5, 61.4167 --> 1.83333, 62.1176 --> 2.23529, 62.9688 --> 6.65625, 60 --> 3.6875, 61.74 --> 6.48, 57.2308 --> 2.53846, 56.6429 --> 2.64286, 59.0476 --> 6.36508, 58.2133 --> 8.21333, 56.1875 --> 4.4375, 54.4091 --> 4, 1.71429 --> 1.71429, 2.71429 --> 2.71429, 4.77358 --> 4.28302, 1.3 --> 1.2, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.88889 --> 1.77778, 1.90909 --> 1.81818, 6.11111 --> 5.51852, 3.57143 --> 3.42857, 6.61224 --> 5.77551, 2.11111 --> 2, 1.9 --> 1.3, 6.38333 --> 5.03333, 4.65854 --> 4.02439, 3.92308 --> 3.80769, 3.84211 --> 3.84211 )
[LOG] Overall execution time: 183.595 sec CPU time.
[LOG] Overall execution time: 184 sec real time.
Synthesis time: 184.19 sec (Real time) / 180.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.37 sec (Real time) / 8.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1319 13 43 1 1246
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 180.811 sec CPU time.
[LOG] Relation determinization time: 181 sec real time.
[LOG] Final circuit size: 1075 new AND gates.
[LOG] Size before ABC: 2113 AND gates.
[LOG] Size after ABC: 1075 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 80.6243/81 sec (1.37372/2 sec, 0.208816/0 sec, 1.5186/1 sec, 0.332922/1 sec, 1.15462/1 sec, 0.210536/0 sec, 0.336819/0 sec, 0.126507/1 sec, 8.70703/8 sec, 0.293717/1 sec, 2.74022/2 sec, 0.254366/1 sec, 0.190741/0 sec, 1.75066/2 sec, 38.9293/39 sec, 8.31461/8 sec, 3.39847/3 sec, 10.7826/11 sec )
[LOG] Nr of iterations: 1060 (7, 12, 55, 13, 26, 13, 21, 13, 50, 25, 44, 16, 13, 17, 60, 94, 58, 32, 6, 10, 52, 10, 21, 12, 17, 12, 48, 19, 42, 15, 9, 7, 51, 82, 52, 26 )
[LOG] Total clause computation time: 32.878/34 sec (0.654139/0.654139 sec, 0.055714/0.055714 sec, 0.152486/0.152486 sec, 0.02894/0.02894 sec, 0.059822/0.059822 sec, 0.020157/0.020157 sec, 0.083365/0.083365 sec, 0.016547/0.016547 sec, 6.84144/6.84144 sec, 0.030203/0.030203 sec, 1.52186/1.52186 sec, 0.018801/0.018801 sec, 0.021123/0.021123 sec, 0.291075/0.291075 sec, 1.13438/1.13438 sec, 4.1562/4.1562 sec, 0.482418/0.482418 sec, 1.1564/1.1564 sec, 2.13318/2.13318 sec, 2.51785/2.51785 sec, 0.470574/0.470574 sec, 0.490924/0.490924 sec, 0.450801/0.450801 sec, 0.319292/0.319292 sec, 0.33878/0.33878 sec, 0.316935/0.316935 sec, 1.98914/1.98914 sec, 1.07553/1.07553 sec, 1.40382/1.40382 sec, 0.291304/0.291304 sec, 0.38137/0.38137 sec, 0.220477/0.220477 sec, 0.438005/0.438005 sec, 1.45544/1.45544 sec, 0.375935/0.375935 sec, 1.48352/1.48352 sec )
[LOG] Total clause minimization time: 144.907/145 sec (0.71704/0.71704 sec, 0.147899/0.147899 sec, 1.34639/1.34639 sec, 0.298973/0.298973 sec, 1.0873/1.0873 sec, 0.18668/0.18668 sec, 0.247116/0.247116 sec, 0.105726/0.105726 sec, 1.84126/1.84126 sec, 0.256022/0.256022 sec, 1.19767/1.19767 sec, 0.231543/0.231543 sec, 0.165704/0.165704 sec, 1.45268/1.45268 sec, 37.764/37.764 sec, 4.10721/4.10721 sec, 2.8847/2.8847 sec, 9.60489/9.60489 sec, 24.2808/24.2808 sec, 4.34412/4.34412 sec, 3.82609/3.82609 sec, 5.95802/5.95802 sec, 3.2435/3.2435 sec, 2.8907/2.8907 sec, 8.60383/8.60383 sec, 2.47331/2.47331 sec, 1.94466/1.94466 sec, 2.90099/2.90099 sec, 1.37669/1.37669 sec, 3.13967/3.13967 sec, 7.04512/7.04512 sec, 1.8873/1.8873 sec, 1.6567/1.6567 sec, 2.03476/2.03476 sec, 1.7636/1.7636 sec, 1.89456/1.89456 sec )
[LOG] Total clause size reduction: 39005 --> 4938 (462 --> 11, 836 --> 39, 4050 --> 262, 888 --> 29, 1825 --> 47, 864 --> 18, 1420 --> 46, 840 --> 23, 3381 --> 360, 1632 --> 72, 2881 --> 307, 990 --> 29, 780 --> 21, 1024 --> 59, 3717 --> 325, 5766 --> 717, 3477 --> 297, 1860 --> 163, 11 --> 11, 29 --> 29, 238 --> 226, 16 --> 14, 35 --> 33, 18 --> 17, 32 --> 31, 23 --> 22, 348 --> 328, 36 --> 35, 294 --> 249, 29 --> 28, 15 --> 13, 13 --> 12, 259 --> 216, 537 --> 475, 255 --> 250, 124 --> 124 )
[LOG] Average clause size reduction: 36.7972 --> 4.65849 (66 --> 1.57143, 69.6667 --> 3.25, 73.6364 --> 4.76364, 68.3077 --> 2.23077, 70.1923 --> 1.80769, 66.4615 --> 1.38462, 67.619 --> 2.19048, 64.6154 --> 1.76923, 67.62 --> 7.2, 65.28 --> 2.88, 65.4773 --> 6.97727, 61.875 --> 1.8125, 60 --> 1.61538, 60.2353 --> 3.47059, 61.95 --> 5.41667, 61.3404 --> 7.62766, 59.9483 --> 5.12069, 58.125 --> 5.09375, 1.83333 --> 1.83333, 2.9 --> 2.9, 4.57692 --> 4.34615, 1.6 --> 1.4, 1.66667 --> 1.57143, 1.5 --> 1.41667, 1.88235 --> 1.82353, 1.91667 --> 1.83333, 7.25 --> 6.83333, 1.89474 --> 1.84211, 7 --> 5.92857, 1.93333 --> 1.86667, 1.66667 --> 1.44444, 1.85714 --> 1.71429, 5.07843 --> 4.23529, 6.54878 --> 5.79268, 4.90385 --> 4.80769, 4.76923 --> 4.76923 )
[LOG] Overall execution time: 180.825 sec CPU time.
[LOG] Overall execution time: 181 sec real time.
Synthesis time: 181.44 sec (Real time) / 175.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.30 sec (Real time) / 9.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1646 14 45 1 1569
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 258.454 sec CPU time.
[LOG] Relation determinization time: 259 sec real time.
[LOG] Final circuit size: 537 new AND gates.
[LOG] Size before ABC: 1011 AND gates.
[LOG] Size after ABC: 535 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 100.361/101 sec (22.5863/23 sec, 1.10753/1 sec, 0.027686/0 sec, 1.93744/2 sec, 1.99809/2 sec, 0.526764/0 sec, 0.437723/1 sec, 0.347808/0 sec, 0.364888/1 sec, 0.473098/0 sec, 0.428584/0 sec, 0.312261/1 sec, 0.28699/0 sec, 0.374091/0 sec, 0.48375/1 sec, 0.388817/0 sec, 1.56917/2 sec, 61.0437/61 sec, 5.66651/6 sec )
[LOG] Nr of iterations: 720 (7, 2, 8, 30, 16, 15, 15, 13, 21, 16, 25, 20, 20, 14, 29, 22, 73, 22, 29, 5, 1, 6, 29, 15, 14, 14, 12, 19, 12, 20, 16, 16, 10, 24, 19, 42, 21, 28 )
[LOG] Total clause computation time: 95.4992/98 sec (21.795/21.795 sec, 1.09592/1.09592 sec, 0.008138/0.008138 sec, 0.558632/0.558632 sec, 0.263766/0.263766 sec, 0.020789/0.020789 sec, 0.015452/0.015452 sec, 0.01309/0.01309 sec, 0.022427/0.022427 sec, 0.070649/0.070649 sec, 0.070832/0.070832 sec, 0.068509/0.068509 sec, 0.073568/0.073568 sec, 0.070826/0.070826 sec, 0.121171/0.121171 sec, 0.110216/0.110216 sec, 0.248314/0.248314 sec, 4.9629/4.9629 sec, 3.80279/3.80279 sec, 22.165/22.165 sec, 3.27312/3.27312 sec, 0.215748/0.215748 sec, 0.891191/0.891191 sec, 0.959598/0.959598 sec, 0.371772/0.371772 sec, 0.36233/0.36233 sec, 0.350481/0.350481 sec, 0.302031/0.302031 sec, 0.295423/0.295423 sec, 0.227937/0.227937 sec, 0.250389/0.250389 sec, 0.320955/0.320955 sec, 0.231376/0.231376 sec, 0.251758/0.251758 sec, 0.343371/0.343371 sec, 1.06941/1.06941 sec, 19.1968/19.1968 sec, 11.0276/11.0276 sec )
[LOG] Total clause minimization time: 159.511/158 sec (0.78874/0.78874 sec, 0.009603/0.009603 sec, 0.017611/0.017611 sec, 1.37021/1.37021 sec, 1.72812/1.72812 sec, 0.502351/0.502351 sec, 0.418523/0.418523 sec, 0.331495/0.331495 sec, 0.338288/0.338288 sec, 0.398317/0.398317 sec, 0.351908/0.351908 sec, 0.239169/0.239169 sec, 0.208527/0.208527 sec, 0.299207/0.299207 sec, 0.355988/0.355988 sec, 0.272892/0.272892 sec, 1.30024/1.30024 sec, 56.0715/56.0715 sec, 1.85131/1.85131 sec, 17.0614/17.0614 sec, 0.43596/0.43596 sec, 3.82548/3.82548 sec, 2.09607/2.09607 sec, 2.4668/2.4668 sec, 2.3868/2.3868 sec, 2.39803/2.39803 sec, 2.94663/2.94663 sec, 2.34644/2.34644 sec, 2.3121/2.3121 sec, 4.81427/4.81427 sec, 1.78583/1.78583 sec, 2.00588/2.00588 sec, 1.5811/1.5811 sec, 2.04735/2.04735 sec, 2.08654/2.08654 sec, 1.40981/1.40981 sec, 27.89/27.89 sec, 10.7602/10.7602 sec )
[LOG] Total clause size reduction: 27407 --> 2453 (486 --> 19, 80 --> 4, 553 --> 13, 2262 --> 207, 1155 --> 63, 1064 --> 16, 1050 --> 18, 888 --> 15, 1460 --> 37, 1080 --> 58, 1704 --> 83, 1330 --> 59, 1311 --> 61, 884 --> 49, 1876 --> 104, 1386 --> 68, 4680 --> 334, 1344 --> 106, 1764 --> 128, 14 --> 14, 4 --> 4, 10 --> 10, 207 --> 190, 63 --> 63, 16 --> 16, 18 --> 18, 15 --> 15, 34 --> 34, 31 --> 28, 47 --> 46, 32 --> 32, 33 --> 33, 25 --> 25, 69 --> 68, 53 --> 51, 145 --> 144, 106 --> 92, 128 --> 128 )
[LOG] Average clause size reduction: 38.0653 --> 3.40694 (69.4286 --> 2.71429, 40 --> 2, 69.125 --> 1.625, 75.4 --> 6.9, 72.1875 --> 3.9375, 70.9333 --> 1.06667, 70 --> 1.2, 68.3077 --> 1.15385, 69.5238 --> 1.7619, 67.5 --> 3.625, 68.16 --> 3.32, 66.5 --> 2.95, 65.55 --> 3.05, 63.1429 --> 3.5, 64.6897 --> 3.58621, 63 --> 3.09091, 64.1096 --> 4.57534, 61.0909 --> 4.81818, 60.8276 --> 4.41379, 2.8 --> 2.8, 4 --> 4, 1.66667 --> 1.66667, 7.13793 --> 6.55172, 4.2 --> 4.2, 1.14286 --> 1.14286, 1.28571 --> 1.28571, 1.25 --> 1.25, 1.78947 --> 1.78947, 2.58333 --> 2.33333, 2.35 --> 2.3, 2 --> 2, 2.0625 --> 2.0625, 2.5 --> 2.5, 2.875 --> 2.83333, 2.78947 --> 2.68421, 3.45238 --> 3.42857, 5.04762 --> 4.38095, 4.57143 --> 4.57143 )
[LOG] Overall execution time: 258.472 sec CPU time.
[LOG] Overall execution time: 259 sec real time.
Synthesis time: 259.20 sec (Real time) / 253.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.43 sec (Real time) / 5.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1147 15 47 1 1068
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 197.222 sec CPU time.
[LOG] Relation determinization time: 198 sec real time.
[LOG] Final circuit size: 877 new AND gates.
[LOG] Size before ABC: 1645 AND gates.
[LOG] Size after ABC: 875 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.1066/71 sec (1.36492/2 sec, 20.7621/21 sec, 0.014534/0 sec, 18.0568/18 sec, 2.03644/2 sec, 0.200765/0 sec, 0.365342/0 sec, 0.220736/0 sec, 0.171221/1 sec, 0.16018/0 sec, 0.238457/0 sec, 0.231579/0 sec, 0.228348/1 sec, 0.196003/0 sec, 1.49734/1 sec, 0.271233/0 sec, 2.1916/3 sec, 0.680312/0 sec, 13.8109/14 sec, 7.40778/8 sec )
[LOG] Nr of iterations: 930 (7, 2, 5, 47, 33, 19, 19, 24, 24, 10, 18, 15, 17, 13, 23, 21, 111, 34, 20, 28, 6, 1, 4, 46, 31, 16, 18, 22, 22, 9, 15, 10, 14, 12, 21, 20, 101, 29, 19, 24 )
[LOG] Total clause computation time: 80.2648/85 sec (0.621593/0.621593 sec, 20.7486/20.7486 sec, 0.004384/0.004384 sec, 0.280952/0.280952 sec, 0.613094/0.613094 sec, 0.024342/0.024342 sec, 0.237953/0.237953 sec, 0.027892/0.027892 sec, 0.023282/0.023282 sec, 0.050589/0.050589 sec, 0.085282/0.085282 sec, 0.085024/0.085024 sec, 0.066399/0.066399 sec, 0.071404/0.071404 sec, 1.34622/1.34622 sec, 0.107403/0.107403 sec, 0.39223/0.39223 sec, 0.115297/0.115297 sec, 3.70233/3.70233 sec, 3.94895/3.94895 sec, 29.6123/29.6123 sec, 6.48617/6.48617 sec, 0.192573/0.192573 sec, 0.585756/0.585756 sec, 1.37368/1.37368 sec, 0.194639/0.194639 sec, 0.368023/0.368023 sec, 0.163399/0.163399 sec, 1.19682/1.19682 sec, 0.153112/0.153112 sec, 2.68572/2.68572 sec, 0.162821/0.162821 sec, 0.143588/0.143588 sec, 0.136063/0.136063 sec, 0.18632/0.18632 sec, 0.199645/0.199645 sec, 0.413468/0.413468 sec, 0.186851/0.186851 sec, 1.8499/1.8499 sec, 1.42075/1.42075 sec )
[LOG] Total clause minimization time: 114.147/111 sec (0.739985/0.739985 sec, 0.01176/0.01176 sec, 0.008572/0.008572 sec, 17.7604/17.7604 sec, 1.41244/1.41244 sec, 0.17218/0.17218 sec, 0.122585/0.122585 sec, 0.187903/0.187903 sec, 0.143006/0.143006 sec, 0.106866/0.106866 sec, 0.148073/0.148073 sec, 0.141844/0.141844 sec, 0.157097/0.157097 sec, 0.120451/0.120451 sec, 0.145031/0.145031 sec, 0.158291/0.158291 sec, 1.74492/1.74492 sec, 0.5493/0.5493 sec, 10.0934/10.0934 sec, 3.43922/3.43922 sec, 25.1185/25.1185 sec, 0.172855/0.172855 sec, 3.71301/3.71301 sec, 2.97171/2.97171 sec, 1.46042/1.46042 sec, 2.59504/2.59504 sec, 3.30366/3.30366 sec, 2.86988/2.86988 sec, 3.01867/3.01867 sec, 5.225/5.225 sec, 2.46792/2.46792 sec, 2.82579/2.82579 sec, 2.50739/2.50739 sec, 2.34937/2.34937 sec, 5.12447/5.12447 sec, 2.54828/2.54828 sec, 2.49374/2.49374 sec, 2.26235/2.26235 sec, 1.73426/1.73426 sec, 2.02085/2.02085 sec )
[LOG] Total clause size reduction: 36387 --> 3715 (510 --> 16, 84 --> 5, 332 --> 7, 3772 --> 305, 2592 --> 184, 1440 --> 35, 1422 --> 47, 1794 --> 41, 1771 --> 41, 684 --> 19, 1275 --> 57, 1036 --> 63, 1168 --> 51, 864 --> 39, 1562 --> 60, 1400 --> 47, 7590 --> 661, 2244 --> 138, 1273 --> 104, 1782 --> 150, 16 --> 16, 5 --> 5, 7 --> 7, 305 --> 251, 171 --> 149, 19 --> 19, 47 --> 47, 36 --> 36, 38 --> 38, 19 --> 19, 39 --> 38, 24 --> 24, 35 --> 34, 39 --> 39, 52 --> 52, 47 --> 47, 556 --> 502, 105 --> 103, 104 --> 91, 128 --> 128 )
[LOG] Average clause size reduction: 39.1258 --> 3.99462 (72.8571 --> 2.28571, 42 --> 2.5, 66.4 --> 1.4, 80.2553 --> 6.48936, 78.5455 --> 5.57576, 75.7895 --> 1.84211, 74.8421 --> 2.47368, 74.75 --> 1.70833, 73.7917 --> 1.70833, 68.4 --> 1.9, 70.8333 --> 3.16667, 69.0667 --> 4.2, 68.7059 --> 3, 66.4615 --> 3, 67.913 --> 2.6087, 66.6667 --> 2.2381, 68.3784 --> 5.95495, 66 --> 4.05882, 63.65 --> 5.2, 63.6429 --> 5.35714, 2.66667 --> 2.66667, 5 --> 5, 1.75 --> 1.75, 6.63043 --> 5.45652, 5.51613 --> 4.80645, 1.1875 --> 1.1875, 2.61111 --> 2.61111, 1.63636 --> 1.63636, 1.72727 --> 1.72727, 2.11111 --> 2.11111, 2.6 --> 2.53333, 2.4 --> 2.4, 2.5 --> 2.42857, 3.25 --> 3.25, 2.47619 --> 2.47619, 2.35 --> 2.35, 5.50495 --> 4.9703, 3.62069 --> 3.55172, 5.47368 --> 4.78947, 5.33333 --> 5.33333 )
[LOG] Overall execution time: 197.237 sec CPU time.
[LOG] Overall execution time: 198 sec real time.
Synthesis time: 197.96 sec (Real time) / 192.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.49 sec (Real time) / 7.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1521 16 49 1 1438
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 219.115 sec CPU time.
[LOG] Relation determinization time: 220 sec real time.
[LOG] Final circuit size: 797 new AND gates.
[LOG] Size before ABC: 1651 AND gates.
[LOG] Size after ABC: 797 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 76.5771/76 sec (1.72602/1 sec, 0.056065/0 sec, 0.042512/0 sec, 3.2316/4 sec, 2.80099/2 sec, 0.296029/1 sec, 0.241069/0 sec, 0.419997/0 sec, 0.137847/1 sec, 0.306178/0 sec, 0.334775/0 sec, 0.396267/1 sec, 0.267782/0 sec, 0.325484/0 sec, 0.40375/1 sec, 0.435883/0 sec, 2.36933/2 sec, 0.855015/1 sec, 0.916759/1 sec, 56.3186/57 sec, 4.69517/4 sec )
[LOG] Nr of iterations: 903 (6, 3, 5, 49, 37, 16, 16, 16, 10, 12, 19, 26, 16, 16, 15, 19, 63, 35, 35, 40, 31, 5, 2, 4, 48, 36, 15, 15, 14, 9, 11, 15, 24, 14, 13, 11, 17, 34, 33, 33, 38, 27 )
[LOG] Total clause computation time: 52.6407/47 sec (0.793952/0.793952 sec, 0.012519/0.012519 sec, 0.005096/0.005096 sec, 1.14252/1.14252 sec, 0.736289/0.736289 sec, 0.02/0.02 sec, 0.019867/0.019867 sec, 0.130986/0.130986 sec, 0.01164/0.01164 sec, 0.121287/0.121287 sec, 0.113319/0.113319 sec, 0.134401/0.134401 sec, 0.105499/0.105499 sec, 0.142307/0.142307 sec, 0.194625/0.194625 sec, 0.181678/0.181678 sec, 1.1364/1.1364 sec, 0.1537/0.1537 sec, 0.155428/0.155428 sec, 3.75785/3.75785 sec, 2.23659/2.23659 sec, 23.0232/23.0232 sec, 2.24465/2.24465 sec, 0.754056/0.754056 sec, 1.35675/1.35675 sec, 1.23443/1.23443 sec, 0.32407/0.32407 sec, 0.485913/0.485913 sec, 0.351382/0.351382 sec, 0.415407/0.415407 sec, 0.30089/0.30089 sec, 0.441967/0.441967 sec, 0.341781/0.341781 sec, 1.33142/1.33142 sec, 2.91952/2.91952 sec, 0.307215/0.307215 sec, 0.464198/0.464198 sec, 0.481403/0.481403 sec, 0.374653/0.374653 sec, 0.31738/0.31738 sec, 2.25028/2.25028 sec, 1.61415/1.61415 sec )
[LOG] Total clause minimization time: 162.352/168 sec (0.927937/0.927937 sec, 0.041305/0.041305 sec, 0.035772/0.035772 sec, 2.06291/2.06291 sec, 2.04324/2.04324 sec, 0.27098/0.27098 sec, 0.216015/0.216015 sec, 0.283927/0.283927 sec, 0.122898/0.122898 sec, 0.180535/0.180535 sec, 0.213507/0.213507 sec, 0.253903/0.253903 sec, 0.156227/0.156227 sec, 0.176533/0.176533 sec, 0.201723/0.201723 sec, 0.245286/0.245286 sec, 1.199/1.199 sec, 0.684121/0.684121 sec, 0.742714/0.742714 sec, 52.5301/52.5301 sec, 2.43622/2.43622 sec, 16.3498/16.3498 sec, 3.02444/3.02444 sec, 2.87349/2.87349 sec, 2.97755/2.97755 sec, 9.09882/9.09882 sec, 3.42064/3.42064 sec, 2.86839/2.86839 sec, 5.31085/5.31085 sec, 2.8578/2.8578 sec, 2.98524/2.98524 sec, 2.47892/2.47892 sec, 2.96333/2.96333 sec, 2.09077/2.09077 sec, 17.4278/17.4278 sec, 2.00598/2.00598 sec, 2.41058/2.41058 sec, 1.73581/1.73581 sec, 2.40582/2.40582 sec, 2.51026/2.51026 sec, 2.53731/2.53731 sec, 6.99355/6.99355 sec )
[LOG] Total clause size reduction: 37515 --> 3803 (445 --> 15, 176 --> 9, 348 --> 7, 4128 --> 352, 3060 --> 341, 1260 --> 16, 1245 --> 18, 1230 --> 27, 729 --> 14, 880 --> 21, 1422 --> 63, 1950 --> 64, 1155 --> 38, 1140 --> 50, 1050 --> 57, 1332 --> 65, 4526 --> 369, 2448 --> 112, 2414 --> 146, 2730 --> 209, 2070 --> 159, 15 --> 15, 9 --> 9, 7 --> 7, 352 --> 274, 341 --> 331, 16 --> 16, 18 --> 18, 21 --> 21, 14 --> 14, 21 --> 21, 37 --> 36, 57 --> 55, 30 --> 30, 32 --> 32, 30 --> 30, 57 --> 57, 149 --> 144, 105 --> 105, 127 --> 123, 201 --> 175, 138 --> 138 )
[LOG] Average clause size reduction: 41.5449 --> 4.21152 (74.1667 --> 2.5, 58.6667 --> 3, 69.6 --> 1.4, 84.2449 --> 7.18367, 82.7027 --> 9.21622, 78.75 --> 1, 77.8125 --> 1.125, 76.875 --> 1.6875, 72.9 --> 1.4, 73.3333 --> 1.75, 74.8421 --> 3.31579, 75 --> 2.46154, 72.1875 --> 2.375, 71.25 --> 3.125, 70 --> 3.8, 70.1053 --> 3.42105, 71.8413 --> 5.85714, 69.9429 --> 3.2, 68.9714 --> 4.17143, 68.25 --> 5.225, 66.7742 --> 5.12903, 3 --> 3, 4.5 --> 4.5, 1.75 --> 1.75, 7.33333 --> 5.70833, 9.47222 --> 9.19444, 1.06667 --> 1.06667, 1.2 --> 1.2, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.90909 --> 1.90909, 2.46667 --> 2.4, 2.375 --> 2.29167, 2.14286 --> 2.14286, 2.46154 --> 2.46154, 2.72727 --> 2.72727, 3.35294 --> 3.35294, 4.38235 --> 4.23529, 3.18182 --> 3.18182, 3.84848 --> 3.72727, 5.28947 --> 4.60526, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 219.134 sec CPU time.
[LOG] Overall execution time: 220 sec real time.
Synthesis time: 219.86 sec (Real time) / 213.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.04 sec (Real time) / 7.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1488 17 51 1 1399
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 302.156 sec CPU time.
[LOG] Relation determinization time: 303 sec real time.
[LOG] Final circuit size: 1013 new AND gates.
[LOG] Size before ABC: 1872 AND gates.
[LOG] Size after ABC: 1013 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 85.8609/86 sec (1.87508/2 sec, 0.062424/0 sec, 0.019872/0 sec, 17.5092/17 sec, 2.81773/3 sec, 0.408126/0 sec, 1.60279/2 sec, 0.526684/0 sec, 0.193267/1 sec, 0.4707/0 sec, 0.324577/0 sec, 0.29198/1 sec, 0.305464/0 sec, 0.496969/1 sec, 0.38849/0 sec, 0.300813/0 sec, 3.72967/4 sec, 1.59281/2 sec, 8.16359/8 sec, 1.13893/1 sec, 11.0687/11 sec, 32.573/33 sec )
[LOG] Nr of iterations: 1065 (4, 3, 6, 48, 63, 17, 16, 13, 17, 29, 11, 14, 14, 21, 13, 11, 102, 35, 43, 13, 48, 33, 3, 2, 5, 46, 59, 16, 15, 12, 16, 27, 10, 10, 10, 15, 8, 10, 80, 21, 39, 12, 44, 31 )
[LOG] Total clause computation time: 60.4201/63 sec (0.856589/0.856589 sec, 0.031327/0.031327 sec, 0.005913/0.005913 sec, 1.32629/1.32629 sec, 1.68763/1.68763 sec, 0.022978/0.022978 sec, 0.02188/0.02188 sec, 0.112344/0.112344 sec, 0.024201/0.024201 sec, 0.226317/0.226317 sec, 0.139575/0.139575 sec, 0.126062/0.126062 sec, 0.127028/0.127028 sec, 0.232874/0.232874 sec, 0.188006/0.188006 sec, 0.166942/0.166942 sec, 1.26004/1.26004 sec, 0.16585/0.16585 sec, 2.45536/2.45536 sec, 0.215919/0.215919 sec, 1.77006/1.77006 sec, 2.56136/2.56136 sec, 20.0659/20.0659 sec, 3.27649/3.27649 sec, 2.24375/2.24375 sec, 1.14905/1.14905 sec, 1.90674/1.90674 sec, 0.455793/0.455793 sec, 0.738469/0.738469 sec, 0.581871/0.581871 sec, 0.520503/0.520503 sec, 0.479005/0.479005 sec, 0.864136/0.864136 sec, 0.392506/0.392506 sec, 0.455056/0.455056 sec, 0.438056/0.438056 sec, 0.490425/0.490425 sec, 1.6266/1.6266 sec, 3.36696/3.36696 sec, 3.66293/3.66293 sec, 0.507691/0.507691 sec, 0.407353/0.407353 sec, 0.453531/0.453531 sec, 2.61276/2.61276 sec )
[LOG] Total clause minimization time: 236.788/235 sec (1.01653/1.01653 sec, 0.029882/0.029882 sec, 0.012556/0.012556 sec, 16.1676/16.1676 sec, 1.11071/1.11071 sec, 0.37992/0.37992 sec, 1.57663/1.57663 sec, 0.41086/0.41086 sec, 0.164412/0.164412 sec, 0.236478/0.236478 sec, 0.180704/0.180704 sec, 0.161392/0.161392 sec, 0.173269/0.173269 sec, 0.257826/0.257826 sec, 0.194313/0.194313 sec, 0.129984/0.129984 sec, 2.43344/2.43344 sec, 1.41347/1.41347 sec, 5.69104/5.69104 sec, 0.91735/0.91735 sec, 9.27603/9.27603 sec, 29.9854/29.9854 sec, 19.3926/19.3926 sec, 2.52542/2.52542 sec, 6.10306/6.10306 sec, 4.06191/4.06191 sec, 2.35087/2.35087 sec, 7.51476/7.51476 sec, 5.28594/5.28594 sec, 5.12348/5.12348 sec, 10.2636/10.2636 sec, 3.65526/3.65526 sec, 5.56838/5.56838 sec, 33.0059/33.0059 sec, 4.02208/4.02208 sec, 4.58663/4.58663 sec, 3.67805/3.67805 sec, 3.57879/3.57879 sec, 3.43502/3.43502 sec, 2.81186/2.81186 sec, 3.1068/3.1068 sec, 29.859/29.859 sec, 2.33405/2.33405 sec, 2.60431/2.60431 sec )
[LOG] Total clause size reduction: 46676 --> 4756 (279 --> 12, 184 --> 9, 455 --> 8, 4230 --> 319, 5518 --> 398, 1408 --> 17, 1305 --> 17, 1032 --> 17, 1360 --> 25, 2352 --> 59, 830 --> 25, 1066 --> 47, 1053 --> 53, 1600 --> 78, 948 --> 59, 780 --> 32, 7777 --> 997, 2584 --> 128, 3150 --> 172, 888 --> 52, 3431 --> 207, 2304 --> 153, 12 --> 12, 9 --> 9, 8 --> 8, 302 --> 221, 353 --> 338, 17 --> 17, 17 --> 17, 17 --> 17, 25 --> 25, 51 --> 50, 25 --> 25, 20 --> 19, 26 --> 26, 36 --> 35, 23 --> 23, 32 --> 30, 583 --> 441, 57 --> 57, 146 --> 134, 52 --> 49, 185 --> 173, 146 --> 146 )
[LOG] Average clause size reduction: 43.8272 --> 4.46573 (69.75 --> 3, 61.3333 --> 3, 75.8333 --> 1.33333, 88.125 --> 6.64583, 87.5873 --> 6.31746, 82.8235 --> 1, 81.5625 --> 1.0625, 79.3846 --> 1.30769, 80 --> 1.47059, 81.1034 --> 2.03448, 75.4545 --> 2.27273, 76.1429 --> 3.35714, 75.2143 --> 3.78571, 76.1905 --> 3.71429, 72.9231 --> 4.53846, 70.9091 --> 2.90909, 76.2451 --> 9.77451, 73.8286 --> 3.65714, 73.2558 --> 4, 68.3077 --> 4, 71.4792 --> 4.3125, 69.8182 --> 4.63636, 4 --> 4, 4.5 --> 4.5, 1.6 --> 1.6, 6.56522 --> 4.80435, 5.98305 --> 5.72881, 1.0625 --> 1.0625, 1.13333 --> 1.13333, 1.41667 --> 1.41667, 1.5625 --> 1.5625, 1.88889 --> 1.85185, 2.5 --> 2.5, 2 --> 1.9, 2.6 --> 2.6, 2.4 --> 2.33333, 2.875 --> 2.875, 3.2 --> 3, 7.2875 --> 5.5125, 2.71429 --> 2.71429, 3.74359 --> 3.4359, 4.33333 --> 4.08333, 4.20455 --> 3.93182, 4.70968 --> 4.70968 )
[LOG] Overall execution time: 302.18 sec CPU time.
[LOG] Overall execution time: 303 sec real time.
Synthesis time: 303.09 sec (Real time) / 293.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.91 sec (Real time) / 17.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1745 18 53 1 1652
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 296.818 sec CPU time.
[LOG] Relation determinization time: 298 sec real time.
[LOG] Final circuit size: 1316 new AND gates.
[LOG] Size before ABC: 2671 AND gates.
[LOG] Size after ABC: 1315 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 74.1915/74 sec (1.96246/2 sec, 0.080948/0 sec, 0.047514/0 sec, 20.7288/21 sec, 2.64199/2 sec, 0.434807/1 sec, 0.296355/0 sec, 1.62508/2 sec, 0.189902/0 sec, 0.261553/0 sec, 0.290941/0 sec, 0.291396/1 sec, 0.261826/0 sec, 0.342325/0 sec, 0.406957/1 sec, 0.360303/0 sec, 5.25984/5 sec, 5.8326/6 sec, 4.45489/5 sec, 2.65016/2 sec, 0.960478/1 sec, 4.26611/5 sec, 20.5442/20 sec )
[LOG] Nr of iterations: 1287 (4, 3, 7, 58, 25, 19, 20, 17, 9, 13, 22, 13, 15, 12, 11, 11, 125, 41, 40, 14, 27, 141, 49, 3, 2, 6, 52, 24, 18, 18, 16, 8, 10, 21, 12, 13, 9, 9, 9, 80, 28, 38, 10, 17, 140, 48 )
[LOG] Total clause computation time: 52.2739/54 sec (0.87126/0.87126 sec, 0.024465/0.024465 sec, 0.007689/0.007689 sec, 1.61446/1.61446 sec, 1.84379/1.84379 sec, 0.029016/0.029016 sec, 0.027974/0.027974 sec, 0.022157/0.022157 sec, 0.011418/0.011418 sec, 0.081682/0.081682 sec, 0.082646/0.082646 sec, 0.124097/0.124097 sec, 0.070295/0.070295 sec, 0.146818/0.146818 sec, 0.132837/0.132837 sec, 0.173237/0.173237 sec, 1.55611/1.55611 sec, 0.200884/0.200884 sec, 0.199284/0.199284 sec, 1.83364/1.83364 sec, 0.193494/0.193494 sec, 1.14437/1.14437 sec, 6.5526/6.5526 sec, 5.67659/5.67659 sec, 4.66619/4.66619 sec, 0.826868/0.826868 sec, 1.11448/1.11448 sec, 3.45694/3.45694 sec, 0.49838/0.49838 sec, 0.439989/0.439989 sec, 0.397263/0.397263 sec, 0.445804/0.445804 sec, 0.502764/0.502764 sec, 0.637553/0.637553 sec, 1.55211/1.55211 sec, 1.76308/1.76308 sec, 0.423995/0.423995 sec, 0.49007/0.49007 sec, 0.369027/0.369027 sec, 1.02349/1.02349 sec, 0.373487/0.373487 sec, 0.385632/0.385632 sec, 0.480274/0.480274 sec, 0.370032/0.370032 sec, 4.94543/4.94543 sec, 4.49024/4.49024 sec )
[LOG] Total clause minimization time: 238.652/237 sec (1.08684/1.08684 sec, 0.05377/0.05377 sec, 0.037392/0.037392 sec, 19.0782/19.0782 sec, 0.780563/0.780563 sec, 0.399791/0.399791 sec, 0.262168/0.262168 sec, 1.59776/1.59776 sec, 0.175115/0.175115 sec, 0.174089/0.174089 sec, 0.199663/0.199663 sec, 0.162478/0.162478 sec, 0.184935/0.184935 sec, 0.189745/0.189745 sec, 0.268175/0.268175 sec, 0.181035/0.181035 sec, 3.62728/3.62728 sec, 5.60764/5.60764 sec, 4.2326/4.2326 sec, 0.807132/0.807132 sec, 0.751418/0.751418 sec, 3.02801/3.02801 sec, 13.9486/13.9486 sec, 27.7885/27.7885 sec, 3.97982/3.97982 sec, 7.1984/7.1984 sec, 5.10612/5.10612 sec, 4.04323/4.04323 sec, 7.87078/7.87078 sec, 6.57244/6.57244 sec, 31.0698/31.0698 sec, 5.26631/5.26631 sec, 6.26683/6.26683 sec, 6.05613/6.05613 sec, 5.45862/5.45862 sec, 4.71628/4.71628 sec, 5.80427/5.80427 sec, 21.865/21.865 sec, 3.84219/3.84219 sec, 3.19533/3.19533 sec, 5.2708/5.2708 sec, 4.30733/4.30733 sec, 3.63553/3.63553 sec, 3.80886/3.80886 sec, 4.47502/4.47502 sec, 4.21977/4.21977 sec )
[LOG] Total clause size reduction: 58363 --> 6535 (291 --> 12, 192 --> 10, 570 --> 10, 5358 --> 484, 2232 --> 127, 1656 --> 20, 1729 --> 24, 1440 --> 19, 712 --> 12, 1056 --> 38, 1827 --> 44, 1032 --> 21, 1190 --> 43, 924 --> 44, 830 --> 29, 820 --> 36, 10044 --> 1029, 3200 --> 167, 3081 --> 151, 1014 --> 72, 2002 --> 156, 10640 --> 1058, 3600 --> 258, 12 --> 12, 10 --> 10, 10 --> 10, 401 --> 347, 127 --> 119, 20 --> 20, 21 --> 21, 19 --> 19, 12 --> 12, 20 --> 20, 44 --> 44, 21 --> 21, 35 --> 35, 26 --> 26, 20 --> 20, 28 --> 27, 442 --> 385, 78 --> 78, 142 --> 134, 45 --> 44, 74 --> 71, 1058 --> 938, 258 --> 258 )
[LOG] Average clause size reduction: 45.3481 --> 5.0777 (72.75 --> 3, 64 --> 3.33333, 81.4286 --> 1.42857, 92.3793 --> 8.34483, 89.28 --> 5.08, 87.1579 --> 1.05263, 86.45 --> 1.2, 84.7059 --> 1.11765, 79.1111 --> 1.33333, 81.2308 --> 2.92308, 83.0455 --> 2, 79.3846 --> 1.61538, 79.3333 --> 2.86667, 77 --> 3.66667, 75.4545 --> 2.63636, 74.5455 --> 3.27273, 80.352 --> 8.232, 78.0488 --> 4.07317, 77.025 --> 3.775, 72.4286 --> 5.14286, 74.1481 --> 5.77778, 75.461 --> 7.50355, 73.4694 --> 5.26531, 4 --> 4, 5 --> 5, 1.66667 --> 1.66667, 7.71154 --> 6.67308, 5.29167 --> 4.95833, 1.11111 --> 1.11111, 1.16667 --> 1.16667, 1.1875 --> 1.1875, 1.5 --> 1.5, 2 --> 2, 2.09524 --> 2.09524, 1.75 --> 1.75, 2.69231 --> 2.69231, 2.88889 --> 2.88889, 2.22222 --> 2.22222, 3.11111 --> 3, 5.525 --> 4.8125, 2.78571 --> 2.78571, 3.73684 --> 3.52632, 4.5 --> 4.4, 4.35294 --> 4.17647, 7.55714 --> 6.7, 5.375 --> 5.375 )
[LOG] Overall execution time: 296.846 sec CPU time.
[LOG] Overall execution time: 298 sec real time.
Synthesis time: 297.80 sec (Real time) / 287.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.90 sec (Real time) / 18.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2097 19 55 1 2001
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 337.032 sec CPU time.
[LOG] Relation determinization time: 338 sec real time.
[LOG] Final circuit size: 1461 new AND gates.
[LOG] Size before ABC: 2840 AND gates.
[LOG] Size after ABC: 1461 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.5116/64 sec (2.53085/2 sec, 0.069144/0 sec, 0.064322/1 sec, 8.85559/8 sec, 3.2427/4 sec, 0.818841/0 sec, 2.40836/3 sec, 0.356418/0 sec, 0.475139/1 sec, 0.490896/0 sec, 0.653903/1 sec, 0.454324/0 sec, 0.448581/1 sec, 0.995785/1 sec, 1.0486/1 sec, 0.623099/0 sec, 7.96934/8 sec, 2.10063/3 sec, 2.81085/2 sec, 1.39759/2 sec, 5.1312/5 sec, 4.08002/4 sec, 10.4132/10 sec, 6.07221/7 sec )
[LOG] Nr of iterations: 1421 (4, 3, 6, 75, 42, 20, 22, 11, 13, 15, 13, 13, 16, 28, 30, 16, 157, 18, 61, 15, 26, 16, 132, 44, 3, 2, 5, 72, 41, 18, 21, 10, 12, 14, 11, 12, 14, 25, 27, 14, 102, 16, 49, 13, 25, 14, 62, 43 )
[LOG] Total clause computation time: 50.1385/54 sec (1.17686/1.17686 sec, 0.008682/0.008682 sec, 0.010684/0.010684 sec, 2.809/2.809 sec, 1.2637/1.2637 sec, 0.038203/0.038203 sec, 0.03944/0.03944 sec, 0.017402/0.017402 sec, 0.040135/0.040135 sec, 0.125141/0.125141 sec, 0.155557/0.155557 sec, 0.109912/0.109912 sec, 0.107467/0.107467 sec, 0.168076/0.168076 sec, 0.168348/0.168348 sec, 0.15202/0.15202 sec, 1.14234/1.14234 sec, 0.263329/0.263329 sec, 0.26167/0.26167 sec, 0.22254/0.22254 sec, 0.251463/0.251463 sec, 0.2019/0.2019 sec, 4.41929/4.41929 sec, 3.08625/3.08625 sec, 3.38954/3.38954 sec, 1.31143/1.31143 sec, 1.96481/1.96481 sec, 4.82277/4.82277 sec, 4.32994/4.32994 sec, 0.75421/0.75421 sec, 2.18388/2.18388 sec, 0.535077/0.535077 sec, 0.52807/0.52807 sec, 0.521328/0.521328 sec, 0.60526/0.60526 sec, 0.396398/0.396398 sec, 0.535805/0.535805 sec, 0.505393/0.505393 sec, 0.701236/0.701236 sec, 0.421893/0.421893 sec, 2.9602/2.9602 sec, 0.557395/0.557395 sec, 0.430609/0.430609 sec, 0.497303/0.497303 sec, 0.300744/0.300744 sec, 2.37906/2.37906 sec, 2.73859/2.73859 sec, 0.52816/0.52816 sec )
[LOG] Total clause minimization time: 279.987/274 sec (1.34928/1.34928 sec, 0.056572/0.056572 sec, 0.049604/0.049604 sec, 5.98914/5.98914 sec, 1.94359/1.94359 sec, 0.770201/0.770201 sec, 2.35861/2.35861 sec, 0.334078/0.334078 sec, 0.428722/0.428722 sec, 0.356664/0.356664 sec, 0.489165/0.489165 sec, 0.33793/0.33793 sec, 0.332863/0.332863 sec, 0.811864/0.811864 sec, 0.86196/0.86196 sec, 0.462036/0.462036 sec, 6.6997/6.6997 sec, 1.82405/1.82405 sec, 2.49838/2.49838 sec, 1.16074/1.16074 sec, 4.86263/4.86263 sec, 3.86632/3.86632 sec, 5.87111/5.87111 sec, 2.9467/2.9467 sec, 28.6463/28.6463 sec, 5.69016/5.69016 sec, 7.66501/7.66501 sec, 6.69716/6.69716 sec, 5.60577/5.60577 sec, 12.8319/12.8319 sec, 6.61564/6.61564 sec, 5.51174/5.51174 sec, 13.7724/13.7724 sec, 6.88032/6.88032 sec, 6.70941/6.70941 sec, 8.53207/8.53207 sec, 6.64445/6.64445 sec, 5.50786/5.50786 sec, 33.3655/33.3655 sec, 5.4271/5.4271 sec, 6.29429/6.29429 sec, 4.98744/4.98744 sec, 5.91252/5.91252 sec, 6.37939/6.37939 sec, 5.30649/5.30649 sec, 5.01824/5.01824 sec, 28.6224/28.6224 sec, 4.70205/4.70205 sec )
[LOG] Total clause size reduction: 71066 --> 9002 (306 --> 11, 202 --> 9, 500 --> 8, 7326 --> 691, 4018 --> 542, 1843 --> 21, 2016 --> 26, 950 --> 12, 1128 --> 17, 1302 --> 26, 1104 --> 33, 1092 --> 22, 1350 --> 31, 2403 --> 77, 2552 --> 90, 1305 --> 41, 13416 --> 1967, 1445 --> 55, 5040 --> 279, 1162 --> 72, 2050 --> 72, 1215 --> 61, 10480 --> 1782, 3397 --> 217, 11 --> 11, 9 --> 9, 8 --> 8, 653 --> 487, 542 --> 508, 19 --> 19, 26 --> 26, 12 --> 12, 17 --> 17, 26 --> 26, 25 --> 24, 22 --> 22, 23 --> 23, 60 --> 60, 72 --> 72, 33 --> 33, 915 --> 582, 47 --> 45, 190 --> 178, 62 --> 61, 72 --> 69, 52 --> 49, 351 --> 282, 217 --> 217 )
[LOG] Average clause size reduction: 50.0113 --> 6.33498 (76.5 --> 2.75, 67.3333 --> 3, 83.3333 --> 1.33333, 97.68 --> 9.21333, 95.6667 --> 12.9048, 92.15 --> 1.05, 91.6364 --> 1.18182, 86.3636 --> 1.09091, 86.7692 --> 1.30769, 86.8 --> 1.73333, 84.9231 --> 2.53846, 84 --> 1.69231, 84.375 --> 1.9375, 85.8214 --> 2.75, 85.0667 --> 3, 81.5625 --> 2.5625, 85.4522 --> 12.5287, 80.2778 --> 3.05556, 82.623 --> 4.57377, 77.4667 --> 4.8, 78.8462 --> 2.76923, 75.9375 --> 3.8125, 79.3939 --> 13.5, 77.2045 --> 4.93182, 3.66667 --> 3.66667, 4.5 --> 4.5, 1.6 --> 1.6, 9.06944 --> 6.76389, 13.2195 --> 12.3902, 1.05556 --> 1.05556, 1.2381 --> 1.2381, 1.2 --> 1.2, 1.41667 --> 1.41667, 1.85714 --> 1.85714, 2.27273 --> 2.18182, 1.83333 --> 1.83333, 1.64286 --> 1.64286, 2.4 --> 2.4, 2.66667 --> 2.66667, 2.35714 --> 2.35714, 8.97059 --> 5.70588, 2.9375 --> 2.8125, 3.87755 --> 3.63265, 4.76923 --> 4.69231, 2.88 --> 2.76, 3.71429 --> 3.5, 5.66129 --> 4.54839, 5.04651 --> 5.04651 )
[LOG] Overall execution time: 337.064 sec CPU time.
[LOG] Overall execution time: 338 sec real time.
Synthesis time: 338.14 sec (Real time) / 326.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.93 sec (Real time) / 25.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2296 20 58 1 2194
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.190814 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082406/0 sec (0.044571/0 sec, 0.006649/0 sec, 0.009703/0 sec, 0.008406/0 sec, 0.009752/0 sec, 0.003325/0 sec )
[LOG] Nr of iterations: 97 (11, 10, 9, 2, 12, 8, 10, 9, 8, 1, 10, 7 )
[LOG] Total clause computation time: 0.060255/0 sec (0.020749/0.020749 sec, 0.002734/0.002734 sec, 0.002852/0.002852 sec, 0.000555/0.000555 sec, 0.002594/0.002594 sec, 0.000961/0.000961 sec, 0.01629/0.01629 sec, 0.003685/0.003685 sec, 0.00445/0.00445 sec, 1.6e-05/1.6e-05 sec, 0.002496/0.002496 sec, 0.002873/0.002873 sec )
[LOG] Total clause minimization time: 0.102309/0 sec (0.023528/0.023528 sec, 0.003674/0.003674 sec, 0.00654/0.00654 sec, 0.007746/0.007746 sec, 0.006696/0.006696 sec, 0.002143/0.002143 sec, 0.020877/0.020877 sec, 0.007684/0.007684 sec, 0.008268/0.008268 sec, 0.003536/0.003536 sec, 0.006274/0.006274 sec, 0.005343/0.005343 sec )
[LOG] Total clause size reduction: 1562 --> 214 (340 --> 21, 297 --> 16, 256 --> 31, 31 --> 0, 330 --> 28, 203 --> 13, 21 --> 21, 16 --> 16, 31 --> 31, 0 --> 0, 24 --> 24, 13 --> 13 )
[LOG] Average clause size reduction: 16.1031 --> 2.20619 (30.9091 --> 1.90909, 29.7 --> 1.6, 28.4444 --> 3.44444, 15.5 --> 0, 27.5 --> 2.33333, 25.375 --> 1.625, 2.1 --> 2.1, 1.77778 --> 1.77778, 3.875 --> 3.875, 0 --> 0, 2.4 --> 2.4, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.192972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 248 5 23 1 215
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.75081 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.144668/0 sec (0.071664/0 sec, 0.015842/0 sec, 0.017101/0 sec, 0.013497/0 sec, 0.007056/0 sec, 0.016765/0 sec, 0.002743/0 sec )
[LOG] Nr of iterations: 112 (14, 11, 9, 8, 6, 10, 5, 13, 8, 6, 4, 5, 9, 4 )
[LOG] Total clause computation time: 0.374953/0 sec (0.032042/0.032042 sec, 0.005169/0.005169 sec, 0.006319/0.006319 sec, 0.002271/0.002271 sec, 0.003147/0.003147 sec, 0.006248/0.006248 sec, 0.000929/0.000929 sec, 0.032756/0.032756 sec, 0.008177/0.008177 sec, 0.006977/0.006977 sec, 0.005216/0.005216 sec, 0.001391/0.001391 sec, 0.261277/0.261277 sec, 0.003034/0.003034 sec )
[LOG] Total clause minimization time: 0.327276/0 sec (0.039139/0.039139 sec, 0.01029/0.01029 sec, 0.010499/0.010499 sec, 0.010836/0.010836 sec, 0.003711/0.003711 sec, 0.010138/0.010138 sec, 0.001622/0.001622 sec, 0.044365/0.044365 sec, 0.150749/0.150749 sec, 0.011825/0.011825 sec, 0.011134/0.011134 sec, 0.005654/0.005654 sec, 0.008376/0.008376 sec, 0.008938/0.008938 sec )
[LOG] Total clause size reduction: 2157 --> 245 (507 --> 39, 380 --> 27, 296 --> 16, 252 --> 22, 175 --> 9, 306 --> 22, 132 --> 7, 39 --> 33, 16 --> 16, 9 --> 9, 7 --> 7, 9 --> 9, 22 --> 22, 7 --> 7 )
[LOG] Average clause size reduction: 19.2589 --> 2.1875 (36.2143 --> 2.78571, 34.5455 --> 2.45455, 32.8889 --> 1.77778, 31.5 --> 2.75, 29.1667 --> 1.5, 30.6 --> 2.2, 26.4 --> 1.4, 3 --> 2.53846, 2 --> 2, 1.5 --> 1.5, 1.75 --> 1.75, 1.8 --> 1.8, 2.44444 --> 2.44444, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.753395 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 277 6 26 1 238
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4.23257 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 311 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.831879/1 sec (0.131125/0 sec, 0.040671/0 sec, 0.180156/0 sec, 0.018272/0 sec, 0.036943/0 sec, 0.022459/0 sec, 0.318381/1 sec, 0.078557/0 sec, 0.005315/0 sec )
[LOG] Nr of iterations: 248 (22, 17, 12, 12, 17, 10, 9, 35, 5, 20, 16, 7, 10, 6, 7, 5, 34, 4 )
[LOG] Total clause computation time: 0.946493/1 sec (0.054042/0.054042 sec, 0.010576/0.010576 sec, 0.004128/0.004128 sec, 0.002653/0.002653 sec, 0.008464/0.008464 sec, 0.006982/0.006982 sec, 0.283169/0.283169 sec, 0.024713/0.024713 sec, 0.00129/0.00129 sec, 0.197183/0.197183 sec, 0.02675/0.02675 sec, 0.011658/0.011658 sec, 0.01345/0.01345 sec, 0.011314/0.011314 sec, 0.01584/0.01584 sec, 0.244992/0.244992 sec, 0.019303/0.019303 sec, 0.009986/0.009986 sec )
[LOG] Total clause minimization time: 3.18716/3 sec (0.075863/0.075863 sec, 0.029273/0.029273 sec, 0.175283/0.175283 sec, 0.015087/0.015087 sec, 0.027597/0.027597 sec, 0.014881/0.014881 sec, 0.034607/0.034607 sec, 0.052273/0.052273 sec, 0.003659/0.003659 sec, 1.00637/1.00637 sec, 0.193564/0.193564 sec, 0.053787/0.053787 sec, 1.32961/1.32961 sec, 0.033855/0.033855 sec, 0.023042/0.023042 sec, 0.027777/0.027777 sec, 0.061709/0.061709 sec, 0.028924/0.028924 sec )
[LOG] Total clause size reduction: 5819 --> 747 (966 --> 93, 720 --> 63, 484 --> 29, 473 --> 22, 672 --> 49, 369 --> 39, 320 --> 25, 1326 --> 109, 152 --> 7, 85 --> 69, 63 --> 55, 11 --> 11, 18 --> 18, 10 --> 10, 22 --> 20, 12 --> 12, 109 --> 109, 7 --> 7 )
[LOG] Average clause size reduction: 23.4637 --> 3.0121 (43.9091 --> 4.22727, 42.3529 --> 3.70588, 40.3333 --> 2.41667, 39.4167 --> 1.83333, 39.5294 --> 2.88235, 36.9 --> 3.9, 35.5556 --> 2.77778, 37.8857 --> 3.11429, 30.4 --> 1.4, 4.25 --> 3.45, 3.9375 --> 3.4375, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.66667 --> 1.66667, 3.14286 --> 2.85714, 2.4 --> 2.4, 3.20588 --> 3.20588, 1.75 --> 1.75 )
[LOG] Overall execution time: 4.23597 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.44 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 433 7 30 1 388
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 4.16947 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 258 new AND gates.
[LOG] Size before ABC: 388 AND gates.
[LOG] Size after ABC: 256 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.12349/1 sec (0.078542/0 sec, 0.009026/0 sec, 0.108911/1 sec, 0.02562/0 sec, 0.354197/0 sec, 0.033868/0 sec, 0.034623/0 sec, 0.034829/0 sec, 0.059607/0 sec, 0.384272/0 sec )
[LOG] Nr of iterations: 316 (9, 5, 40, 10, 5, 17, 7, 11, 28, 40, 8, 4, 36, 9, 4, 10, 6, 8, 24, 35 )
[LOG] Total clause computation time: 0.858738/2 sec (0.036123/0.036123 sec, 0.001189/0.001189 sec, 0.012681/0.012681 sec, 0.002549/0.002549 sec, 0.001022/0.001022 sec, 0.004091/0.004091 sec, 0.021478/0.021478 sec, 0.013255/0.013255 sec, 0.011821/0.011821 sec, 0.024826/0.024826 sec, 0.055727/0.055727 sec, 0.018947/0.018947 sec, 0.01538/0.01538 sec, 0.5641/0.5641 sec, 0.006087/0.006087 sec, 0.007901/0.007901 sec, 0.021758/0.021758 sec, 0.013394/0.013394 sec, 0.009872/0.009872 sec, 0.016537/0.016537 sec )
[LOG] Total clause minimization time: 3.19255/2 sec (0.041922/0.041922 sec, 0.007566/0.007566 sec, 0.094069/0.094069 sec, 0.022422/0.022422 sec, 0.3528/0.3528 sec, 0.028839/0.028839 sec, 0.012601/0.012601 sec, 0.020674/0.020674 sec, 0.046194/0.046194 sec, 0.357047/0.357047 sec, 1.59184/1.59184 sec, 0.028751/0.028751 sec, 0.265848/0.265848 sec, 0.027294/0.027294 sec, 0.035348/0.035348 sec, 0.037999/0.037999 sec, 0.028929/0.028929 sec, 0.029764/0.029764 sec, 0.075132/0.075132 sec, 0.087504/0.087504 sec )
[LOG] Total clause size reduction: 7813 --> 932 (408 --> 14, 200 --> 13, 1911 --> 200, 432 --> 14, 188 --> 5, 736 --> 57, 270 --> 15, 440 --> 33, 1161 --> 80, 1638 --> 113, 14 --> 14, 13 --> 13, 173 --> 132, 14 --> 14, 5 --> 5, 20 --> 20, 15 --> 15, 18 --> 18, 60 --> 60, 97 --> 97 )
[LOG] Average clause size reduction: 24.7247 --> 2.94937 (45.3333 --> 1.55556, 40 --> 2.6, 47.775 --> 5, 43.2 --> 1.4, 37.6 --> 1, 43.2941 --> 3.35294, 38.5714 --> 2.14286, 40 --> 3, 41.4643 --> 2.85714, 40.95 --> 2.825, 1.75 --> 1.75, 3.25 --> 3.25, 4.80556 --> 3.66667, 1.55556 --> 1.55556, 1.25 --> 1.25, 2 --> 2, 2.5 --> 2.5, 2.25 --> 2.25, 2.5 --> 2.5, 2.77143 --> 2.77143 )
[LOG] Overall execution time: 4.17296 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.38 sec (Real time) / 4.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 552 8 33 1 503
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 22.8984 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 593 new AND gates.
[LOG] Size before ABC: 1143 AND gates.
[LOG] Size after ABC: 593 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.6394/10 sec (0.099719/0 sec, 0.018493/0 sec, 0.139678/0 sec, 0.29943/0 sec, 0.02163/0 sec, 0.029778/0 sec, 0.027105/0 sec, 0.067545/0 sec, 0.299203/1 sec, 1.00301/1 sec, 7.94038/8 sec, 0.69347/0 sec )
[LOG] Nr of iterations: 590 (7, 8, 41, 13, 11, 13, 13, 7, 18, 133, 44, 18, 6, 6, 28, 10, 7, 10, 11, 6, 9, 115, 39, 17 )
[LOG] Total clause computation time: 3.82537/5 sec (0.047217/0.047217 sec, 0.002723/0.002723 sec, 0.014997/0.014997 sec, 0.007959/0.007959 sec, 0.002941/0.002941 sec, 0.00561/0.00561 sec, 0.003691/0.003691 sec, 0.045448/0.045448 sec, 0.243473/0.243473 sec, 0.105152/0.105152 sec, 0.719422/0.719422 sec, 0.047399/0.047399 sec, 0.095201/0.095201 sec, 0.20788/0.20788 sec, 0.020984/0.020984 sec, 0.013541/0.013541 sec, 0.015246/0.015246 sec, 0.019264/0.019264 sec, 0.013228/0.013228 sec, 0.960367/0.960367 sec, 0.037933/0.037933 sec, 0.071832/0.071832 sec, 1.10142/1.10142 sec, 0.02245/0.02245 sec )
[LOG] Total clause minimization time: 18.8507/17 sec (0.051991/0.051991 sec, 0.015195/0.015195 sec, 0.122103/0.122103 sec, 0.290586/0.290586 sec, 0.018031/0.018031 sec, 0.023279/0.023279 sec, 0.022511/0.022511 sec, 0.021231/0.021231 sec, 0.054139/0.054139 sec, 0.887142/0.887142 sec, 7.21605/7.21605 sec, 0.64327/0.64327 sec, 6.94687/6.94687 sec, 0.078488/0.078488 sec, 0.159856/0.159856 sec, 0.41571/0.41571 sec, 0.074045/0.074045 sec, 0.411619/0.411619 sec, 0.055041/0.055041 sec, 0.07496/0.07496 sec, 0.078225/0.078225 sec, 0.728318/0.728318 sec, 0.219688/0.219688 sec, 0.242391/0.242391 sec )
[LOG] Total clause size reduction: 17295 --> 2980 (348 --> 10, 399 --> 23, 2240 --> 213, 660 --> 32, 540 --> 19, 636 --> 27, 624 --> 24, 306 --> 17, 850 --> 99, 6468 --> 1132, 2064 --> 182, 799 --> 59, 10 --> 10, 18 --> 18, 96 --> 82, 16 --> 16, 10 --> 10, 21 --> 21, 20 --> 16, 17 --> 17, 26 --> 26, 922 --> 728, 146 --> 140, 59 --> 59 )
[LOG] Average clause size reduction: 29.3136 --> 5.05085 (49.7143 --> 1.42857, 49.875 --> 2.875, 54.6341 --> 5.19512, 50.7692 --> 2.46154, 49.0909 --> 1.72727, 48.9231 --> 2.07692, 48 --> 1.84615, 43.7143 --> 2.42857, 47.2222 --> 5.5, 48.6316 --> 8.51128, 46.9091 --> 4.13636, 44.3889 --> 3.27778, 1.66667 --> 1.66667, 3 --> 3, 3.42857 --> 2.92857, 1.6 --> 1.6, 1.42857 --> 1.42857, 2.1 --> 2.1, 1.81818 --> 1.45455, 2.83333 --> 2.83333, 2.88889 --> 2.88889, 8.01739 --> 6.33043, 3.74359 --> 3.58974, 3.47059 --> 3.47059 )
[LOG] Overall execution time: 22.903 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.22 sec (Real time) / 22.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.15 sec (Real time) / 3.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 933 9 37 1 875
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 32.3232 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 545 new AND gates.
[LOG] Size before ABC: 1006 AND gates.
[LOG] Size after ABC: 544 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.5067/15 sec (0.139295/1 sec, 0.028215/0 sec, 0.520182/0 sec, 0.043219/0 sec, 0.054578/0 sec, 0.037799/0 sec, 0.036203/0 sec, 0.512574/1 sec, 0.131589/0 sec, 0.524269/0 sec, 2.17881/3 sec, 2.45197/2 sec, 7.84802/8 sec )
[LOG] Nr of iterations: 724 (8, 8, 68, 13, 11, 12, 13, 7, 13, 8, 59, 191, 40, 7, 7, 48, 12, 6, 11, 12, 5, 6, 7, 34, 80, 38 )
[LOG] Total clause computation time: 4.40613/4 sec (0.065452/0.065452 sec, 0.002704/0.002704 sec, 0.024604/0.024604 sec, 0.00495/0.00495 sec, 0.014102/0.014102 sec, 0.005885/0.005885 sec, 0.006544/0.006544 sec, 0.005031/0.005031 sec, 0.066962/0.066962 sec, 0.478235/0.478235 sec, 0.056672/0.056672 sec, 0.126854/0.126854 sec, 1.80426/1.80426 sec, 0.529345/0.529345 sec, 0.462487/0.462487 sec, 0.056255/0.056255 sec, 0.029417/0.029417 sec, 0.025698/0.025698 sec, 0.037028/0.037028 sec, 0.048685/0.048685 sec, 0.027798/0.027798 sec, 0.11684/0.11684 sec, 0.114837/0.114837 sec, 0.065228/0.065228 sec, 0.119434/0.119434 sec, 0.110823/0.110823 sec )
[LOG] Total clause minimization time: 27.5342/29 sec (0.073268/0.073268 sec, 0.024719/0.024719 sec, 0.490687/0.490687 sec, 0.037044/0.037044 sec, 0.039384/0.039384 sec, 0.030796/0.030796 sec, 0.028586/0.028586 sec, 0.506733/0.506733 sec, 0.062906/0.062906 sec, 0.045017/0.045017 sec, 2.11634/2.11634 sec, 2.30104/2.30104 sec, 6.0344/6.0344 sec, 10.4555/10.4555 sec, 1.19808/1.19808 sec, 0.359538/0.359538 sec, 0.169181/0.169181 sec, 0.131909/0.131909 sec, 0.14621/0.14621 sec, 0.176834/0.176834 sec, 1.30039/1.30039 sec, 0.145072/0.145072 sec, 0.144529/0.144529 sec, 0.382993/0.382993 sec, 0.664122/0.664122 sec, 0.468924/0.468924 sec )
[LOG] Total clause size reduction: 24997 --> 3818 (441 --> 12, 434 --> 21, 4087 --> 260, 720 --> 18, 590 --> 16, 638 --> 18, 684 --> 21, 336 --> 10, 660 --> 80, 378 --> 21, 3074 --> 374, 9880 --> 1750, 1989 --> 211, 12 --> 12, 21 --> 21, 163 --> 150, 18 --> 18, 8 --> 8, 18 --> 18, 21 --> 21, 8 --> 8, 20 --> 20, 21 --> 21, 125 --> 120, 450 --> 388, 201 --> 201 )
[LOG] Average clause size reduction: 34.5262 --> 5.27348 (55.125 --> 1.5, 54.25 --> 2.625, 60.1029 --> 3.82353, 55.3846 --> 1.38462, 53.6364 --> 1.45455, 53.1667 --> 1.5, 52.6154 --> 1.61538, 48 --> 1.42857, 50.7692 --> 6.15385, 47.25 --> 2.625, 52.1017 --> 6.33898, 51.7277 --> 9.1623, 49.725 --> 5.275, 1.71429 --> 1.71429, 3 --> 3, 3.39583 --> 3.125, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 1.75 --> 1.75, 1.6 --> 1.6, 3.33333 --> 3.33333, 3 --> 3, 3.67647 --> 3.52941, 5.625 --> 4.85, 5.28947 --> 5.28947 )
[LOG] Overall execution time: 32.3288 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.65 sec (Real time) / 31.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.45 sec (Real time) / 2.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 929 10 40 1 867
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 44.2132 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 2060 new AND gates.
[LOG] Size before ABC: 3941 AND gates.
[LOG] Size after ABC: 2060 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.5289/16 sec (0.142915/0 sec, 0.041119/0 sec, 0.44106/0 sec, 0.038004/0 sec, 0.023233/0 sec, 0.046474/1 sec, 0.050126/0 sec, 0.025055/0 sec, 0.633984/0 sec, 0.032289/0 sec, 0.141663/0 sec, 1.2593/2 sec, 4.1745/4 sec, 9.47919/9 sec )
[LOG] Nr of iterations: 1172 (7, 12, 41, 13, 9, 14, 16, 8, 18, 8, 18, 133, 292, 48, 6, 9, 25, 9, 7, 10, 12, 7, 7, 6, 8, 107, 286, 36 )
[LOG] Total clause computation time: 9.62086/6 sec (0.066277/0.066277 sec, 0.004849/0.004849 sec, 0.024939/0.024939 sec, 0.007843/0.007843 sec, 0.003073/0.003073 sec, 0.008579/0.008579 sec, 0.007484/0.007484 sec, 0.002828/0.002828 sec, 0.309558/0.309558 sec, 0.002744/0.002744 sec, 0.036858/0.036858 sec, 0.095952/0.095952 sec, 1.29956/1.29956 sec, 1.27813/1.27813 sec, 0.752834/0.752834 sec, 0.458394/0.458394 sec, 0.051745/0.051745 sec, 0.031439/0.031439 sec, 0.02753/0.02753 sec, 0.025991/0.025991 sec, 0.049139/0.049139 sec, 0.034959/0.034959 sec, 0.132063/0.132063 sec, 0.574179/0.574179 sec, 3.70696/3.70696 sec, 0.122271/0.122271 sec, 0.315873/0.315873 sec, 0.188815/0.188815 sec )
[LOG] Total clause minimization time: 34.1008/38 sec (0.076136/0.076136 sec, 0.035378/0.035378 sec, 0.412838/0.412838 sec, 0.029052/0.029052 sec, 0.019325/0.019325 sec, 0.036694/0.036694 sec, 0.041347/0.041347 sec, 0.021454/0.021454 sec, 0.322162/0.322162 sec, 0.028551/0.028551 sec, 0.102867/0.102867 sec, 1.14862/1.14862 sec, 2.82086/2.82086 sec, 8.18458/8.18458 sec, 8.08073/8.08073 sec, 1.11205/1.11205 sec, 0.522597/0.522597 sec, 0.269935/0.269935 sec, 0.328163/0.328163 sec, 1.34381/1.34381 sec, 0.379251/0.379251 sec, 0.287432/0.287432 sec, 0.187593/0.187593 sec, 0.394851/0.394851 sec, 0.230839/0.230839 sec, 2.45912/2.45912 sec, 4.61313/4.61313 sec, 0.611468/0.611468 sec )
[LOG] Total clause size reduction: 40259 --> 9045 (408 --> 10, 737 --> 38, 2640 --> 194, 780 --> 35, 512 --> 15, 819 --> 27, 930 --> 33, 427 --> 12, 1020 --> 147, 413 --> 13, 986 --> 124, 7524 --> 1146, 16296 --> 3081, 2585 --> 229, 10 --> 10, 28 --> 28, 67 --> 67, 13 --> 13, 11 --> 11, 18 --> 18, 21 --> 21, 12 --> 12, 23 --> 23, 10 --> 10, 25 --> 25, 796 --> 720, 3002 --> 2837, 146 --> 146 )
[LOG] Average clause size reduction: 34.3507 --> 7.71758 (58.2857 --> 1.42857, 61.4167 --> 3.16667, 64.3902 --> 4.73171, 60 --> 2.69231, 56.8889 --> 1.66667, 58.5 --> 1.92857, 58.125 --> 2.0625, 53.375 --> 1.5, 56.6667 --> 8.16667, 51.625 --> 1.625, 54.7778 --> 6.88889, 56.5714 --> 8.61654, 55.8082 --> 10.5514, 53.8542 --> 4.77083, 1.66667 --> 1.66667, 3.11111 --> 3.11111, 2.68 --> 2.68, 1.44444 --> 1.44444, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.75 --> 1.75, 1.71429 --> 1.71429, 3.28571 --> 3.28571, 1.66667 --> 1.66667, 3.125 --> 3.125, 7.43925 --> 6.72897, 10.4965 --> 9.91958, 4.05556 --> 4.05556 )
[LOG] Overall execution time: 44.2191 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.80 sec (Real time) / 43.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.76 sec (Real time) / 11.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2486 11 43 1 2418
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 26.976 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 439 new AND gates.
[LOG] Size before ABC: 721 AND gates.
[LOG] Size after ABC: 439 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.64176/6 sec (0.185844/0 sec, 0.029584/0 sec, 0.514218/0 sec, 0.032684/0 sec, 0.033859/0 sec, 0.017365/0 sec, 0.034727/0 sec, 0.022185/0 sec, 1.1555/2 sec, 0.043595/0 sec, 0.315133/0 sec, 0.044448/0 sec, 0.883436/1 sec, 2.78751/3 sec, 0.541674/0 sec )
[LOG] Nr of iterations: 609 (8, 7, 36, 13, 8, 7, 14, 6, 28, 9, 39, 13, 61, 58, 54, 5, 5, 26, 12, 6, 6, 9, 5, 8, 8, 8, 12, 35, 55, 48 )
[LOG] Total clause computation time: 3.49791/5 sec (0.085792/0.085792 sec, 0.005431/0.005431 sec, 0.020634/0.020634 sec, 0.005449/0.005449 sec, 0.004548/0.004548 sec, 0.002498/0.002498 sec, 0.005526/0.005526 sec, 0.002183/0.002183 sec, 0.716004/0.716004 sec, 0.003713/0.003713 sec, 0.047553/0.047553 sec, 0.005794/0.005794 sec, 0.05893/0.05893 sec, 0.696242/0.696242 sec, 0.099702/0.099702 sec, 0.47132/0.47132 sec, 0.602987/0.602987 sec, 0.031963/0.031963 sec, 0.026657/0.026657 sec, 0.014582/0.014582 sec, 0.01861/0.01861 sec, 0.017925/0.017925 sec, 0.017042/0.017042 sec, 0.139638/0.139638 sec, 0.029318/0.029318 sec, 0.0793/0.0793 sec, 0.033263/0.033263 sec, 0.056204/0.056204 sec, 0.097107/0.097107 sec, 0.101996/0.101996 sec )
[LOG] Total clause minimization time: 23.0216/21 sec (0.099216/0.099216 sec, 0.023217/0.023217 sec, 0.490547/0.490547 sec, 0.026261/0.026261 sec, 0.028434/0.028434 sec, 0.014224/0.014224 sec, 0.027877/0.027877 sec, 0.019285/0.019285 sec, 0.435044/0.435044 sec, 0.038953/0.038953 sec, 0.262284/0.262284 sec, 0.037297/0.037297 sec, 0.817502/0.817502 sec, 2.08297/2.08297 sec, 0.433216/0.433216 sec, 11.2464/11.2464 sec, 0.717434/0.717434 sec, 0.387635/0.387635 sec, 0.260815/0.260815 sec, 0.309025/0.309025 sec, 0.574157/0.574157 sec, 0.837783/0.837783 sec, 0.258964/0.258964 sec, 0.231888/0.231888 sec, 0.363886/0.363886 sec, 0.183276/0.183276 sec, 0.346619/0.346619 sec, 0.427478/0.427478 sec, 1.44986/1.44986 sec, 0.590076/0.590076 sec )
[LOG] Total clause size reduction: 22705 --> 2524 (511 --> 27, 432 --> 27, 2485 --> 130, 840 --> 16, 483 --> 9, 408 --> 9, 871 --> 28, 330 --> 7, 1755 --> 271, 512 --> 13, 2394 --> 422, 744 --> 22, 3660 --> 397, 3420 --> 216, 3127 --> 209, 9 --> 9, 19 --> 19, 73 --> 71, 16 --> 16, 7 --> 7, 9 --> 9, 13 --> 13, 7 --> 7, 35 --> 35, 13 --> 13, 26 --> 26, 22 --> 22, 119 --> 113, 200 --> 196, 165 --> 165 )
[LOG] Average clause size reduction: 37.2824 --> 4.1445 (63.875 --> 3.375, 61.7143 --> 3.85714, 69.0278 --> 3.61111, 64.6154 --> 1.23077, 60.375 --> 1.125, 58.2857 --> 1.28571, 62.2143 --> 2, 55 --> 1.16667, 62.6786 --> 9.67857, 56.8889 --> 1.44444, 61.3846 --> 10.8205, 57.2308 --> 1.69231, 60 --> 6.5082, 58.9655 --> 3.72414, 57.9074 --> 3.87037, 1.8 --> 1.8, 3.8 --> 3.8, 2.80769 --> 2.73077, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.5 --> 1.5, 1.44444 --> 1.44444, 1.4 --> 1.4, 4.375 --> 4.375, 1.625 --> 1.625, 3.25 --> 3.25, 1.83333 --> 1.83333, 3.4 --> 3.22857, 3.63636 --> 3.56364, 3.4375 --> 3.4375 )
[LOG] Overall execution time: 26.9822 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.26 sec (Real time) / 26.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.81 sec (Real time) / 2.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 907 12 46 1 834
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 122.961 sec CPU time.
[LOG] Relation determinization time: 123 sec real time.
[LOG] Final circuit size: 1740 new AND gates.
[LOG] Size before ABC: 3497 AND gates.
[LOG] Size after ABC: 1740 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.4583/45 sec (0.239992/0 sec, 0.066478/0 sec, 2.05902/2 sec, 0.044921/0 sec, 0.062295/1 sec, 0.165447/0 sec, 0.416955/0 sec, 0.043426/0 sec, 0.577854/1 sec, 0.077211/0 sec, 0.154835/0 sec, 0.438739/0 sec, 0.158591/1 sec, 26.7425/26 sec, 10.093/10 sec, 1.55459/2 sec, 1.56242/2 sec )
[LOG] Nr of iterations: 1482 (7, 14, 255, 10, 11, 26, 9, 8, 12, 15, 8, 8, 31, 260, 85, 70, 30, 6, 11, 125, 9, 9, 11, 8, 5, 8, 14, 7, 6, 30, 240, 49, 57, 28 )
[LOG] Total clause computation time: 7.85122/10 sec (0.112463/0.112463 sec, 0.011633/0.011633 sec, 0.130731/0.130731 sec, 0.006993/0.006993 sec, 0.006514/0.006514 sec, 0.033188/0.033188 sec, 0.006419/0.006419 sec, 0.004682/0.004682 sec, 0.408052/0.408052 sec, 0.0098/0.0098 sec, 0.06895/0.06895 sec, 0.009611/0.009611 sec, 0.020988/0.020988 sec, 1.30704/1.30704 sec, 0.203217/0.203217 sec, 0.22243/0.22243 sec, 0.143819/0.143819 sec, 0.590584/0.590584 sec, 2.58585/2.58585 sec, 0.204467/0.204467 sec, 0.066815/0.066815 sec, 0.051186/0.051186 sec, 0.063626/0.063626 sec, 0.031562/0.031562 sec, 0.029236/0.029236 sec, 0.273235/0.273235 sec, 0.040354/0.040354 sec, 0.18303/0.18303 sec, 0.044231/0.044231 sec, 0.074269/0.074269 sec, 0.406157/0.406157 sec, 0.198582/0.198582 sec, 0.184785/0.184785 sec, 0.116727/0.116727 sec )
[LOG] Total clause minimization time: 114.124/113 sec (0.126576/0.126576 sec, 0.053138/0.053138 sec, 1.89368/1.89368 sec, 0.036246/0.036246 sec, 0.05402/0.05402 sec, 0.127892/0.127892 sec, 0.40869/0.40869 sec, 0.037267/0.037267 sec, 0.166885/0.166885 sec, 0.064972/0.064972 sec, 0.083754/0.083754 sec, 0.427628/0.427628 sec, 0.133767/0.133767 sec, 25.3692/25.3692 sec, 9.86163/9.86163 sec, 1.30586/1.30586 sec, 1.40536/1.40536 sec, 15.5505/15.5505 sec, 1.85636/1.85636 sec, 2.74969/2.74969 sec, 1.69882/1.69882 sec, 0.650375/0.650375 sec, 0.547234/0.547234 sec, 0.535744/0.535744 sec, 0.616513/0.616513 sec, 3.81991/3.81991 sec, 0.751935/0.751935 sec, 0.410349/0.410349 sec, 0.65912/0.65912 sec, 0.818433/0.818433 sec, 9.43461/9.43461 sec, 29.7605/29.7605 sec, 1.61146/1.61146 sec, 1.09612/1.09612 sec )
[LOG] Total clause size reduction: 64393 --> 10946 (480 --> 10, 1027 --> 52, 19812 --> 2949, 693 --> 13, 760 --> 14, 1875 --> 72, 592 --> 14, 511 --> 13, 792 --> 72, 994 --> 28, 490 --> 27, 483 --> 15, 2040 --> 58, 17353 --> 2994, 5544 --> 597, 4485 --> 400, 1856 --> 121, 10 --> 10, 34 --> 34, 1142 --> 456, 13 --> 13, 12 --> 12, 16 --> 16, 14 --> 11, 7 --> 7, 34 --> 34, 28 --> 26, 27 --> 27, 11 --> 11, 58 --> 44, 2684 --> 2300, 171 --> 165, 234 --> 220, 111 --> 111 )
[LOG] Average clause size reduction: 43.4501 --> 7.38596 (68.5714 --> 1.42857, 73.3571 --> 3.71429, 77.6941 --> 11.5647, 69.3 --> 1.3, 69.0909 --> 1.27273, 72.1154 --> 2.76923, 65.7778 --> 1.55556, 63.875 --> 1.625, 66 --> 6, 66.2667 --> 1.86667, 61.25 --> 3.375, 60.375 --> 1.875, 65.8065 --> 1.87097, 66.7423 --> 11.5154, 65.2235 --> 7.02353, 64.0714 --> 5.71429, 61.8667 --> 4.03333, 1.66667 --> 1.66667, 3.09091 --> 3.09091, 9.136 --> 3.648, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1.45455 --> 1.45455, 1.75 --> 1.375, 1.4 --> 1.4, 4.25 --> 4.25, 2 --> 1.85714, 3.85714 --> 3.85714, 1.83333 --> 1.83333, 1.93333 --> 1.46667, 11.1833 --> 9.58333, 3.4898 --> 3.36735, 4.10526 --> 3.85965, 3.96429 --> 3.96429 )
[LOG] Overall execution time: 122.969 sec CPU time.
[LOG] Overall execution time: 123 sec real time.
Synthesis time: 123.64 sec (Real time) / 120.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.94 sec (Real time) / 6.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2263 13 50 1 2183
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 76.0224 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 1102 AND gates.
[LOG] Size after ABC: 637 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.8537/49 sec (11.936/12 sec, 0.408202/0 sec, 0.051162/0 sec, 0.902045/1 sec, 0.991695/1 sec, 0.108896/0 sec, 0.09114/0 sec, 0.083097/0 sec, 0.073198/0 sec, 13.7955/14 sec, 0.338175/0 sec, 0.439076/1 sec, 2.28666/2 sec, 0.342028/0 sec, 1.36741/2 sec, 4.19156/4 sec, 9.6275/10 sec, 1.82036/2 sec )
[LOG] Nr of iterations: 944 (9, 2, 6, 7, 21, 14, 13, 9, 9, 212, 14, 21, 34, 17, 35, 116, 41, 46, 6, 1, 5, 6, 8, 13, 12, 8, 8, 14, 10, 15, 12, 12, 12, 110, 25, 41 )
[LOG] Total clause computation time: 7.33628/9 sec (0.631766/0.631766 sec, 0.391656/0.391656 sec, 0.003824/0.003824 sec, 0.05059/0.05059 sec, 0.053362/0.053362 sec, 0.008663/0.008663 sec, 0.006842/0.006842 sec, 0.004499/0.004499 sec, 0.004572/0.004572 sec, 0.133956/0.133956 sec, 0.026909/0.026909 sec, 0.020383/0.020383 sec, 0.03229/0.03229 sec, 0.025773/0.025773 sec, 0.046004/0.046004 sec, 0.13616/0.13616 sec, 2.50146/2.50146 sec, 0.162287/0.162287 sec, 1.2525/1.2525 sec, 0.845839/0.845839 sec, 0.023372/0.023372 sec, 0.062178/0.062178 sec, 0.058368/0.058368 sec, 0.05467/0.05467 sec, 0.034151/0.034151 sec, 0.020845/0.020845 sec, 0.0255/0.0255 sec, 0.026608/0.026608 sec, 0.025555/0.025555 sec, 0.026319/0.026319 sec, 0.019098/0.019098 sec, 0.018496/0.018496 sec, 0.020778/0.020778 sec, 0.282355/0.282355 sec, 0.17023/0.17023 sec, 0.128422/0.128422 sec )
[LOG] Total clause minimization time: 67.8241/66 sec (11.3028/11.3028 sec, 0.015994/0.015994 sec, 0.046506/0.046506 sec, 0.850171/0.850171 sec, 0.934391/0.934391 sec, 0.098374/0.098374 sec, 0.0827/0.0827 sec, 0.077359/0.077359 sec, 0.067389/0.067389 sec, 13.6181/13.6181 sec, 0.307938/0.307938 sec, 0.414326/0.414326 sec, 2.24583/2.24583 sec, 0.31246/0.31246 sec, 1.31221/1.31221 sec, 4.02533/4.02533 sec, 7.11148/7.11148 sec, 1.64407/1.64407 sec, 12.6737/12.6737 sec, 0.09171/0.09171 sec, 0.749635/0.749635 sec, 0.286734/0.286734 sec, 0.254309/0.254309 sec, 0.267203/0.267203 sec, 0.696019/0.696019 sec, 0.197101/0.197101 sec, 0.281265/0.281265 sec, 0.296569/0.296569 sec, 0.268157/0.268157 sec, 0.254878/0.254878 sec, 0.2219/0.2219 sec, 1.97748/1.97748 sec, 0.249064/0.249064 sec, 3.33138/3.33138 sec, 0.610078/0.610078 sec, 0.649505/0.649505 sec )
[LOG] Total clause size reduction: 45972 --> 6340 (680 --> 27, 84 --> 3, 415 --> 9, 492 --> 28, 1620 --> 197, 1040 --> 15, 948 --> 15, 624 --> 10, 616 --> 12, 16036 --> 3080, 975 --> 57, 1480 --> 75, 2409 --> 272, 1152 --> 54, 2414 --> 268, 8050 --> 673, 2760 --> 288, 3060 --> 155, 15 --> 15, 3 --> 3, 9 --> 9, 28 --> 28, 30 --> 30, 15 --> 15, 15 --> 15, 10 --> 10, 12 --> 12, 25 --> 25, 19 --> 19, 26 --> 26, 23 --> 23, 25 --> 25, 28 --> 28, 613 --> 613, 102 --> 87, 119 --> 119 )
[LOG] Average clause size reduction: 48.6992 --> 6.7161 (75.5556 --> 3, 42 --> 1.5, 69.1667 --> 1.5, 70.2857 --> 4, 77.1429 --> 9.38095, 74.2857 --> 1.07143, 72.9231 --> 1.15385, 69.3333 --> 1.11111, 68.4444 --> 1.33333, 75.6415 --> 14.5283, 69.6429 --> 4.07143, 70.4762 --> 3.57143, 70.8529 --> 8, 67.7647 --> 3.17647, 68.9714 --> 7.65714, 69.3966 --> 5.80172, 67.3171 --> 7.02439, 66.5217 --> 3.36957, 2.5 --> 2.5, 3 --> 3, 1.8 --> 1.8, 4.66667 --> 4.66667, 3.75 --> 3.75, 1.15385 --> 1.15385, 1.25 --> 1.25, 1.25 --> 1.25, 1.5 --> 1.5, 1.78571 --> 1.78571, 1.9 --> 1.9, 1.73333 --> 1.73333, 1.91667 --> 1.91667, 2.08333 --> 2.08333, 2.33333 --> 2.33333, 5.57273 --> 5.57273, 4.08 --> 3.48, 2.90244 --> 2.90244 )
[LOG] Overall execution time: 76.0302 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 76.42 sec (Real time) / 74.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.52 sec (Real time) / 2.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1197 14 53 1 1113
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 116.354 sec CPU time.
[LOG] Relation determinization time: 117 sec real time.
[LOG] Final circuit size: 551 new AND gates.
[LOG] Size before ABC: 928 AND gates.
[LOG] Size after ABC: 550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 53.9512/54 sec (14.8555/15 sec, 0.751597/1 sec, 0.037969/0 sec, 0.605637/0 sec, 0.139241/1 sec, 0.191063/0 sec, 0.201617/0 sec, 0.407741/0 sec, 0.121549/0 sec, 0.166519/1 sec, 0.136879/0 sec, 0.067583/0 sec, 0.162175/0 sec, 0.647627/1 sec, 0.19027/0 sec, 0.146385/0 sec, 1.82797/2 sec, 26.8361/27 sec, 6.4578/6 sec )
[LOG] Nr of iterations: 918 (5, 2, 7, 9, 9, 29, 28, 10, 15, 23, 19, 11, 25, 56, 27, 18, 157, 76, 45, 4, 1, 6, 8, 8, 14, 15, 9, 10, 16, 14, 9, 20, 9, 19, 15, 106, 22, 42 )
[LOG] Total clause computation time: 37.3726/37 sec (14.6696/14.6696 sec, 0.745405/0.745405 sec, 0.019726/0.019726 sec, 0.073559/0.073559 sec, 0.063562/0.063562 sec, 0.055335/0.055335 sec, 0.053782/0.053782 sec, 0.018731/0.018731 sec, 0.037823/0.037823 sec, 0.064714/0.064714 sec, 0.047887/0.047887 sec, 0.027815/0.027815 sec, 0.055445/0.055445 sec, 0.144483/0.144483 sec, 0.070037/0.070037 sec, 0.05118/0.05118 sec, 0.389153/0.389153 sec, 0.453296/0.453296 sec, 0.418799/0.418799 sec, 17.0669/17.0669 sec, 0.887017/0.887017 sec, 0.052574/0.052574 sec, 0.08655/0.08655 sec, 0.097883/0.097883 sec, 0.065002/0.065002 sec, 0.057214/0.057214 sec, 0.03871/0.03871 sec, 0.046917/0.046917 sec, 0.065422/0.065422 sec, 0.060884/0.060884 sec, 0.055535/0.055535 sec, 0.075207/0.075207 sec, 0.045178/0.045178 sec, 0.06308/0.06308 sec, 0.061256/0.061256 sec, 0.413956/0.413956 sec, 0.340414/0.340414 sec, 0.332574/0.332574 sec )
[LOG] Total clause minimization time: 77.8885/79 sec (0.18518/0.18518 sec, 0.005526/0.005526 sec, 0.017465/0.017465 sec, 0.53086/0.53086 sec, 0.07431/0.07431 sec, 0.132935/0.132935 sec, 0.144819/0.144819 sec, 0.387722/0.387722 sec, 0.082089/0.082089 sec, 0.099171/0.099171 sec, 0.086746/0.086746 sec, 0.038081/0.038081 sec, 0.104016/0.104016 sec, 0.495371/0.495371 sec, 0.11666/0.11666 sec, 0.092128/0.092128 sec, 1.41726/1.41726 sec, 26.3638/26.3638 sec, 6.02783/6.02783 sec, 12.2486/12.2486 sec, 0.074639/0.074639 sec, 0.860694/0.860694 sec, 0.308164/0.308164 sec, 1.53543/1.53543 sec, 0.454644/0.454644 sec, 0.420641/0.420641 sec, 10.4798/10.4798 sec, 0.378405/0.378405 sec, 0.338209/0.338209 sec, 0.403399/0.403399 sec, 0.390073/0.390073 sec, 10.9038/10.9038 sec, 0.333871/0.333871 sec, 0.37532/0.37532 sec, 0.337198/0.337198 sec, 0.874423/0.874423 sec, 0.357331/0.357331 sec, 0.411958/0.411958 sec )
[LOG] Total clause size reduction: 43401 --> 4092 (360 --> 12, 89 --> 4, 528 --> 10, 696 --> 42, 688 --> 36, 2380 --> 180, 2268 --> 185, 747 --> 12, 1148 --> 29, 1782 --> 91, 1440 --> 70, 790 --> 19, 1872 --> 63, 4235 --> 580, 1976 --> 92, 1275 --> 53, 11544 --> 934, 5475 --> 618, 3168 --> 134, 12 --> 12, 4 --> 4, 10 --> 10, 42 --> 42, 36 --> 33, 16 --> 16, 21 --> 21, 12 --> 12, 15 --> 15, 33 --> 33, 30 --> 30, 15 --> 15, 37 --> 37, 17 --> 17, 38 --> 38, 37 --> 37, 365 --> 365, 80 --> 71, 120 --> 120 )
[LOG] Average clause size reduction: 47.2778 --> 4.45752 (72 --> 2.4, 44.5 --> 2, 75.4286 --> 1.42857, 77.3333 --> 4.66667, 76.4444 --> 4, 82.069 --> 6.2069, 81 --> 6.60714, 74.7 --> 1.2, 76.5333 --> 1.93333, 77.4783 --> 3.95652, 75.7895 --> 3.68421, 71.8182 --> 1.72727, 74.88 --> 2.52, 75.625 --> 10.3571, 73.1852 --> 3.40741, 70.8333 --> 2.94444, 73.5287 --> 5.94904, 72.0395 --> 8.13158, 70.4 --> 2.97778, 3 --> 3, 4 --> 4, 1.66667 --> 1.66667, 5.25 --> 5.25, 4.5 --> 4.125, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.0625 --> 2.0625, 2.14286 --> 2.14286, 1.66667 --> 1.66667, 1.85 --> 1.85, 1.88889 --> 1.88889, 2 --> 2, 2.46667 --> 2.46667, 3.4434 --> 3.4434, 3.63636 --> 3.22727, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 116.363 sec CPU time.
[LOG] Overall execution time: 117 sec real time.
Synthesis time: 116.81 sec (Real time) / 115.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.81 sec (Real time) / 3.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1150 15 56 1 1061
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 116.57 sec CPU time.
[LOG] Relation determinization time: 117 sec real time.
[LOG] Final circuit size: 1169 new AND gates.
[LOG] Size before ABC: 2080 AND gates.
[LOG] Size after ABC: 1167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.9043/47 sec (0.389315/0 sec, 15.2604/16 sec, 0.017916/0 sec, 0.685868/0 sec, 1.33245/2 sec, 0.135994/0 sec, 0.159748/0 sec, 0.091704/0 sec, 0.07821/0 sec, 0.173838/0 sec, 0.228659/0 sec, 0.12687/1 sec, 0.163436/0 sec, 0.276803/0 sec, 0.54864/1 sec, 0.167634/0 sec, 3.30367/3 sec, 11.0151/11 sec, 2.75135/3 sec, 9.99676/10 sec )
[LOG] Nr of iterations: 1052 (6, 2, 5, 14, 20, 20, 14, 12, 10, 14, 31, 16, 19, 27, 25, 26, 181, 41, 56, 60, 5, 1, 4, 7, 7, 17, 13, 11, 9, 8, 14, 11, 10, 14, 12, 21, 173, 36, 26, 54 )
[LOG] Total clause computation time: 40.2683/40 sec (0.172137/0.172137 sec, 15.2523/15.2523 sec, 0.005527/0.005527 sec, 0.116864/0.116864 sec, 0.812073/0.812073 sec, 0.023752/0.023752 sec, 0.015542/0.015542 sec, 0.01342/0.01342 sec, 0.011268/0.011268 sec, 0.027018/0.027018 sec, 0.045771/0.045771 sec, 0.031195/0.031195 sec, 0.033632/0.033632 sec, 0.047689/0.047689 sec, 0.046964/0.046964 sec, 0.051119/0.051119 sec, 0.317437/0.317437 sec, 0.084198/0.084198 sec, 0.866359/0.866359 sec, 1.08427/1.08427 sec, 15.4934/15.4934 sec, 1.35305/1.35305 sec, 0.068051/0.068051 sec, 0.10713/0.10713 sec, 0.145159/0.145159 sec, 0.052671/0.052671 sec, 0.037741/0.037741 sec, 0.038694/0.038694 sec, 0.652938/0.652938 sec, 0.028535/0.028535 sec, 0.041831/0.041831 sec, 0.033306/0.033306 sec, 0.032575/0.032575 sec, 0.042317/0.042317 sec, 0.028209/0.028209 sec, 0.050985/0.050985 sec, 2.32116/2.32116 sec, 0.060254/0.060254 sec, 0.374994/0.374994 sec, 0.24678/0.24678 sec )
[LOG] Total clause minimization time: 75.3461/76 sec (0.216576/0.216576 sec, 0.007606/0.007606 sec, 0.01191/0.01191 sec, 0.567385/0.567385 sec, 0.517572/0.517572 sec, 0.110279/0.110279 sec, 0.142805/0.142805 sec, 0.077061/0.077061 sec, 0.065955/0.065955 sec, 0.1452/0.1452 sec, 0.17941/0.17941 sec, 0.093543/0.093543 sec, 0.12707/0.12707 sec, 0.225457/0.225457 sec, 0.49856/0.49856 sec, 0.113442/0.113442 sec, 2.96429/2.96429 sec, 10.9243/10.9243 sec, 1.87266/1.87266 sec, 8.89932/8.89932 sec, 12.9465/12.9465 sec, 0.101143/0.101143 sec, 1.0438/1.0438 sec, 0.928713/0.928713 sec, 0.325863/0.325863 sec, 0.512595/0.512595 sec, 0.620887/0.620887 sec, 4.27661/4.27661 sec, 0.526585/0.526585 sec, 0.444306/0.444306 sec, 0.458735/0.458735 sec, 8.66732/8.66732 sec, 5.79371/5.79371 sec, 0.452693/0.452693 sec, 0.491756/0.491756 sec, 0.546396/0.546396 sec, 2.18086/2.18086 sec, 0.834208/0.834208 sec, 1.24107/1.24107 sec, 5.19194/5.19194 sec )
[LOG] Total clause size reduction: 49126 --> 5576 (475 --> 14, 94 --> 5, 372 --> 7, 1196 --> 126, 1729 --> 229, 1710 --> 33, 1157 --> 16, 968 --> 13, 783 --> 12, 1118 --> 95, 2550 --> 222, 1260 --> 58, 1494 --> 115, 2132 --> 202, 1944 --> 105, 2000 --> 89, 14220 --> 1262, 3120 --> 123, 4235 --> 309, 4484 --> 461, 14 --> 14, 5 --> 5, 7 --> 7, 33 --> 33, 33 --> 33, 21 --> 21, 16 --> 16, 13 --> 13, 12 --> 12, 15 --> 15, 26 --> 26, 19 --> 19, 19 --> 19, 37 --> 37, 26 --> 26, 48 --> 48, 1164 --> 1161, 103 --> 103, 102 --> 100, 372 --> 372 )
[LOG] Average clause size reduction: 46.6977 --> 5.30038 (79.1667 --> 2.33333, 47 --> 2.5, 74.4 --> 1.4, 85.4286 --> 9, 86.45 --> 11.45, 85.5 --> 1.65, 82.6429 --> 1.14286, 80.6667 --> 1.08333, 78.3 --> 1.2, 79.8571 --> 6.78571, 82.2581 --> 7.16129, 78.75 --> 3.625, 78.6316 --> 6.05263, 78.963 --> 7.48148, 77.76 --> 4.2, 76.9231 --> 3.42308, 78.5635 --> 6.97238, 76.0976 --> 3, 75.625 --> 5.51786, 74.7333 --> 7.68333, 2.8 --> 2.8, 5 --> 5, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.71429 --> 4.71429, 1.23529 --> 1.23529, 1.23077 --> 1.23077, 1.18182 --> 1.18182, 1.33333 --> 1.33333, 1.875 --> 1.875, 1.85714 --> 1.85714, 1.72727 --> 1.72727, 1.9 --> 1.9, 2.64286 --> 2.64286, 2.16667 --> 2.16667, 2.28571 --> 2.28571, 6.72832 --> 6.71098, 2.86111 --> 2.86111, 3.92308 --> 3.84615, 6.88889 --> 6.88889 )
[LOG] Overall execution time: 116.58 sec CPU time.
[LOG] Overall execution time: 117 sec real time.
Synthesis time: 117.12 sec (Real time) / 115.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.04 sec (Real time) / 6.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1809 16 59 1 1716
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 108.665 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 1218 new AND gates.
[LOG] Size before ABC: 2226 AND gates.
[LOG] Size after ABC: 1218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.8547/34 sec (0.502204/0 sec, 0.030248/0 sec, 0.015806/0 sec, 1.12592/1 sec, 0.601273/1 sec, 0.14166/0 sec, 0.087479/0 sec, 0.15037/0 sec, 0.063004/1 sec, 0.939428/0 sec, 0.547627/1 sec, 0.512257/1 sec, 0.284843/0 sec, 0.203864/0 sec, 0.166264/0 sec, 0.163869/0 sec, 3.22652/4 sec, 0.498714/0 sec, 1.51095/2 sec, 19.6447/19 sec, 3.43779/4 sec )
[LOG] Nr of iterations: 1259 (8, 3, 5, 7, 9, 17, 15, 18, 11, 57, 53, 53, 26, 19, 22, 16, 187, 55, 50, 72, 56, 7, 2, 4, 6, 8, 16, 14, 15, 10, 12, 13, 21, 10, 12, 9, 9, 182, 38, 37, 31, 44 )
[LOG] Total clause computation time: 36.2554/36 sec (0.212988/0.212988 sec, 0.011146/0.011146 sec, 0.002314/0.002314 sec, 0.535101/0.535101 sec, 0.075486/0.075486 sec, 0.009182/0.009182 sec, 0.007938/0.007938 sec, 0.0094/0.0094 sec, 0.005569/0.005569 sec, 0.288747/0.288747 sec, 0.046678/0.046678 sec, 0.04305/0.04305 sec, 0.026895/0.026895 sec, 0.026925/0.026925 sec, 0.022422/0.022422 sec, 0.011177/0.011177 sec, 0.191367/0.191367 sec, 0.064664/0.064664 sec, 0.056661/0.056661 sec, 15.4657/15.4657 sec, 0.342043/0.342043 sec, 13.463/13.463 sec, 0.348958/0.348958 sec, 0.097717/0.097717 sec, 0.291926/0.291926 sec, 1.25696/1.25696 sec, 0.064172/0.064172 sec, 0.051638/0.051638 sec, 0.046426/0.046426 sec, 0.046342/0.046342 sec, 0.042482/0.042482 sec, 0.044731/0.044731 sec, 0.065021/0.065021 sec, 0.043409/0.043409 sec, 0.042934/0.042934 sec, 0.040651/0.040651 sec, 0.037573/0.037573 sec, 0.592166/0.592166 sec, 0.102954/0.102954 sec, 0.10478/0.10478 sec, 0.522123/0.522123 sec, 1.49398/1.49398 sec )
[LOG] Total clause minimization time: 71.1245/72 sec (0.288256/0.288256 sec, 0.018673/0.018673 sec, 0.013072/0.013072 sec, 0.589955/0.589955 sec, 0.524479/0.524479 sec, 0.130986/0.130986 sec, 0.078022/0.078022 sec, 0.139159/0.139159 sec, 0.056283/0.056283 sec, 0.643741/0.643741 sec, 0.494746/0.494746 sec, 0.46263/0.46263 sec, 0.254146/0.254146 sec, 0.174341/0.174341 sec, 0.141089/0.141089 sec, 0.150595/0.150595 sec, 3.01071/3.01071 sec, 0.425455/0.425455 sec, 1.44597/1.44597 sec, 4.16104/4.16104 sec, 3.07906/3.07906 sec, 16.2558/16.2558 sec, 0.480905/0.480905 sec, 1.42929/1.42929 sec, 0.500236/0.500236 sec, 0.601843/0.601843 sec, 2.0127/2.0127 sec, 0.621957/0.621957 sec, 0.714153/0.714153 sec, 2.11459/2.11459 sec, 0.470918/0.470918 sec, 0.534227/0.534227 sec, 0.567117/0.567117 sec, 0.484559/0.484559 sec, 0.608123/0.608123 sec, 20.3413/20.3413 sec, 0.423215/0.423215 sec, 3.50984/3.50984 sec, 0.836922/0.836922 sec, 0.771488/0.771488 sec, 0.649688/0.649688 sec, 0.913233/0.913233 sec )
[LOG] Total clause size reduction: 65743 --> 7323 (700 --> 22, 198 --> 9, 392 --> 7, 582 --> 34, 768 --> 36, 1520 --> 18, 1316 --> 16, 1581 --> 32, 920 --> 14, 5096 --> 847, 4680 --> 476, 4628 --> 438, 2200 --> 273, 1566 --> 89, 1806 --> 105, 1275 --> 88, 15624 --> 1437, 4482 --> 194, 4018 --> 168, 5751 --> 464, 4400 --> 330, 22 --> 22, 9 --> 9, 7 --> 7, 34 --> 34, 36 --> 36, 18 --> 18, 16 --> 16, 23 --> 23, 14 --> 14, 18 --> 18, 22 --> 22, 42 --> 42, 18 --> 18, 26 --> 26, 20 --> 20, 17 --> 17, 1377 --> 1375, 103 --> 103, 96 --> 96, 118 --> 106, 204 --> 204 )
[LOG] Average clause size reduction: 52.2184 --> 5.81652 (87.5 --> 2.75, 66 --> 3, 78.4 --> 1.4, 83.1429 --> 4.85714, 85.3333 --> 4, 89.4118 --> 1.05882, 87.7333 --> 1.06667, 87.8333 --> 1.77778, 83.6364 --> 1.27273, 89.4035 --> 14.8596, 88.3019 --> 8.98113, 87.3208 --> 8.26415, 84.6154 --> 10.5, 82.4211 --> 4.68421, 82.0909 --> 4.77273, 79.6875 --> 5.5, 83.5508 --> 7.68449, 81.4909 --> 3.52727, 80.36 --> 3.36, 79.875 --> 6.44444, 78.5714 --> 5.89286, 3.14286 --> 3.14286, 4.5 --> 4.5, 1.75 --> 1.75, 5.66667 --> 5.66667, 4.5 --> 4.5, 1.125 --> 1.125, 1.14286 --> 1.14286, 1.53333 --> 1.53333, 1.4 --> 1.4, 1.5 --> 1.5, 1.69231 --> 1.69231, 2 --> 2, 1.8 --> 1.8, 2.16667 --> 2.16667, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 7.56593 --> 7.55495, 2.71053 --> 2.71053, 2.59459 --> 2.59459, 3.80645 --> 3.41935, 4.63636 --> 4.63636 )
[LOG] Overall execution time: 108.676 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 109.21 sec (Real time) / 106.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.35 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1900 17 62 1 1800
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 178.496 sec CPU time.
[LOG] Relation determinization time: 179 sec real time.
[LOG] Final circuit size: 967 new AND gates.
[LOG] Size before ABC: 1805 AND gates.
[LOG] Size after ABC: 967 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 95.5504/96 sec (0.70657/1 sec, 0.035213/0 sec, 0.018508/0 sec, 0.880156/1 sec, 1.31524/1 sec, 0.10923/0 sec, 0.525049/1 sec, 0.064797/0 sec, 0.069263/0 sec, 0.13973/0 sec, 1.32554/1 sec, 0.130225/1 sec, 0.059333/0 sec, 0.285687/0 sec, 0.182841/0 sec, 0.27019/0 sec, 3.06397/3 sec, 2.27627/3 sec, 0.805428/1 sec, 0.54306/0 sec, 6.4547/7 sec, 76.2894/76 sec )
[LOG] Nr of iterations: 1361 (4, 3, 6, 12, 8, 17, 18, 12, 9, 17, 103, 19, 11, 28, 19, 22, 145, 58, 62, 38, 143, 74, 3, 2, 5, 10, 7, 16, 17, 11, 8, 13, 16, 13, 9, 21, 13, 14, 124, 31, 36, 26, 97, 41 )
[LOG] Total clause computation time: 23.2399/22 sec (0.32769/0.32769 sec, 0.01698/0.01698 sec, 0.003338/0.003338 sec, 0.701071/0.701071 sec, 0.556592/0.556592 sec, 0.010476/0.010476 sec, 0.011246/0.011246 sec, 0.007129/0.007129 sec, 0.005408/0.005408 sec, 0.021701/0.021701 sec, 0.072966/0.072966 sec, 0.034021/0.034021 sec, 0.018423/0.018423 sec, 0.037328/0.037328 sec, 0.034324/0.034324 sec, 0.039203/0.039203 sec, 0.17783/0.17783 sec, 0.072083/0.072083 sec, 0.073483/0.073483 sec, 0.068111/0.068111 sec, 0.462131/0.462131 sec, 0.689505/0.689505 sec, 12.8303/12.8303 sec, 1.14568/1.14568 sec, 0.102263/0.102263 sec, 0.339493/0.339493 sec, 0.2063/0.2063 sec, 3.50357/3.50357 sec, 0.039292/0.039292 sec, 0.031868/0.031868 sec, 0.030816/0.030816 sec, 0.043375/0.043375 sec, 0.045473/0.045473 sec, 0.04829/0.04829 sec, 0.034046/0.034046 sec, 0.04159/0.04159 sec, 0.050318/0.050318 sec, 0.037107/0.037107 sec, 0.429639/0.429639 sec, 0.062127/0.062127 sec, 0.088196/0.088196 sec, 0.05814/0.05814 sec, 0.280205/0.280205 sec, 0.350772/0.350772 sec )
[LOG] Total clause minimization time: 153.551/156 sec (0.37825/0.37825 sec, 0.017778/0.017778 sec, 0.014492/0.014492 sec, 0.177043/0.177043 sec, 0.75726/0.75726 sec, 0.097136/0.097136 sec, 0.511918/0.511918 sec, 0.056443/0.056443 sec, 0.062968/0.062968 sec, 0.116032/0.116032 sec, 1.23809/1.23809 sec, 0.093375/0.093375 sec, 0.039223/0.039223 sec, 0.24372/0.24372 sec, 0.14528/0.14528 sec, 0.227511/0.227511 sec, 2.86406/2.86406 sec, 2.1944/2.1944 sec, 0.720952/0.720952 sec, 0.46705/0.46705 sec, 5.95967/5.95967 sec, 75.5747/75.5747 sec, 14.5428/14.5428 sec, 1.43402/1.43402 sec, 2.48208/2.48208 sec, 0.827245/0.827245 sec, 0.727116/0.727116 sec, 2.21115/2.21115 sec, 0.92763/0.92763 sec, 0.877224/0.877224 sec, 3.16773/3.16773 sec, 0.876247/0.876247 sec, 0.924686/0.924686 sec, 0.666305/0.666305 sec, 0.766897/0.766897 sec, 23.701/23.701 sec, 0.593821/0.593821 sec, 0.5409/0.5409 sec, 1.67659/1.67659 sec, 0.880566/0.880566 sec, 0.774114/0.774114 sec, 0.677391/0.677391 sec, 1.36276/1.36276 sec, 0.954997/0.954997 sec )
[LOG] Total clause size reduction: 74249 --> 7058 (315 --> 12, 208 --> 9, 515 --> 9, 1122 --> 72, 707 --> 37, 1600 --> 17, 1683 --> 21, 1078 --> 15, 776 --> 11, 1536 --> 68, 9690 --> 1469, 1692 --> 48, 930 --> 19, 2484 --> 106, 1638 --> 61, 1890 --> 187, 12816 --> 888, 5016 --> 194, 5307 --> 229, 3182 --> 259, 12070 --> 926, 6132 --> 596, 12 --> 12, 9 --> 9, 9 --> 9, 56 --> 55, 37 --> 37, 17 --> 17, 21 --> 21, 15 --> 15, 11 --> 11, 20 --> 19, 28 --> 28, 22 --> 21, 16 --> 16, 51 --> 50, 31 --> 31, 33 --> 32, 648 --> 618, 71 --> 71, 97 --> 96, 98 --> 85, 385 --> 377, 175 --> 175 )
[LOG] Average clause size reduction: 54.5547 --> 5.18589 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.5, 93.5 --> 6, 88.375 --> 4.625, 94.1176 --> 1, 93.5 --> 1.16667, 89.8333 --> 1.25, 86.2222 --> 1.22222, 90.3529 --> 4, 94.0777 --> 14.2621, 89.0526 --> 2.52632, 84.5455 --> 1.72727, 88.7143 --> 3.78571, 86.2105 --> 3.21053, 85.9091 --> 8.5, 88.3862 --> 6.12414, 86.4828 --> 3.34483, 85.5968 --> 3.69355, 83.7368 --> 6.81579, 84.4056 --> 6.47552, 82.8649 --> 8.05405, 4 --> 4, 4.5 --> 4.5, 1.8 --> 1.8, 5.6 --> 5.5, 5.28571 --> 5.28571, 1.0625 --> 1.0625, 1.23529 --> 1.23529, 1.36364 --> 1.36364, 1.375 --> 1.375, 1.53846 --> 1.46154, 1.75 --> 1.75, 1.69231 --> 1.61538, 1.77778 --> 1.77778, 2.42857 --> 2.38095, 2.38462 --> 2.38462, 2.35714 --> 2.28571, 5.22581 --> 4.98387, 2.29032 --> 2.29032, 2.69444 --> 2.66667, 3.76923 --> 3.26923, 3.96907 --> 3.8866, 4.26829 --> 4.26829 )
[LOG] Overall execution time: 178.509 sec CPU time.
[LOG] Overall execution time: 179 sec real time.
Synthesis time: 179.15 sec (Real time) / 175.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.56 sec (Real time) / 7.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1689 18 65 1 1584
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 490.924 sec CPU time.
[LOG] Relation determinization time: 494 sec real time.
[LOG] Final circuit size: 8506 new AND gates.
[LOG] Size before ABC: 17123 AND gates.
[LOG] Size after ABC: 8506 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 270.043/271 sec (0.702716/1 sec, 0.03838/0 sec, 0.032556/0 sec, 11.67/12 sec, 0.792401/1 sec, 0.12232/0 sec, 0.141402/0 sec, 0.102292/0 sec, 0.762196/1 sec, 0.968184/1 sec, 0.649924/0 sec, 0.130587/1 sec, 0.989536/1 sec, 1.84744/1 sec, 0.268415/1 sec, 0.201759/0 sec, 2.94523/3 sec, 0.778869/1 sec, 0.882894/1 sec, 0.363494/0 sec, 4.85424/5 sec, 33.1271/33 sec, 207.671/208 sec )
[LOG] Nr of iterations: 3525 (4, 3, 7, 11, 9, 18, 17, 16, 24, 23, 18, 15, 80, 127, 24, 21, 107, 59, 73, 20, 46, 1103, 80, 3, 2, 6, 10, 8, 17, 16, 15, 23, 17, 16, 11, 17, 32, 12, 12, 105, 51, 71, 16, 10, 1076, 74 )
[LOG] Total clause computation time: 85.0594/83 sec (0.313245/0.313245 sec, 0.005277/0.005277 sec, 0.003994/0.003994 sec, 10.908/10.908 sec, 0.181966/0.181966 sec, 0.017319/0.017319 sec, 0.014863/0.014863 sec, 0.012765/0.012765 sec, 0.021081/0.021081 sec, 0.74318/0.74318 sec, 0.018077/0.018077 sec, 0.029288/0.029288 sec, 0.091663/0.091663 sec, 0.158845/0.158845 sec, 0.037064/0.037064 sec, 0.03436/0.03436 sec, 1.83578/1.83578 sec, 0.086844/0.086844 sec, 0.098104/0.098104 sec, 0.061736/0.061736 sec, 0.07783/0.07783 sec, 3.04764/3.04764 sec, 29.1465/29.1465 sec, 2.31845/2.31845 sec, 1.83445/1.83445 sec, 0.50464/0.50464 sec, 1.17688/1.17688 sec, 0.977197/0.977197 sec, 0.239724/0.239724 sec, 0.125723/0.125723 sec, 0.167317/0.167317 sec, 0.124077/0.124077 sec, 0.162129/0.162129 sec, 0.097989/0.097989 sec, 0.259087/0.259087 sec, 0.144377/0.144377 sec, 0.143129/0.143129 sec, 0.093537/0.093537 sec, 1.49322/1.49322 sec, 22.7111/22.7111 sec, 0.172024/0.172024 sec, 0.185178/0.185178 sec, 0.088534/0.088534 sec, 0.30984/0.30984 sec, 3.03414/3.03414 sec, 1.75126/1.75126 sec )
[LOG] Total clause minimization time: 402.814/408 sec (0.388628/0.388628 sec, 0.032454/0.032454 sec, 0.027743/0.027743 sec, 0.759892/0.759892 sec, 0.608967/0.608967 sec, 0.103102/0.103102 sec, 0.12466/0.12466 sec, 0.087914/0.087914 sec, 0.738428/0.738428 sec, 0.221688/0.221688 sec, 0.629685/0.629685 sec, 0.099336/0.099336 sec, 0.88784/0.88784 sec, 1.67062/1.67062 sec, 0.227541/0.227541 sec, 0.164106/0.164106 sec, 1.09289/1.09289 sec, 0.682196/0.682196 sec, 0.771858/0.771858 sec, 0.297496/0.297496 sec, 4.76688/4.76688 sec, 29.8015/29.8015 sec, 178.476/178.476 sec, 18.6304/18.6304 sec, 3.16028/3.16028 sec, 3.58492/3.58492 sec, 2.01175/2.01175 sec, 4.88379/4.88379 sec, 4.56777/4.56777 sec, 4.00518/4.00518 sec, 10.2552/10.2552 sec, 3.98715/3.98715 sec, 3.12264/3.12264 sec, 3.86297/3.86297 sec, 7.45449/7.45449 sec, 2.91155/2.91155 sec, 2.92119/2.92119 sec, 2.19867/2.19867 sec, 2.44557/2.44557 sec, 4.49987/4.49987 sec, 3.40445/3.40445 sec, 4.21896/4.21896 sec, 11.7509/11.7509 sec, 2.75744/2.75744 sec, 70.3705/70.3705 sec, 3.14695/3.14695 sec )
[LOG] Total clause size reduction: 192353 --> 41008 (330 --> 12, 218 --> 10, 648 --> 10, 1070 --> 58, 848 --> 40, 1785 --> 18, 1664 --> 19, 1545 --> 17, 2346 --> 56, 2222 --> 68, 1700 --> 39, 1386 --> 51, 7742 --> 949, 12222 --> 1688, 2208 --> 165, 1900 --> 106, 9964 --> 798, 5394 --> 285, 6624 --> 275, 1729 --> 105, 4050 --> 503, 98078 --> 18197, 6952 --> 416, 12 --> 12, 10 --> 10, 10 --> 10, 58 --> 58, 40 --> 40, 18 --> 18, 19 --> 19, 17 --> 17, 56 --> 56, 31 --> 31, 30 --> 30, 19 --> 19, 32 --> 32, 73 --> 72, 25 --> 25, 24 --> 24, 781 --> 705, 196 --> 168, 260 --> 255, 49 --> 46, 25 --> 25, 17580 --> 15088, 363 --> 363 )
[LOG] Average clause size reduction: 54.5682 --> 11.6335 (82.5 --> 3, 72.6667 --> 3.33333, 92.5714 --> 1.42857, 97.2727 --> 5.27273, 94.2222 --> 4.44444, 99.1667 --> 1, 97.8824 --> 1.11765, 96.5625 --> 1.0625, 97.75 --> 2.33333, 96.6087 --> 2.95652, 94.4444 --> 2.16667, 92.4 --> 3.4, 96.775 --> 11.8625, 96.2362 --> 13.2913, 92 --> 6.875, 90.4762 --> 5.04762, 93.1215 --> 7.45794, 91.4237 --> 4.83051, 90.7397 --> 3.76712, 86.45 --> 5.25, 88.0435 --> 10.9348, 88.9193 --> 16.4977, 86.9 --> 5.2, 4 --> 4, 5 --> 5, 1.66667 --> 1.66667, 5.8 --> 5.8, 5 --> 5, 1.05882 --> 1.05882, 1.1875 --> 1.1875, 1.13333 --> 1.13333, 2.43478 --> 2.43478, 1.82353 --> 1.82353, 1.875 --> 1.875, 1.72727 --> 1.72727, 1.88235 --> 1.88235, 2.28125 --> 2.25, 2.08333 --> 2.08333, 2 --> 2, 7.4381 --> 6.71429, 3.84314 --> 3.29412, 3.66197 --> 3.59155, 3.0625 --> 2.875, 2.5 --> 2.5, 16.3383 --> 14.0223, 4.90541 --> 4.90541 )
[LOG] Overall execution time: 490.938 sec CPU time.
[LOG] Overall execution time: 494 sec real time.
Synthesis time: 493.58 sec (Real time) / 475.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.73 sec (Real time) / 6.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 74.04 sec (Real time) / 73.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 9268 19 68 1 9158
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 143.477 sec CPU time.
[LOG] Relation determinization time: 144 sec real time.
[LOG] Final circuit size: 885 new AND gates.
[LOG] Size before ABC: 1470 AND gates.
[LOG] Size after ABC: 885 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 48.3694/49 sec (0.906347/1 sec, 0.043438/0 sec, 0.06249/0 sec, 11.2751/12 sec, 3.71623/3 sec, 0.767018/1 sec, 0.288195/1 sec, 0.13806/0 sec, 0.224587/0 sec, 1.52708/1 sec, 1.11031/2 sec, 0.205442/0 sec, 1.50803/1 sec, 1.47395/2 sec, 0.199859/0 sec, 0.274628/0 sec, 5.42449/6 sec, 0.465167/0 sec, 0.910088/1 sec, 0.428111/0 sec, 0.314863/1 sec, 0.520776/0 sec, 10.6179/11 sec, 5.96722/6 sec )
[LOG] Nr of iterations: 1442 (6, 3, 10, 7, 18, 27, 26, 13, 20, 14, 74, 19, 38, 81, 14, 23, 120, 21, 51, 24, 17, 20, 134, 140, 5, 2, 9, 6, 9, 19, 25, 12, 19, 9, 21, 13, 13, 17, 11, 15, 57, 9, 37, 16, 12, 10, 75, 101 )
[LOG] Total clause computation time: 28.5737/36 sec (0.416005/0.416005 sec, 0.014425/0.014425 sec, 0.009897/0.009897 sec, 9.46768/9.46768 sec, 3.42267/3.42267 sec, 0.052232/0.052232 sec, 0.04888/0.04888 sec, 0.022033/0.022033 sec, 0.0372/0.0372 sec, 0.047653/0.047653 sec, 0.19541/0.19541 sec, 0.057984/0.057984 sec, 0.120734/0.120734 sec, 0.22234/0.22234 sec, 0.057869/0.057869 sec, 0.069076/0.069076 sec, 0.400397/0.400397 sec, 0.082938/0.082938 sec, 0.167887/0.167887 sec, 0.088426/0.088426 sec, 0.072764/0.072764 sec, 0.070311/0.070311 sec, 0.933447/0.933447 sec, 1.0506/1.0506 sec, 1.23281/1.23281 sec, 0.262221/0.262221 sec, 1.75448/1.75448 sec, 0.671278/0.671278 sec, 0.627526/0.627526 sec, 0.16263/0.16263 sec, 0.091322/0.091322 sec, 0.061454/0.061454 sec, 0.060081/0.060081 sec, 0.064149/0.064149 sec, 0.093829/0.093829 sec, 0.074956/0.074956 sec, 0.082419/0.082419 sec, 0.07384/0.07384 sec, 0.075474/0.075474 sec, 0.061179/0.061179 sec, 0.82035/0.82035 sec, 0.043301/0.043301 sec, 0.122382/0.122382 sec, 1.60928/1.60928 sec, 0.037258/0.037258 sec, 0.029008/0.029008 sec, 3.08411/3.08411 sec, 0.249505/0.249505 sec )
[LOG] Total clause minimization time: 112.398/106 sec (0.488237/0.488237 sec, 0.027555/0.027555 sec, 0.050824/0.050824 sec, 1.8049/1.8049 sec, 0.288396/0.288396 sec, 0.709871/0.709871 sec, 0.235044/0.235044 sec, 0.113854/0.113854 sec, 0.183964/0.183964 sec, 1.47594/1.47594 sec, 0.89515/0.89515 sec, 0.142648/0.142648 sec, 1.37553/1.37553 sec, 1.22609/1.22609 sec, 0.137702/0.137702 sec, 0.199184/0.199184 sec, 4.98544/4.98544 sec, 0.373248/0.373248 sec, 0.724915/0.724915 sec, 0.331308/0.331308 sec, 0.235626/0.235626 sec, 0.442882/0.442882 sec, 9.63001/9.63001 sec, 4.85674/4.85674 sec, 13.7129/13.7129 sec, 1.30327/1.30327 sec, 3.71081/3.71081 sec, 1.11081/1.11081 sec, 1.13091/1.13091 sec, 4.18021/4.18021 sec, 1.89295/1.89295 sec, 1.56634/1.56634 sec, 9.83503/9.83503 sec, 12.1511/12.1511 sec, 0.895273/0.895273 sec, 0.737047/0.737047 sec, 1.07769/1.07769 sec, 0.83304/0.83304 sec, 0.802448/0.802448 sec, 0.91713/0.91713 sec, 0.833416/0.833416 sec, 18.927/18.927 sec, 1.24994/1.24994 sec, 0.830612/0.830612 sec, 0.880861/0.880861 sec, 0.756652/0.756652 sec, 0.920756/0.920756 sec, 1.20659/1.20659 sec )
[LOG] Total clause size reduction: 90457 --> 8756 (575 --> 13, 228 --> 9, 1017 --> 16, 672 --> 40, 1887 --> 232, 2860 --> 96, 2725 --> 36, 1296 --> 13, 2033 --> 25, 1378 --> 51, 7665 --> 942, 1872 --> 73, 3811 --> 340, 8160 --> 1164, 1313 --> 49, 2200 --> 104, 11781 --> 1403, 1960 --> 187, 4850 --> 242, 2208 --> 73, 1520 --> 50, 1786 --> 108, 12369 --> 1269, 12788 --> 751, 13 --> 13, 9 --> 9, 16 --> 16, 40 --> 40, 59 --> 59, 21 --> 21, 36 --> 36, 13 --> 13, 25 --> 25, 14 --> 14, 35 --> 35, 20 --> 20, 26 --> 26, 34 --> 34, 20 --> 20, 29 --> 29, 288 --> 274, 19 --> 19, 92 --> 92, 40 --> 40, 26 --> 26, 21 --> 21, 298 --> 279, 309 --> 309 )
[LOG] Average clause size reduction: 62.7302 --> 6.07212 (95.8333 --> 2.16667, 76 --> 3, 101.7 --> 1.6, 96 --> 5.71429, 104.833 --> 12.8889, 105.926 --> 3.55556, 104.808 --> 1.38462, 99.6923 --> 1, 101.65 --> 1.25, 98.4286 --> 3.64286, 103.581 --> 12.7297, 98.5263 --> 3.84211, 100.289 --> 8.94737, 100.741 --> 14.3704, 93.7857 --> 3.5, 95.6522 --> 4.52174, 98.175 --> 11.6917, 93.3333 --> 8.90476, 95.098 --> 4.7451, 92 --> 3.04167, 89.4118 --> 2.94118, 89.3 --> 5.4, 92.306 --> 9.47015, 91.3429 --> 5.36429, 2.6 --> 2.6, 4.5 --> 4.5, 1.77778 --> 1.77778, 6.66667 --> 6.66667, 6.55556 --> 6.55556, 1.10526 --> 1.10526, 1.44 --> 1.44, 1.08333 --> 1.08333, 1.31579 --> 1.31579, 1.55556 --> 1.55556, 1.66667 --> 1.66667, 1.53846 --> 1.53846, 2 --> 2, 2 --> 2, 1.81818 --> 1.81818, 1.93333 --> 1.93333, 5.05263 --> 4.80702, 2.11111 --> 2.11111, 2.48649 --> 2.48649, 2.5 --> 2.5, 2.16667 --> 2.16667, 2.1 --> 2.1, 3.97333 --> 3.72, 3.05941 --> 3.05941 )
[LOG] Overall execution time: 143.493 sec CPU time.
[LOG] Overall execution time: 144 sec real time.
Synthesis time: 144.07 sec (Real time) / 139.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.39 sec (Real time) / 7.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1687 20 71 1 1572
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.281106 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079055/1 sec (0.04194/1 sec, 0.007443/0 sec, 0.004488/0 sec, 0.013135/0 sec, 0.008814/0 sec, 0.003235/0 sec )
[LOG] Nr of iterations: 85 (10, 11, 5, 2, 10, 8, 9, 9, 4, 1, 9, 7 )
[LOG] Total clause computation time: 0.060011/0 sec (0.020023/0.020023 sec, 0.002797/0.002797 sec, 0.001973/0.001973 sec, 0.003158/0.003158 sec, 0.003123/0.003123 sec, 0.000951/0.000951 sec, 0.016814/0.016814 sec, 0.003186/0.003186 sec, 0.003822/0.003822 sec, 1.2e-05/1.2e-05 sec, 0.001888/0.001888 sec, 0.002264/0.002264 sec )
[LOG] Total clause minimization time: 0.193632/1 sec (0.021615/0.021615 sec, 0.004341/0.004341 sec, 0.002381/0.002381 sec, 0.009897/0.009897 sec, 0.005333/0.005333 sec, 0.00207/0.00207 sec, 0.021939/0.021939 sec, 0.007907/0.007907 sec, 0.004513/0.004513 sec, 0.003379/0.003379 sec, 0.006788/0.006788 sec, 0.103469/0.103469 sec )
[LOG] Total clause size reduction: 1349 --> 167 (306 --> 19, 330 --> 23, 128 --> 8, 31 --> 0, 270 --> 23, 203 --> 13, 19 --> 19, 18 --> 18, 8 --> 8, 0 --> 0, 23 --> 23, 13 --> 13 )
[LOG] Average clause size reduction: 15.8706 --> 1.96471 (30.6 --> 1.9, 30 --> 2.09091, 25.6 --> 1.6, 15.5 --> 0, 27 --> 2.3, 25.375 --> 1.625, 2.11111 --> 2.11111, 2 --> 2, 2 --> 2, 0 --> 0, 2.55556 --> 2.55556, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.283223 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 225 5 23 1 192
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.773161 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182437/0 sec (0.081631/0 sec, 0.018348/0 sec, 0.010484/0 sec, 0.018025/0 sec, 0.012925/0 sec, 0.037657/0 sec, 0.003367/0 sec )
[LOG] Nr of iterations: 149 (19, 13, 6, 6, 9, 20, 6, 17, 11, 5, 5, 8, 19, 5 )
[LOG] Total clause computation time: 0.302447/0 sec (0.036026/0.036026 sec, 0.006309/0.006309 sec, 0.00216/0.00216 sec, 0.006505/0.006505 sec, 0.004972/0.004972 sec, 0.015946/0.015946 sec, 0.001043/0.001043 sec, 0.040658/0.040658 sec, 0.015854/0.015854 sec, 0.146243/0.146243 sec, 0.006609/0.006609 sec, 0.003442/0.003442 sec, 0.011259/0.011259 sec, 0.005421/0.005421 sec )
[LOG] Total clause minimization time: 0.417093/1 sec (0.044917/0.044917 sec, 0.011381/0.011381 sec, 0.008021/0.008021 sec, 0.011255/0.011255 sec, 0.007543/0.007543 sec, 0.020849/0.020849 sec, 0.002022/0.002022 sec, 0.055294/0.055294 sec, 0.185967/0.185967 sec, 0.015361/0.015361 sec, 0.011637/0.011637 sec, 0.008842/0.008842 sec, 0.019544/0.019544 sec, 0.01446/0.01446 sec )
[LOG] Total clause size reduction: 2780 --> 335 (702 --> 46, 456 --> 28, 185 --> 7, 180 --> 10, 280 --> 22, 646 --> 54, 165 --> 8, 41 --> 39, 24 --> 24, 7 --> 7, 10 --> 10, 22 --> 18, 54 --> 54, 8 --> 8 )
[LOG] Average clause size reduction: 18.6577 --> 2.24832 (36.9474 --> 2.42105, 35.0769 --> 2.15385, 30.8333 --> 1.16667, 30 --> 1.66667, 31.1111 --> 2.44444, 32.3 --> 2.7, 27.5 --> 1.33333, 2.41176 --> 2.29412, 2.18182 --> 2.18182, 1.4 --> 1.4, 2 --> 2, 2.75 --> 2.25, 2.84211 --> 2.84211, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.775528 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 311 6 26 1 272
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 4.32827 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 216 new AND gates.
[LOG] Size before ABC: 393 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28293/1 sec (0.156189/0 sec, 0.090709/0 sec, 0.245228/0 sec, 0.012232/0 sec, 0.011821/0 sec, 0.031154/0 sec, 0.308591/1 sec, 0.419897/0 sec, 0.007105/0 sec )
[LOG] Nr of iterations: 263 (27, 26, 6, 7, 6, 13, 9, 37, 7, 26, 25, 5, 6, 5, 8, 8, 36, 6 )
[LOG] Total clause computation time: 1.18733/2 sec (0.058975/0.058975 sec, 0.020741/0.020741 sec, 0.001444/0.001444 sec, 0.001597/0.001597 sec, 0.001205/0.001205 sec, 0.009143/0.009143 sec, 0.24444/0.24444 sec, 0.039067/0.039067 sec, 0.002091/0.002091 sec, 0.227276/0.227276 sec, 0.039892/0.039892 sec, 0.016902/0.016902 sec, 0.016933/0.016933 sec, 0.013614/0.013614 sec, 0.424508/0.424508 sec, 0.011429/0.011429 sec, 0.035317/0.035317 sec, 0.022758/0.022758 sec )
[LOG] Total clause minimization time: 3.02096/2 sec (0.095675/0.095675 sec, 0.068433/0.068433 sec, 0.243408/0.243408 sec, 0.010268/0.010268 sec, 0.01028/0.01028 sec, 0.02117/0.02117 sec, 0.063223/0.063223 sec, 0.378789/0.378789 sec, 0.004528/0.004528 sec, 1.13166/1.13166 sec, 0.525638/0.525638 sec, 0.072901/0.072901 sec, 0.04826/0.04826 sec, 0.064834/0.064834 sec, 0.048728/0.048728 sec, 0.052985/0.052985 sec, 0.102902/0.102902 sec, 0.077277/0.077277 sec )
[LOG] Total clause size reduction: 5864 --> 834 (1196 --> 92, 1125 --> 95, 220 --> 6, 258 --> 9, 210 --> 8, 492 --> 59, 320 --> 17, 1404 --> 145, 228 --> 10, 92 --> 87, 95 --> 87, 6 --> 6, 9 --> 9, 8 --> 7, 29 --> 25, 17 --> 17, 145 --> 145, 10 --> 10 )
[LOG] Average clause size reduction: 22.2966 --> 3.1711 (44.2963 --> 3.40741, 43.2692 --> 3.65385, 36.6667 --> 1, 36.8571 --> 1.28571, 35 --> 1.33333, 37.8462 --> 4.53846, 35.5556 --> 1.88889, 37.9459 --> 3.91892, 32.5714 --> 1.42857, 3.53846 --> 3.34615, 3.8 --> 3.48, 1.2 --> 1.2, 1.5 --> 1.5, 1.6 --> 1.4, 3.625 --> 3.125, 2.125 --> 2.125, 4.02778 --> 4.02778, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4.33145 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.53 sec (Real time) / 4.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.52 sec (Real time) / 1.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 462 7 30 1 416
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 27.1477 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 461 new AND gates.
[LOG] Size before ABC: 815 AND gates.
[LOG] Size after ABC: 461 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.74584/5 sec (0.145575/0 sec, 0.024597/0 sec, 1.05157/1 sec, 1.5282/2 sec, 0.124905/0 sec, 0.100738/0 sec, 0.652508/1 sec, 0.211702/0 sec, 0.253137/0 sec, 0.65291/1 sec )
[LOG] Nr of iterations: 473 (7, 8, 66, 32, 22, 19, 22, 20, 30, 24, 6, 7, 65, 20, 16, 17, 21, 19, 29, 23 )
[LOG] Total clause computation time: 4.50349/5 sec (0.06629/0.06629 sec, 0.004222/0.004222 sec, 0.087502/0.087502 sec, 0.665189/0.665189 sec, 0.022557/0.022557 sec, 0.014933/0.014933 sec, 0.551549/0.551549 sec, 0.074285/0.074285 sec, 0.067143/0.067143 sec, 0.449752/0.449752 sec, 0.472272/0.472272 sec, 0.627434/0.627434 sec, 0.10616/0.10616 sec, 0.064829/0.064829 sec, 0.050427/0.050427 sec, 0.046929/0.046929 sec, 0.230062/0.230062 sec, 0.456632/0.456632 sec, 0.044645/0.044645 sec, 0.400681/0.400681 sec )
[LOG] Total clause minimization time: 22.2652/22 sec (0.078603/0.078603 sec, 0.019455/0.019455 sec, 0.957615/0.957615 sec, 0.859201/0.859201 sec, 0.099786/0.099786 sec, 0.083656/0.083656 sec, 0.098008/0.098008 sec, 0.134475/0.134475 sec, 0.181978/0.181978 sec, 0.199462/0.199462 sec, 14.6138/14.6138 sec, 0.23522/0.23522 sec, 0.465883/0.465883 sec, 0.694031/0.694031 sec, 0.32959/0.32959 sec, 0.339151/0.339151 sec, 0.319453/0.319453 sec, 0.293272/0.293272 sec, 1.74369/1.74369 sec, 0.518833/0.518833 sec )
[LOG] Total clause size reduction: 11975 --> 1766 (306 --> 11, 350 --> 19, 3185 --> 303, 1488 --> 135, 987 --> 84, 828 --> 60, 945 --> 100, 836 --> 77, 1247 --> 94, 966 --> 68, 11 --> 11, 19 --> 19, 303 --> 291, 65 --> 63, 47 --> 46, 53 --> 52, 100 --> 100, 77 --> 77, 94 --> 88, 68 --> 68 )
[LOG] Average clause size reduction: 25.3171 --> 3.73362 (43.7143 --> 1.57143, 43.75 --> 2.375, 48.2576 --> 4.59091, 46.5 --> 4.21875, 44.8636 --> 3.81818, 43.5789 --> 3.15789, 42.9545 --> 4.54545, 41.8 --> 3.85, 41.5667 --> 3.13333, 40.25 --> 2.83333, 1.83333 --> 1.83333, 2.71429 --> 2.71429, 4.66154 --> 4.47692, 3.25 --> 3.15, 2.9375 --> 2.875, 3.11765 --> 3.05882, 4.7619 --> 4.7619, 4.05263 --> 4.05263, 3.24138 --> 3.03448, 2.95652 --> 2.95652 )
[LOG] Overall execution time: 27.1525 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.44 sec (Real time) / 26.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.23 sec (Real time) / 5.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 747 8 33 1 696
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 120.978 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 727 new AND gates.
[LOG] Size before ABC: 1400 AND gates.
[LOG] Size after ABC: 727 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.3588/46 sec (0.387758/0 sec, 0.062668/0 sec, 1.79149/2 sec, 1.03811/1 sec, 1.07298/1 sec, 0.356219/0 sec, 0.386349/1 sec, 0.650514/0 sec, 0.656457/1 sec, 33.8301/34 sec, 4.18286/4 sec, 1.94319/2 sec )
[LOG] Nr of iterations: 782 (7, 10, 60, 36, 43, 29, 38, 23, 18, 113, 31, 13, 6, 8, 59, 25, 35, 28, 32, 22, 17, 87, 30, 12 )
[LOG] Total clause computation time: 14.5893/11 sec (0.200221/0.200221 sec, 0.00932/0.00932 sec, 0.683338/0.683338 sec, 0.08868/0.08868 sec, 0.7311/0.7311 sec, 0.062958/0.062958 sec, 0.055202/0.055202 sec, 0.284857/0.284857 sec, 0.221203/0.221203 sec, 3.89033/3.89033 sec, 0.120314/0.120314 sec, 0.533586/0.533586 sec, 1.50346/1.50346 sec, 1.12729/1.12729 sec, 0.301884/0.301884 sec, 0.218436/0.218436 sec, 0.16161/0.16161 sec, 0.221709/0.221709 sec, 0.173279/0.173279 sec, 1.74143/1.74143 sec, 1.27357/1.27357 sec, 0.539063/0.539063 sec, 0.106468/0.106468 sec, 0.339958/0.339958 sec )
[LOG] Total clause minimization time: 105.33/109 sec (0.186325/0.186325 sec, 0.051407/0.051407 sec, 1.09429/1.09429 sec, 0.941803/0.941803 sec, 0.333464/0.333464 sec, 0.286447/0.286447 sec, 0.323219/0.323219 sec, 0.359552/0.359552 sec, 0.430319/0.430319 sec, 29.9013/29.9013 sec, 4.0514/4.0514 sec, 1.4035/1.4035 sec, 41.8572/41.8572 sec, 2.89884/2.89884 sec, 1.38303/1.38303 sec, 1.06825/1.06825 sec, 5.4207/5.4207 sec, 1.49418/1.49418 sec, 1.28073/1.28073 sec, 0.822617/0.822617 sec, 5.1723/5.1723 sec, 1.96256/1.96256 sec, 1.36879/1.36879 sec, 1.2377/1.2377 sec )
[LOG] Total clause size reduction: 22757 --> 3343 (348 --> 11, 513 --> 29, 3304 --> 287, 1925 --> 160, 2268 --> 190, 1484 --> 93, 1924 --> 126, 1122 --> 106, 850 --> 76, 5488 --> 737, 1440 --> 95, 564 --> 33, 11 --> 11, 24 --> 24, 287 --> 271, 83 --> 79, 132 --> 122, 93 --> 89, 97 --> 84, 106 --> 101, 76 --> 75, 490 --> 416, 95 --> 95, 33 --> 33 )
[LOG] Average clause size reduction: 29.101 --> 4.27494 (49.7143 --> 1.57143, 51.3 --> 2.9, 55.0667 --> 4.78333, 53.4722 --> 4.44444, 52.7442 --> 4.4186, 51.1724 --> 3.2069, 50.6316 --> 3.31579, 48.7826 --> 4.6087, 47.2222 --> 4.22222, 48.5664 --> 6.52212, 46.4516 --> 3.06452, 43.3846 --> 2.53846, 1.83333 --> 1.83333, 3 --> 3, 4.86441 --> 4.59322, 3.32 --> 3.16, 3.77143 --> 3.48571, 3.32143 --> 3.17857, 3.03125 --> 2.625, 4.81818 --> 4.59091, 4.47059 --> 4.41176, 5.63218 --> 4.78161, 3.16667 --> 3.16667, 2.75 --> 2.75 )
[LOG] Overall execution time: 120.985 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 121.52 sec (Real time) / 118.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.04 sec (Real time) / 13.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1057 9 37 1 999
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 231.2 sec CPU time.
[LOG] Relation determinization time: 232 sec real time.
[LOG] Final circuit size: 1385 new AND gates.
[LOG] Size before ABC: 2721 AND gates.
[LOG] Size after ABC: 1385 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.189/71 sec (1.2392/1 sec, 0.138716/1 sec, 4.42076/4 sec, 2.95657/3 sec, 2.76336/3 sec, 1.32312/1 sec, 1.01891/1 sec, 1.11331/1 sec, 6.55074/7 sec, 4.00836/4 sec, 14.1769/14 sec, 11.6819/12 sec, 18.7971/19 sec )
[LOG] Nr of iterations: 1237 (8, 10, 86, 42, 48, 38, 24, 30, 26, 20, 51, 249, 10, 7, 7, 85, 30, 43, 29, 20, 24, 25, 19, 50, 248, 8 )
[LOG] Total clause computation time: 43.0379/44 sec (0.606728/0.606728 sec, 0.045438/0.045438 sec, 1.30214/1.30214 sec, 0.225634/0.225634 sec, 1.03402/1.03402 sec, 0.151885/0.151885 sec, 0.169877/0.169877 sec, 0.143984/0.143984 sec, 2.31/2.31 sec, 0.935779/0.935779 sec, 1.17569/1.17569 sec, 3.68834/3.68834 sec, 2.37992/2.37992 sec, 4.15019/4.15019 sec, 3.42444/3.42444 sec, 0.97127/0.97127 sec, 0.684264/0.684264 sec, 0.53194/0.53194 sec, 0.57051/0.57051 sec, 0.638719/0.638719 sec, 0.619709/0.619709 sec, 10.0708/10.0708 sec, 2.02418/2.02418 sec, 0.440421/0.440421 sec, 2.93993/2.93993 sec, 1.80215/1.80215 sec )
[LOG] Total clause minimization time: 184.82/185 sec (0.629471/0.629471 sec, 0.088653/0.088653 sec, 3.07962/3.07962 sec, 2.7126/2.7126 sec, 1.70694/1.70694 sec, 1.15213/1.15213 sec, 0.83689/0.83689 sec, 0.954264/0.954264 sec, 4.22526/4.22526 sec, 3.06105/3.06105 sec, 12.9722/12.9722 sec, 7.8439/7.8439 sec, 16.408/16.408 sec, 37.3563/37.3563 sec, 4.30575/4.30575 sec, 11.5359/11.5359 sec, 5.08991/5.08991 sec, 18.8819/18.8819 sec, 4.82303/4.82303 sec, 4.75623/4.75623 sec, 6.22656/6.22656 sec, 15.9827/15.9827 sec, 3.86895/3.86895 sec, 5.85871/5.85871 sec, 6.85321/6.85321 sec, 3.61009/3.61009 sec )
[LOG] Total clause size reduction: 38191 --> 6258 (441 --> 12, 558 --> 31, 5185 --> 383, 2460 --> 191, 2773 --> 251, 2146 --> 146, 1311 --> 77, 1624 --> 94, 1375 --> 139, 1026 --> 94, 2650 --> 204, 12896 --> 1889, 459 --> 26, 12 --> 12, 19 --> 19, 383 --> 358, 96 --> 89, 205 --> 177, 97 --> 91, 59 --> 57, 68 --> 64, 139 --> 133, 94 --> 92, 204 --> 185, 1889 --> 1422, 22 --> 22 )
[LOG] Average clause size reduction: 30.8739 --> 5.05901 (55.125 --> 1.5, 55.8 --> 3.1, 60.2907 --> 4.45349, 58.5714 --> 4.54762, 57.7708 --> 5.22917, 56.4737 --> 3.84211, 54.625 --> 3.20833, 54.1333 --> 3.13333, 52.8846 --> 5.34615, 51.3 --> 4.7, 51.9608 --> 4, 51.7912 --> 7.58635, 45.9 --> 2.6, 1.71429 --> 1.71429, 2.71429 --> 2.71429, 4.50588 --> 4.21176, 3.2 --> 2.96667, 4.76744 --> 4.11628, 3.34483 --> 3.13793, 2.95 --> 2.85, 2.83333 --> 2.66667, 5.56 --> 5.32, 4.94737 --> 4.84211, 4.08 --> 3.7, 7.61694 --> 5.73387, 2.75 --> 2.75 )
[LOG] Overall execution time: 231.215 sec CPU time.
[LOG] Overall execution time: 232 sec real time.
Synthesis time: 232.03 sec (Real time) / 223.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.36 sec (Real time) / 63.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1757 10 40 1 1694
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 958.089 sec CPU time.
[LOG] Relation determinization time: 960 sec real time.
[LOG] Final circuit size: 2087 new AND gates.
[LOG] Size before ABC: 4740 AND gates.
[LOG] Size after ABC: 2087 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 220.696/221 sec (2.26763/2 sec, 0.221907/1 sec, 28.5453/28 sec, 6.2666/6 sec, 3.03619/4 sec, 5.69227/5 sec, 2.18731/2 sec, 1.92848/2 sec, 11.8471/12 sec, 9.26216/9 sec, 11.1015/12 sec, 21.6813/21 sec, 41.0497/41 sec, 75.6085/76 sec )
[LOG] Nr of iterations: 1698 (8, 11, 66, 65, 49, 25, 34, 34, 29, 31, 22, 223, 272, 11, 7, 9, 65, 47, 37, 20, 29, 31, 28, 22, 21, 222, 271, 9 )
[LOG] Total clause computation time: 437.725/437 sec (1.07744/1.07744 sec, 0.024459/0.024459 sec, 3.44937/3.44937 sec, 1.10491/1.10491 sec, 0.368438/0.368438 sec, 0.863666/0.863666 sec, 0.413211/0.413211 sec, 0.219984/0.219984 sec, 7.88974/7.88974 sec, 0.649155/0.649155 sec, 6.50545/6.50545 sec, 9.12464/9.12464 sec, 7.30338/7.30338 sec, 19.9341/19.9341 sec, 232.934/232.934 sec, 6.86198/6.86198 sec, 13.1232/13.1232 sec, 2.82962/2.82962 sec, 1.91357/1.91357 sec, 2.10342/2.10342 sec, 2.60647/2.60647 sec, 1.40031/1.40031 sec, 32.1151/32.1151 sec, 17.8996/17.8996 sec, 8.6869/8.6869 sec, 10.5452/10.5452 sec, 27.7227/27.7227 sec, 18.055/18.055 sec )
[LOG] Total clause minimization time: 512.268/515 sec (1.18494/1.18494 sec, 0.189125/0.189125 sec, 25.0467/25.0467 sec, 5.11139/5.11139 sec, 2.62936/2.62936 sec, 4.80842/4.80842 sec, 1.74608/1.74608 sec, 1.6799/1.6799 sec, 3.93186/3.93186 sec, 8.58629/8.58629 sec, 4.57426/4.57426 sec, 12.3302/12.3302 sec, 33.4813/33.4813 sec, 55.6561/55.6561 sec, 85.8096/85.8096 sec, 13.1013/13.1013 sec, 41.5662/41.5662 sec, 16.8371/16.8371 sec, 20.2644/20.2644 sec, 27.0368/27.0368 sec, 18.9054/18.9054 sec, 15.1217/15.1217 sec, 10.7749/10.7749 sec, 18.0375/18.0375 sec, 44.6607/44.6607 sec, 17.3228/17.3228 sec, 14.8759/14.8759 sec, 6.99811/6.99811 sec )
[LOG] Total clause size reduction: 57249 --> 11055 (476 --> 12, 670 --> 38, 4290 --> 355, 4160 --> 310, 3072 --> 208, 1512 --> 81, 2046 --> 121, 2013 --> 120, 1680 --> 206, 1770 --> 124, 1218 --> 130, 12654 --> 2298, 15176 --> 2280, 550 --> 32, 12 --> 12, 31 --> 31, 355 --> 315, 174 --> 167, 126 --> 120, 59 --> 59, 94 --> 92, 104 --> 103, 206 --> 201, 66 --> 66, 130 --> 130, 2298 --> 1803, 2280 --> 1614, 27 --> 27 )
[LOG] Average clause size reduction: 33.7155 --> 6.5106 (59.5 --> 1.5, 60.9091 --> 3.45455, 65 --> 5.37879, 64 --> 4.76923, 62.6939 --> 4.2449, 60.48 --> 3.24, 60.1765 --> 3.55882, 59.2059 --> 3.52941, 57.931 --> 7.10345, 57.0968 --> 4, 55.3636 --> 5.90909, 56.7444 --> 10.3049, 55.7941 --> 8.38235, 50 --> 2.90909, 1.71429 --> 1.71429, 3.44444 --> 3.44444, 5.46154 --> 4.84615, 3.70213 --> 3.55319, 3.40541 --> 3.24324, 2.95 --> 2.95, 3.24138 --> 3.17241, 3.35484 --> 3.32258, 7.35714 --> 7.17857, 3 --> 3, 6.19048 --> 6.19048, 10.3514 --> 8.12162, 8.41328 --> 5.95572, 3 --> 3 )
[LOG] Overall execution time: 958.111 sec CPU time.
[LOG] Overall execution time: 960 sec real time.
Synthesis time: 960.51 sec (Real time) / 936.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 127.84 sec (Real time) / 127.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2499 11 43 1 2431
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1782.97 sec CPU time.
[LOG] Relation determinization time: 1787 sec real time.
[LOG] Final circuit size: 1182 new AND gates.
[LOG] Size before ABC: 2211 AND gates.
[LOG] Size after ABC: 1182 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 330.248/330 sec (5.5188/5 sec, 0.334139/0 sec, 53.4084/54 sec, 14.8721/15 sec, 8.75039/9 sec, 13.2214/13 sec, 8.82781/9 sec, 7.44315/7 sec, 39.4349/40 sec, 20.7411/20 sec, 32.4701/33 sec, 7.45284/7 sec, 73.4553/74 sec, 26.3192/26 sec, 17.9982/18 sec )
[LOG] Nr of iterations: 1060 (7, 11, 62, 33, 28, 25, 41, 35, 41, 31, 30, 39, 50, 80, 35, 5, 10, 59, 32, 26, 24, 39, 33, 34, 28, 28, 34, 49, 77, 34 )
[LOG] Total clause computation time: 345.975/345 sec (2.53097/2.53097 sec, 0.082346/0.082346 sec, 13.0454/13.0454 sec, 1.0623/1.0623 sec, 0.650831/0.650831 sec, 1.42596/1.42596 sec, 0.55396/0.55396 sec, 0.428587/0.428587 sec, 28.8064/28.8064 sec, 0.86901/0.86901 sec, 18.2096/18.2096 sec, 0.504617/0.504617 sec, 16.1644/16.1644 sec, 4.36119/4.36119 sec, 3.29602/3.29602 sec, 66.1472/66.1472 sec, 20.7827/20.7827 sec, 20.1957/20.1957 sec, 12.4607/12.4607 sec, 6.11688/6.11688 sec, 6.9459/6.9459 sec, 6.60722/6.60722 sec, 4.02839/4.02839 sec, 61.8948/61.8948 sec, 3.62406/3.62406 sec, 34.7053/34.7053 sec, 3.18132/3.18132 sec, 3.26659/3.26659 sec, 1.74657/1.74657 sec, 2.27957/2.27957 sec )
[LOG] Total clause minimization time: 1419.8/1424 sec (2.97866/2.97866 sec, 0.240237/0.240237 sec, 40.2867/40.2867 sec, 13.768/13.768 sec, 8.06438/8.06438 sec, 11.7646/11.7646 sec, 8.22217/8.22217 sec, 6.96952/6.96952 sec, 10.574/10.574 sec, 19.8323/19.8323 sec, 14.2212/14.2212 sec, 6.89727/6.89727 sec, 57.2166/57.2166 sec, 21.8415/21.8415 sec, 14.6541/14.6541 sec, 154.1/154.1 sec, 73.6736/73.6736 sec, 46.1593/46.1593 sec, 117.046/117.046 sec, 60.6963/60.6963 sec, 58.4415/58.4415 sec, 67.5574/67.5574 sec, 125.88/125.88 sec, 47.5458/47.5458 sec, 86.8223/86.8223 sec, 33.9341/33.9341 sec, 178.223/178.223 sec, 58.7984/58.7984 sec, 40.0147/40.0147 sec, 33.3778/33.3778 sec )
[LOG] Total clause size reduction: 37427 --> 4768 (444 --> 12, 730 --> 26, 4392 --> 395, 2272 --> 104, 1890 --> 99, 1656 --> 68, 2720 --> 170, 2278 --> 111, 2640 --> 316, 1950 --> 129, 1856 --> 246, 2394 --> 127, 3038 --> 233, 4819 --> 394, 2040 --> 127, 8 --> 8, 26 --> 24, 364 --> 338, 104 --> 101, 86 --> 85, 68 --> 67, 163 --> 157, 103 --> 101, 218 --> 218, 108 --> 94, 228 --> 220, 101 --> 101, 233 --> 215, 371 --> 355, 127 --> 127 )
[LOG] Average clause size reduction: 35.3085 --> 4.49811 (63.4286 --> 1.71429, 66.3636 --> 2.36364, 70.8387 --> 6.37097, 68.8485 --> 3.15152, 67.5 --> 3.53571, 66.24 --> 2.72, 66.3415 --> 4.14634, 65.0857 --> 3.17143, 64.3902 --> 7.70732, 62.9032 --> 4.16129, 61.8667 --> 8.2, 61.3846 --> 3.25641, 60.76 --> 4.66, 60.2375 --> 4.925, 58.2857 --> 3.62857, 1.6 --> 1.6, 2.6 --> 2.4, 6.16949 --> 5.72881, 3.25 --> 3.15625, 3.30769 --> 3.26923, 2.83333 --> 2.79167, 4.17949 --> 4.02564, 3.12121 --> 3.06061, 6.41176 --> 6.41176, 3.85714 --> 3.35714, 8.14286 --> 7.85714, 2.97059 --> 2.97059, 4.7551 --> 4.38776, 4.81818 --> 4.61039, 3.73529 --> 3.73529 )
[LOG] Overall execution time: 1783.02 sec CPU time.
[LOG] Overall execution time: 1787 sec real time.
Synthesis time: 1786.76 sec (Real time) / 1732.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 127.46 sec (Real time) / 126.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 1640 12 47 1 1566
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9711.16 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9759.70 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 15.7958 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 715 new AND gates.
[LOG] Size before ABC: 1316 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.49505/7 sec (0.052597/0 sec, 0.023858/0 sec, 0.047579/0 sec, 0.007527/0 sec, 0.242571/0 sec, 0.009048/0 sec, 1.23676/1 sec, 5.87511/6 sec )
[LOG] Nr of iterations: 597 (5, 8, 7, 10, 28, 9, 225, 47, 3, 4, 5, 7, 27, 7, 162, 43 )
[LOG] Total clause computation time: 6.5517/8 sec (0.025012/0.025012 sec, 0.01619/0.01619 sec, 0.014814/0.014814 sec, 0.001915/0.001915 sec, 0.017022/0.017022 sec, 0.00177/0.00177 sec, 0.2583/0.2583 sec, 2.55175/2.55175 sec, 0.31388/0.31388 sec, 2.88585/2.88585 sec, 0.054913/0.054913 sec, 0.06045/0.06045 sec, 0.051307/0.051307 sec, 0.083234/0.083234 sec, 0.117201/0.117201 sec, 0.098093/0.098093 sec )
[LOG] Total clause minimization time: 9.12249/7 sec (0.027324/0.027324 sec, 0.007131/0.007131 sec, 0.032136/0.032136 sec, 0.005133/0.005133 sec, 0.224149/0.224149 sec, 0.006789/0.006789 sec, 0.96337/0.96337 sec, 3.31732/3.31732 sec, 1.40352/1.40352 sec, 0.03329/0.03329 sec, 1.15566/1.15566 sec, 0.08352/0.08352 sec, 0.118863/0.118863 sec, 0.052733/0.052733 sec, 0.812218/0.812218 sec, 0.879328/0.879328 sec )
[LOG] Total clause size reduction: 13793 --> 3393 (172 --> 9, 294 --> 34, 246 --> 19, 360 --> 21, 1053 --> 116, 304 --> 27, 8288 --> 1609, 1656 --> 242, 5 --> 5, 16 --> 16, 12 --> 12, 13 --> 13, 116 --> 66, 22 --> 22, 1020 --> 966, 216 --> 216 )
[LOG] Average clause size reduction: 23.1039 --> 5.68342 (34.4 --> 1.8, 36.75 --> 4.25, 35.1429 --> 2.71429, 36 --> 2.1, 37.6071 --> 4.14286, 33.7778 --> 3, 36.8356 --> 7.15111, 35.234 --> 5.14894, 1.66667 --> 1.66667, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 4.2963 --> 2.44444, 3.14286 --> 3.14286, 6.2963 --> 5.96296, 5.02326 --> 5.02326 )
[LOG] Overall execution time: 15.7985 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.10 sec (Real time) / 15.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.68 sec (Real time) / 2.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 934 7 28 1 892
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 38.018 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1032 new AND gates.
[LOG] Size before ABC: 2119 AND gates.
[LOG] Size after ABC: 1032 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.33213/8 sec (0.095935/0 sec, 0.776592/1 sec, 0.006038/0 sec, 1.02033/1 sec, 0.007419/0 sec, 0.824829/1 sec, 1.50846/1 sec, 2.16892/2 sec, 1.57695/2 sec, 0.346654/0 sec )
[LOG] Nr of iterations: 904 (7, 70, 5, 36, 6, 121, 33, 101, 63, 28, 3, 53, 4, 34, 5, 120, 30, 100, 58, 27 )
[LOG] Total clause computation time: 18.6002/17 sec (0.045837/0.045837 sec, 0.070497/0.070497 sec, 0.001631/0.001631 sec, 0.347623/0.347623 sec, 0.001927/0.001927 sec, 0.101254/0.101254 sec, 1.32107/1.32107 sec, 0.123783/0.123783 sec, 0.882379/0.882379 sec, 0.138028/0.138028 sec, 5.82279/5.82279 sec, 7.97701/7.97701 sec, 0.171544/0.171544 sec, 0.188754/0.188754 sec, 0.160945/0.160945 sec, 0.17738/0.17738 sec, 0.329178/0.329178 sec, 0.151624/0.151624 sec, 0.30897/0.30897 sec, 0.277987/0.277987 sec )
[LOG] Total clause minimization time: 19.0581/20 sec (0.049377/0.049377 sec, 0.698129/0.698129 sec, 0.003657/0.003657 sec, 0.667869/0.667869 sec, 0.004969/0.004969 sec, 0.708712/0.708712 sec, 0.181822/0.181822 sec, 2.02827/2.02827 sec, 0.680108/0.680108 sec, 0.201751/0.201751 sec, 8.2874/8.2874 sec, 0.449042/0.449042 sec, 0.145449/0.145449 sec, 0.596124/0.596124 sec, 0.117912/0.117912 sec, 0.940954/0.940954 sec, 0.363533/0.363533 sec, 2.10983/2.10983 sec, 0.543278/0.543278 sec, 0.279951/0.279951 sec )
[LOG] Total clause size reduction: 24306 --> 4768 (318 --> 15, 3588 --> 732, 204 --> 7, 1750 --> 174, 245 --> 9, 5760 --> 541, 1504 --> 182, 4600 --> 460, 2790 --> 373, 1188 --> 156, 5 --> 5, 514 --> 418, 7 --> 7, 167 --> 152, 9 --> 9, 541 --> 465, 164 --> 157, 460 --> 425, 336 --> 325, 156 --> 156 )
[LOG] Average clause size reduction: 26.8872 --> 5.27434 (45.4286 --> 2.14286, 51.2571 --> 10.4571, 40.8 --> 1.4, 48.6111 --> 4.83333, 40.8333 --> 1.5, 47.6033 --> 4.47107, 45.5758 --> 5.51515, 45.5446 --> 4.55446, 44.2857 --> 5.92063, 42.4286 --> 5.57143, 1.66667 --> 1.66667, 9.69811 --> 7.88679, 1.75 --> 1.75, 4.91176 --> 4.47059, 1.8 --> 1.8, 4.50833 --> 3.875, 5.46667 --> 5.23333, 4.6 --> 4.25, 5.7931 --> 5.60345, 5.77778 --> 5.77778 )
[LOG] Overall execution time: 38.0222 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 38.44 sec (Real time) / 37.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.77 sec (Real time) / 6.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1322 9 34 1 1269
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1000.07 sec CPU time.
[LOG] Relation determinization time: 1005 sec real time.
[LOG] Final circuit size: 10530 new AND gates.
[LOG] Size before ABC: 21991 AND gates.
[LOG] Size after ABC: 10529 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 419.432/420 sec (0.161287/0 sec, 1.87337/2 sec, 0.014594/0 sec, 0.681522/1 sec, 0.024695/0 sec, 56.4567/56 sec, 0.083518/0 sec, 8.45425/9 sec, 70.0067/70 sec, 210.939/211 sec, 70.7359/71 sec )
[LOG] Nr of iterations: 5898 (4, 14, 8, 18, 11, 127, 17, 547, 1157, 869, 216, 3, 10, 7, 10, 8, 119, 12, 528, 1140, 859, 214 )
[LOG] Total clause computation time: 281.207/286 sec (0.078271/0.078271 sec, 1.82983/1.82983 sec, 0.004021/0.004021 sec, 0.106396/0.106396 sec, 0.006265/0.006265 sec, 0.087091/0.087091 sec, 0.009986/0.009986 sec, 0.676808/0.676808 sec, 3.77764/3.77764 sec, 33.1975/33.1975 sec, 58.6855/58.6855 sec, 54.6858/54.6858 sec, 21.8289/21.8289 sec, 8.70416/8.70416 sec, 6.06865/6.06865 sec, 16.3614/16.3614 sec, 3.90237/3.90237 sec, 10.0605/10.0605 sec, 6.68753/6.68753 sec, 17.2318/17.2318 sec, 18.328/18.328 sec, 18.8883/18.8883 sec )
[LOG] Total clause minimization time: 713.76/715 sec (0.082294/0.082294 sec, 0.040979/0.040979 sec, 0.009548/0.009548 sec, 0.572032/0.572032 sec, 0.017078/0.017078 sec, 56.3464/56.3464 sec, 0.070061/0.070061 sec, 7.64126/7.64126 sec, 65.7224/65.7224 sec, 177.072/177.072 sec, 11.8172/11.8172 sec, 23.1897/23.1897 sec, 6.49108/6.49108 sec, 14.7204/14.7204 sec, 9.21096/9.21096 sec, 12.541/12.541 sec, 12.041/12.041 sec, 5.19466/5.19466 sec, 55.2399/55.2399 sec, 114.241/114.241 sec, 122.214/122.214 sec, 19.2858/19.2858 sec )
[LOG] Total clause size reduction: 179114 --> 47113 (180 --> 5, 767 --> 65, 406 --> 14, 969 --> 99, 560 --> 24, 6930 --> 697, 864 --> 84, 28938 --> 4608, 60112 --> 9880, 44268 --> 7978, 10750 --> 1668, 5 --> 5, 42 --> 42, 14 --> 14, 38 --> 38, 15 --> 15, 629 --> 495, 54 --> 54, 4389 --> 3912, 9672 --> 8359, 7856 --> 7401, 1656 --> 1656 )
[LOG] Average clause size reduction: 30.3686 --> 7.98796 (45 --> 1.25, 54.7857 --> 4.64286, 50.75 --> 1.75, 53.8333 --> 5.5, 50.9091 --> 2.18182, 54.5669 --> 5.48819, 50.8235 --> 4.94118, 52.9031 --> 8.42413, 51.9551 --> 8.53933, 50.9413 --> 9.18067, 49.7685 --> 7.72222, 1.66667 --> 1.66667, 4.2 --> 4.2, 2 --> 2, 3.8 --> 3.8, 1.875 --> 1.875, 5.28571 --> 4.15966, 4.5 --> 4.5, 8.3125 --> 7.40909, 8.48421 --> 7.33246, 9.14552 --> 8.61583, 7.73832 --> 7.73832 )
[LOG] Overall execution time: 1000.08 sec CPU time.
[LOG] Overall execution time: 1005 sec real time.
Synthesis time: 1004.34 sec (Real time) / 969.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.61 sec (Real time) / 8.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 580.85 sec (Real time) / 579.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 10868 11 38 1 10809
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 304.72 sec CPU time.
[LOG] Relation determinization time: 306 sec real time.
[LOG] Final circuit size: 2436 new AND gates.
[LOG] Size before ABC: 5125 AND gates.
[LOG] Size after ABC: 2436 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 89.2954/89 sec (32.5624/33 sec, 7.78135/7 sec, 8.74645/9 sec, 0.989143/1 sec, 5.46848/6 sec, 14.8298/14 sec, 4.31793/5 sec, 2.11318/2 sec, 10.2946/10 sec, 0.122772/0 sec, 0.836462/1 sec, 1.08069/1 sec, 0.152104/0 sec )
[LOG] Nr of iterations: 2085 (183, 179, 184, 21, 141, 129, 111, 40, 71, 10, 8, 7, 9, 140, 168, 169, 18, 140, 117, 110, 39, 66, 9, 6, 5, 5 )
[LOG] Total clause computation time: 161.175/159 sec (0.823192/0.823192 sec, 0.25231/0.25231 sec, 0.503468/0.503468 sec, 0.600966/0.600966 sec, 0.293335/0.293335 sec, 4.60777/4.60777 sec, 0.29067/0.29067 sec, 0.619464/0.619464 sec, 6.2857/6.2857 sec, 0.019428/0.019428 sec, 0.72502/0.72502 sec, 0.525619/0.525619 sec, 0.013929/0.013929 sec, 26.1797/26.1797 sec, 0.924971/0.924971 sec, 1.77402/1.77402 sec, 46.7686/46.7686 sec, 0.762545/0.762545 sec, 0.640874/0.640874 sec, 0.676245/0.676245 sec, 1.81704/1.81704 sec, 1.98189/1.98189 sec, 0.542493/0.542493 sec, 0.956735/0.956735 sec, 0.906704/0.906704 sec, 61.6827/61.6827 sec )
[LOG] Total clause minimization time: 142.139/146 sec (31.6958/31.6958 sec, 7.47923/7.47923 sec, 8.17976/8.17976 sec, 0.379392/0.379392 sec, 5.12375/5.12375 sec, 10.1702/10.1702 sec, 3.97768/3.97768 sec, 1.47315/1.47315 sec, 3.96981/3.96981 sec, 0.098673/0.098673 sec, 0.107126/0.107126 sec, 0.551296/0.551296 sec, 0.133595/0.133595 sec, 23.637/23.637 sec, 11.4039/11.4039 sec, 6.18864/6.18864 sec, 0.742822/0.742822 sec, 7.7903/7.7903 sec, 3.78377/3.78377 sec, 3.82795/3.82795 sec, 5.45419/5.45419 sec, 2.91276/2.91276 sec, 0.950436/0.950436 sec, 0.498207/0.498207 sec, 0.654985/0.654985 sec, 0.954794/0.954794 sec )
[LOG] Total clause size reduction: 77267 --> 12554 (12558 --> 2110, 12104 --> 948, 12261 --> 1647, 1320 --> 94, 9100 --> 641, 8192 --> 606, 6930 --> 546, 2418 --> 232, 4270 --> 528, 540 --> 17, 413 --> 21, 348 --> 13, 456 --> 26, 1510 --> 1114, 852 --> 608, 1462 --> 1161, 80 --> 80, 641 --> 523, 506 --> 415, 546 --> 464, 232 --> 232, 480 --> 480, 17 --> 17, 13 --> 13, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 37.0585 --> 6.0211 (68.623 --> 11.5301, 67.6201 --> 5.29609, 66.6359 --> 8.95109, 62.8571 --> 4.47619, 64.539 --> 4.5461, 63.5039 --> 4.69767, 62.4324 --> 4.91892, 60.45 --> 5.8, 60.1408 --> 7.43662, 54 --> 1.7, 51.625 --> 2.625, 49.7143 --> 1.85714, 50.6667 --> 2.88889, 10.7857 --> 7.95714, 5.07143 --> 3.61905, 8.65089 --> 6.86982, 4.44444 --> 4.44444, 4.57857 --> 3.73571, 4.32479 --> 3.54701, 4.96364 --> 4.21818, 5.94872 --> 5.94872, 7.27273 --> 7.27273, 1.88889 --> 1.88889, 2.16667 --> 2.16667, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 304.726 sec CPU time.
[LOG] Overall execution time: 306 sec real time.
Synthesis time: 305.93 sec (Real time) / 300.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.19 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.13 sec (Real time) / 37.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 2850 13 43 1 2781
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 302.059 sec CPU time.
[LOG] Relation determinization time: 303 sec real time.
[LOG] Final circuit size: 2930 new AND gates.
[LOG] Size before ABC: 6341 AND gates.
[LOG] Size after ABC: 2930 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 97.0904/98 sec (32.589/33 sec, 6.78001/7 sec, 14.1473/14 sec, 3.53142/4 sec, 4.41809/4 sec, 6.13539/6 sec, 9.72528/10 sec, 4.13603/4 sec, 2.38668/2 sec, 11.6184/12 sec, 0.128264/0 sec, 0.091676/0 sec, 1.33944/2 sec, 0.063401/0 sec )
[LOG] Nr of iterations: 2397 (180, 177, 184, 27, 120, 160, 125, 99, 43, 68, 10, 8, 14, 6, 178, 167, 176, 25, 119, 158, 124, 98, 39, 66, 9, 7, 5, 5 )
[LOG] Total clause computation time: 149.463/149 sec (0.885692/0.885692 sec, 0.227748/0.227748 sec, 2.24423/2.24423 sec, 2.97031/2.97031 sec, 0.210893/0.210893 sec, 0.310653/0.310653 sec, 0.284484/0.284484 sec, 0.303021/0.303021 sec, 0.202972/0.202972 sec, 7.69205/7.69205 sec, 0.01615/0.01615 sec, 0.01279/0.01279 sec, 0.58525/0.58525 sec, 0.008998/0.008998 sec, 5.20978/5.20978 sec, 0.408997/0.408997 sec, 1.26546/1.26546 sec, 4.10692/4.10692 sec, 0.259277/0.259277 sec, 0.298122/0.298122 sec, 0.322346/0.322346 sec, 0.298633/0.298633 sec, 1.54088/1.54088 sec, 1.74527/1.74527 sec, 0.873244/0.873244 sec, 0.827705/0.827705 sec, 58.2785/58.2785 sec, 58.0726/58.0726 sec )
[LOG] Total clause minimization time: 150.845/153 sec (31.6577/31.6577 sec, 6.50066/6.50066 sec, 11.8375/11.8375 sec, 0.549285/0.549285 sec, 4.1601/4.1601 sec, 5.75545/5.75545 sec, 9.37988/9.37988 sec, 3.78068/3.78068 sec, 2.1593/2.1593 sec, 3.88536/3.88536 sec, 0.107254/0.107254 sec, 0.074824/0.074824 sec, 0.746227/0.746227 sec, 0.051527/0.051527 sec, 31.7416/31.7416 sec, 5.4277/5.4277 sec, 3.69807/3.69807 sec, 0.741846/0.741846 sec, 6.26916/6.26916 sec, 4.16783/4.16783 sec, 8.7115/8.7115 sec, 2.90345/2.90345 sec, 1.91248/1.91248 sec, 1.79635/1.79635 sec, 0.936836/0.936836 sec, 0.782453/0.782453 sec, 0.670294/0.670294 sec, 0.439508/0.439508 sec )
[LOG] Total clause size reduction: 95067 --> 14644 (13604 --> 2276, 13200 --> 1080, 13542 --> 1770, 1898 --> 122, 8568 --> 512, 11289 --> 712, 8680 --> 533, 6762 --> 460, 2856 --> 275, 4489 --> 479, 594 --> 17, 455 --> 13, 832 --> 45, 315 --> 9, 2257 --> 1578, 981 --> 671, 1669 --> 1298, 113 --> 113, 512 --> 425, 702 --> 614, 533 --> 471, 460 --> 415, 239 --> 239, 469 --> 469, 17 --> 17, 13 --> 13, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 39.6608 --> 6.1093 (75.5778 --> 12.6444, 74.5763 --> 6.10169, 73.5978 --> 9.61957, 70.2963 --> 4.51852, 71.4 --> 4.26667, 70.5563 --> 4.45, 69.44 --> 4.264, 68.303 --> 4.64646, 66.4186 --> 6.39535, 66.0147 --> 7.04412, 59.4 --> 1.7, 56.875 --> 1.625, 59.4286 --> 3.21429, 52.5 --> 1.5, 12.6798 --> 8.86517, 5.87425 --> 4.01796, 9.48295 --> 7.375, 4.52 --> 4.52, 4.30252 --> 3.57143, 4.44304 --> 3.88608, 4.29839 --> 3.79839, 4.69388 --> 4.23469, 6.12821 --> 6.12821, 7.10606 --> 7.10606, 1.88889 --> 1.88889, 1.85714 --> 1.85714, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 302.067 sec CPU time.
[LOG] Overall execution time: 303 sec real time.
Synthesis time: 303.28 sec (Real time) / 297.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.63 sec (Real time) / 1.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 146.45 sec (Real time) / 145.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 3401 15 47 1 3325
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 455.371 sec CPU time.
[LOG] Relation determinization time: 457 sec real time.
[LOG] Final circuit size: 3168 new AND gates.
[LOG] Size before ABC: 6600 AND gates.
[LOG] Size after ABC: 3168 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 139.128/140 sec (37.5678/38 sec, 10.5085/10 sec, 14.2413/15 sec, 1.9426/2 sec, 8.38138/8 sec, 7.12201/7 sec, 22.3338/23 sec, 5.92469/5 sec, 5.30598/6 sec, 3.36544/3 sec, 22.0014/22 sec, 0.118717/0 sec, 0.103819/0 sec, 0.132014/1 sec, 0.078839/0 sec )
[LOG] Nr of iterations: 2759 (216, 176, 226, 21, 183, 153, 97, 124, 93, 43, 85, 8, 8, 7, 6, 140, 165, 208, 19, 179, 146, 95, 122, 92, 41, 81, 7, 7, 6, 5 )
[LOG] Total clause computation time: 236.631/238 sec (1.24217/1.24217 sec, 0.424049/0.424049 sec, 0.817862/0.817862 sec, 1.49074/1.49074 sec, 0.541199/0.541199 sec, 0.479459/0.479459 sec, 3.33276/3.33276 sec, 0.408862/0.408862 sec, 0.268032/0.268032 sec, 0.41266/0.41266 sec, 15.2504/15.2504 sec, 0.020226/0.020226 sec, 0.015446/0.015446 sec, 0.051448/0.051448 sec, 0.01266/0.01266 sec, 7.25197/7.25197 sec, 0.575181/0.575181 sec, 7.04846/7.04846 sec, 3.43686/3.43686 sec, 0.54626/0.54626 sec, 0.528702/0.528702 sec, 0.441033/0.441033 sec, 0.495468/0.495468 sec, 4.24429/4.24429 sec, 2.98618/2.98618 sec, 2.86375/2.86375 sec, 176.871/176.871 sec, 1.3451/1.3451 sec, 1.38892/1.38892 sec, 1.83946/1.83946 sec )
[LOG] Total clause minimization time: 216.136/214 sec (36.2524/36.2524 sec, 10.018/10.018 sec, 13.3219/13.3219 sec, 0.440628/0.440628 sec, 7.75228/7.75228 sec, 6.56221/6.56221 sec, 18.9441/18.9441 sec, 5.43877/5.43877 sec, 4.97588/4.97588 sec, 2.92189/2.92189 sec, 6.68592/6.68592 sec, 0.092953/0.092953 sec, 0.083021/0.083021 sec, 0.075776/0.075776 sec, 0.062069/0.062069 sec, 38.7558/38.7558 sec, 10.1008/10.1008 sec, 5.93062/5.93062 sec, 1.0263/1.0263 sec, 6.22079/6.22079 sec, 12.3676/12.3676 sec, 4.43419/4.43419 sec, 3.43788/3.43788 sec, 3.3013/3.3013 sec, 2.65938/2.65938 sec, 9.41349/9.41349 sec, 1.18668/1.18668 sec, 1.01059/1.01059 sec, 1.10495/1.10495 sec, 1.55774/1.55774 sec )
[LOG] Total clause size reduction: 122451 --> 16422 (18060 --> 2885, 14525 --> 874, 18450 --> 2247, 1620 --> 90, 14560 --> 739, 12008 --> 672, 7488 --> 443, 9471 --> 549, 6992 --> 415, 3150 --> 275, 6216 --> 587, 511 --> 13, 504 --> 13, 426 --> 11, 350 --> 9, 1676 --> 1209, 769 --> 605, 2011 --> 1548, 83 --> 83, 714 --> 587, 615 --> 501, 434 --> 370, 539 --> 467, 415 --> 366, 263 --> 263, 555 --> 555, 13 --> 13, 13 --> 13, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 44.3824 --> 5.95216 (83.6111 --> 13.3565, 82.5284 --> 4.96591, 81.6372 --> 9.94248, 77.1429 --> 4.28571, 79.5628 --> 4.03825, 78.4837 --> 4.39216, 77.1959 --> 4.56701, 76.379 --> 4.42742, 75.1828 --> 4.46237, 73.2558 --> 6.39535, 73.1294 --> 6.90588, 63.875 --> 1.625, 63 --> 1.625, 60.8571 --> 1.57143, 58.3333 --> 1.5, 11.9714 --> 8.63571, 4.66061 --> 3.66667, 9.66827 --> 7.44231, 4.36842 --> 4.36842, 3.98883 --> 3.27933, 4.21233 --> 3.43151, 4.56842 --> 3.89474, 4.41803 --> 3.82787, 4.51087 --> 3.97826, 6.41463 --> 6.41463, 6.85185 --> 6.85185, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 455.381 sec CPU time.
[LOG] Overall execution time: 457 sec real time.
Synthesis time: 456.98 sec (Real time) / 448.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.80 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.11 sec (Real time) / 78.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 3701 17 52 1 3617
=====================  amba8c7y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9921.74 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1019.23 sec CPU time.
[LOG] Relation determinization time: 1023 sec real time.
[LOG] Final circuit size: 4775 new AND gates.
[LOG] Size before ABC: 11257 AND gates.
[LOG] Size after ABC: 4775 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 307.181/308 sec (92.4304/93 sec, 17.138/17 sec, 11.8602/12 sec, 6.02153/6 sec, 8.78511/9 sec, 27.907/28 sec, 9.39015/9 sec, 7.69204/8 sec, 9.69461/10 sec, 9.98644/10 sec, 37.1518/37 sec, 7.36495/7 sec, 50.6692/51 sec, 0.194125/0 sec, 2.65972/3 sec, 4.43229/4 sec, 3.72966/4 sec, 0.073872/0 sec )
[LOG] Nr of iterations: 4634 (233, 308, 224, 42, 204, 173, 188, 169, 203, 178, 211, 71, 118, 12, 10, 16, 14, 6, 181, 300, 215, 41, 202, 170, 185, 165, 197, 177, 201, 70, 104, 11, 9, 11, 10, 5 )
[LOG] Total clause computation time: 196.101/193 sec (2.35866/2.35866 sec, 0.689489/0.689489 sec, 1.55615/1.55615 sec, 5.60738/5.60738 sec, 0.66398/0.66398 sec, 0.574491/0.574491 sec, 0.785535/0.785535 sec, 0.623229/0.623229 sec, 0.73586/0.73586 sec, 0.689065/0.689065 sec, 0.821159/0.821159 sec, 3.0742/3.0742 sec, 42.4266/42.4266 sec, 0.063229/0.063229 sec, 2.53459/2.53459 sec, 0.352351/0.352351 sec, 1.89343/1.89343 sec, 0.020406/0.020406 sec, 41.0451/41.0451 sec, 1.16782/1.16782 sec, 5.1595/5.1595 sec, 14.9322/14.9322 sec, 0.735673/0.735673 sec, 0.736059/0.736059 sec, 0.71852/0.71852 sec, 0.912098/0.912098 sec, 0.883803/0.883803 sec, 1.00558/1.00558 sec, 1.05612/1.05612 sec, 7.08065/7.08065 sec, 7.51735/7.51735 sec, 36.6887/36.6887 sec, 2.65191/2.65191 sec, 1.87891/1.87891 sec, 3.29915/3.29915 sec, 3.16185/3.16185 sec )
[LOG] Total clause minimization time: 818.03/824 sec (90.0095/90.0095 sec, 16.3533/16.3533 sec, 10.2131/10.2131 sec, 0.397516/0.397516 sec, 8.03796/8.03796 sec, 27.2479/27.2479 sec, 8.50437/8.50437 sec, 6.97747/6.97747 sec, 8.84042/8.84042 sec, 9.17897/9.17897 sec, 36.1759/36.1759 sec, 4.23106/4.23106 sec, 8.13248/8.13248 sec, 0.122972/0.122972 sec, 0.11575/0.11575 sec, 4.06683/4.06683 sec, 1.82443/1.82443 sec, 0.048698/0.048698 sec, 58.9009/58.9009 sec, 28.657/28.657 sec, 8.08389/8.08389 sec, 2.57066/2.57066 sec, 17.5716/17.5716 sec, 9.02088/9.02088 sec, 8.51953/8.51953 sec, 43.9268/43.9268 sec, 10.6513/10.6513 sec, 9.46794/9.46794 sec, 9.917/9.917 sec, 6.55514/6.55514 sec, 4.83802/4.83802 sec, 3.9703/3.9703 sec, 2.0967/2.0967 sec, 348.267/348.267 sec, 2.67753/2.67753 sec, 1.85934/1.85934 sec )
[LOG] Total clause size reduction: 237113 --> 26911 (23200 --> 3575, 30393 --> 1621, 21854 --> 2694, 3977 --> 188, 19488 --> 798, 16340 --> 789, 17578 --> 835, 15624 --> 786, 18584 --> 980, 16107 --> 861, 18900 --> 1070, 6230 --> 468, 10296 --> 866, 957 --> 21, 774 --> 22, 1275 --> 36, 1092 --> 35, 415 --> 9, 2563 --> 1935, 1541 --> 1081, 2559 --> 1945, 188 --> 188, 788 --> 615, 763 --> 653, 815 --> 639, 752 --> 617, 924 --> 748, 861 --> 706, 976 --> 831, 468 --> 468, 739 --> 739, 21 --> 21, 22 --> 22, 21 --> 21, 19 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 51.1681 --> 5.80729 (99.5708 --> 15.3433, 98.6786 --> 5.26299, 97.5625 --> 12.0268, 94.6905 --> 4.47619, 95.5294 --> 3.91176, 94.4509 --> 4.56069, 93.5 --> 4.44149, 92.4497 --> 4.65089, 91.5468 --> 4.82759, 90.4888 --> 4.83708, 89.5735 --> 5.07109, 87.7465 --> 6.59155, 87.2542 --> 7.33898, 79.75 --> 1.75, 77.4 --> 2.2, 79.6875 --> 2.25, 78 --> 2.5, 69.1667 --> 1.5, 14.1602 --> 10.6906, 5.13667 --> 3.60333, 11.9023 --> 9.04651, 4.58537 --> 4.58537, 3.90099 --> 3.04455, 4.48824 --> 3.84118, 4.40541 --> 3.45405, 4.55758 --> 3.73939, 4.69036 --> 3.79695, 4.86441 --> 3.9887, 4.85572 --> 4.13433, 6.68571 --> 6.68571, 7.10577 --> 7.10577, 1.90909 --> 1.90909, 2.44444 --> 2.44444, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.8 --> 1.8 )
[LOG] Overall execution time: 1019.25 sec CPU time.
[LOG] Overall execution time: 1023 sec real time.
Synthesis time: 1022.57 sec (Real time) / 1003.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.61 sec (Real time) / 3.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 151.69 sec (Real time) / 151.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 5458 21 61 1 5358
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 601.124 sec CPU time.
[LOG] Relation determinization time: 604 sec real time.
[LOG] Final circuit size: 5370 new AND gates.
[LOG] Size before ABC: 11640 AND gates.
[LOG] Size after ABC: 5370 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 288.228/289 sec (78.5342/79 sec, 12.3928/12 sec, 11.433/12 sec, 5.24549/5 sec, 13.8171/14 sec, 24.0528/24 sec, 7.53496/7 sec, 7.07498/7 sec, 8.2183/9 sec, 18.031/18 sec, 7.32893/7 sec, 7.25309/7 sec, 10.0644/10 sec, 50.9335/51 sec, 0.197652/1 sec, 2.41109/2 sec, 19.8036/20 sec, 3.84706/4 sec, 0.053417/0 sec )
[LOG] Nr of iterations: 4431 (185, 231, 223, 40, 150, 164, 159, 166, 168, 132, 152, 139, 88, 191, 17, 10, 10, 9, 5, 180, 227, 219, 39, 148, 162, 157, 164, 165, 128, 147, 134, 87, 189, 16, 9, 9, 8, 4 )
[LOG] Total clause computation time: 171.104/176 sec (2.57467/2.57467 sec, 0.457322/0.457322 sec, 1.27929/1.27929 sec, 4.78869/4.78869 sec, 6.98762/6.98762 sec, 0.534509/0.534509 sec, 0.537811/0.537811 sec, 0.595584/0.595584 sec, 0.567758/0.567758 sec, 0.505246/0.505246 sec, 0.485449/0.485449 sec, 0.621/0.621 sec, 2.56493/2.56493 sec, 38.8329/38.8329 sec, 0.050777/0.050777 sec, 2.30935/2.30935 sec, 1.98074/1.98074 sec, 1.49552/1.49552 sec, 0.013401/0.013401 sec, 27.6479/27.6479 sec, 0.988723/0.988723 sec, 17.7881/17.7881 sec, 7.15664/7.15664 sec, 0.628873/0.628873 sec, 0.660484/0.660484 sec, 0.856013/0.856013 sec, 0.766619/0.766619 sec, 0.77222/0.77222 sec, 0.693779/0.693779 sec, 0.807215/0.807215 sec, 0.929834/0.929834 sec, 5.62808/5.62808 sec, 20.7824/20.7824 sec, 2.48049/2.48049 sec, 2.78827/2.78827 sec, 3.4203/3.4203 sec, 4.74445/4.74445 sec, 4.38093/4.38093 sec )
[LOG] Total clause minimization time: 424.376/420 sec (75.901/75.901 sec, 11.861/11.861 sec, 10.0638/10.0638 sec, 0.439187/0.439187 sec, 6.75784/6.75784 sec, 23.4282/23.4282 sec, 6.90288/6.90288 sec, 6.37779/6.37779 sec, 7.53592/7.53592 sec, 17.428/17.428 sec, 6.73491/6.73491 sec, 6.52223/6.52223 sec, 7.42122/7.42122 sec, 11.9085/11.9085 sec, 0.13671/0.13671 sec, 0.093088/0.093088 sec, 17.8145/17.8145 sec, 2.34405/2.34405 sec, 0.035278/0.035278 sec, 43.0933/43.0933 sec, 21.8401/21.8401 sec, 8.51926/8.51926 sec, 3.43244/3.43244 sec, 18.7129/18.7129 sec, 9.29903/9.29903 sec, 16.1899/16.1899 sec, 9.37068/9.37068 sec, 10.2158/10.2158 sec, 8.46053/8.46053 sec, 8.20046/8.20046 sec, 19.464/19.464 sec, 7.14266/7.14266 sec, 7.46649/7.46649 sec, 3.12442/3.12442 sec, 2.36868/2.36868 sec, 3.0455/3.0455 sec, 3.11554/3.11554 sec, 1.60832/1.60832 sec )
[LOG] Total clause size reduction: 237841 --> 26410 (19688 --> 2819, 24380 --> 1266, 23310 --> 2696, 4056 --> 186, 15347 --> 656, 16626 --> 726, 15958 --> 691, 16500 --> 773, 16533 --> 828, 12838 --> 659, 14647 --> 756, 13248 --> 624, 8265 --> 569, 17860 --> 1432, 1488 --> 31, 828 --> 19, 819 --> 17, 720 --> 15, 356 --> 7, 2724 --> 1872, 1230 --> 925, 2640 --> 1951, 186 --> 186, 645 --> 563, 714 --> 593, 678 --> 568, 762 --> 645, 802 --> 659, 620 --> 496, 716 --> 602, 582 --> 510, 569 --> 567, 1417 --> 1414, 31 --> 31, 19 --> 19, 17 --> 17, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 53.6766 --> 5.96028 (106.422 --> 15.2378, 105.541 --> 5.48052, 104.529 --> 12.0897, 101.4 --> 4.65, 102.313 --> 4.37333, 101.378 --> 4.42683, 100.365 --> 4.34591, 99.3976 --> 4.65663, 98.4107 --> 4.92857, 97.2576 --> 4.99242, 96.3618 --> 4.97368, 95.3094 --> 4.48921, 93.9205 --> 6.46591, 93.5079 --> 7.49738, 87.5294 --> 1.82353, 82.8 --> 1.9, 81.9 --> 1.7, 80 --> 1.66667, 71.2 --> 1.4, 15.1333 --> 10.4, 5.4185 --> 4.07489, 12.0548 --> 8.90868, 4.76923 --> 4.76923, 4.35811 --> 3.80405, 4.40741 --> 3.66049, 4.31847 --> 3.61783, 4.64634 --> 3.93293, 4.86061 --> 3.99394, 4.84375 --> 3.875, 4.87075 --> 4.09524, 4.34328 --> 3.80597, 6.54023 --> 6.51724, 7.49735 --> 7.48148, 1.9375 --> 1.9375, 2.11111 --> 2.11111, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 601.138 sec CPU time.
[LOG] Overall execution time: 604 sec real time.
Synthesis time: 603.37 sec (Real time) / 584.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.00 sec (Real time) / 3.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 737.15 sec (Real time) / 735.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 6107 23 65 1 6000
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 32.6931 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 1219 new AND gates.
[LOG] Size before ABC: 2258 AND gates.
[LOG] Size after ABC: 1217 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.8175/15 sec (0.064965/0 sec, 0.030061/0 sec, 0.286411/0 sec, 0.013849/0 sec, 0.403548/1 sec, 0.019912/0 sec, 2.35348/2 sec, 11.6453/12 sec )
[LOG] Nr of iterations: 737 (6, 6, 15, 15, 11, 16, 257, 61, 5, 4, 5, 7, 8, 10, 251, 60 )
[LOG] Total clause computation time: 16.0965/15 sec (0.032094/0.032094 sec, 0.022736/0.022736 sec, 0.247846/0.247846 sec, 0.002797/0.002797 sec, 0.014677/0.014677 sec, 0.003689/0.003689 sec, 0.681249/0.681249 sec, 3.55467/3.55467 sec, 1.74498/1.74498 sec, 2.88914/2.88914 sec, 0.055463/0.055463 sec, 0.059611/0.059611 sec, 0.058154/0.058154 sec, 0.120301/0.120301 sec, 0.35745/0.35745 sec, 6.25168/6.25168 sec )
[LOG] Total clause minimization time: 16.4387/18 sec (0.032513/0.032513 sec, 0.006789/0.006789 sec, 0.037635/0.037635 sec, 0.010371/0.010371 sec, 0.388164/0.388164 sec, 0.015347/0.015347 sec, 1.65586/1.65586 sec, 8.0832/8.0832 sec, 0.94487/0.94487 sec, 0.027654/0.027654 sec, 0.521095/0.521095 sec, 2.76359/2.76359 sec, 0.131938/0.131938 sec, 0.113727/0.113727 sec, 1.24009/1.24009 sec, 0.465831/0.465831 sec )
[LOG] Total clause size reduction: 17681 --> 4832 (230 --> 9, 225 --> 21, 616 --> 61, 602 --> 41, 420 --> 26, 615 --> 65, 10240 --> 2003, 2340 --> 348, 9 --> 9, 16 --> 16, 12 --> 12, 13 --> 13, 18 --> 15, 36 --> 36, 1941 --> 1809, 348 --> 348 )
[LOG] Average clause size reduction: 23.9905 --> 6.55631 (38.3333 --> 1.5, 37.5 --> 3.5, 41.0667 --> 4.06667, 40.1333 --> 2.73333, 38.1818 --> 2.36364, 38.4375 --> 4.0625, 39.8444 --> 7.79377, 38.3607 --> 5.70492, 1.8 --> 1.8, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 2.25 --> 1.875, 3.6 --> 3.6, 7.73307 --> 7.20717, 5.8 --> 5.8 )
[LOG] Overall execution time: 32.6961 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.11 sec (Real time) / 32.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.52 sec (Real time) / 7.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1452 7 31 1 1408
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 48.7266 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1208 new AND gates.
[LOG] Size before ABC: 2334 AND gates.
[LOG] Size after ABC: 1207 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.8228/14 sec (0.084618/0 sec, 2.16739/2 sec, 0.004939/1 sec, 0.655634/0 sec, 0.005014/0 sec, 1.18453/1 sec, 1.7625/2 sec, 4.58458/5 sec, 2.99455/3 sec, 0.379015/0 sec )
[LOG] Nr of iterations: 1030 (8, 11, 5, 43, 5, 150, 41, 140, 95, 31, 7, 10, 4, 41, 4, 149, 27, 139, 91, 29 )
[LOG] Total clause computation time: 24.4212/23 sec (0.040281/0.040281 sec, 2.14739/2.14739 sec, 0.001345/0.001345 sec, 0.045421/0.045421 sec, 0.001461/0.001461 sec, 0.078808/0.078808 sec, 1.52395/1.52395 sec, 0.099119/0.099119 sec, 2.14328/2.14328 sec, 0.122312/0.122312 sec, 7.56509/7.56509 sec, 0.830789/0.830789 sec, 0.133355/0.133355 sec, 0.191292/0.191292 sec, 0.196661/0.196661 sec, 0.150828/0.150828 sec, 0.211924/0.211924 sec, 0.167975/0.167975 sec, 3.19332/3.19332 sec, 5.57661/5.57661 sec )
[LOG] Total clause minimization time: 23.9745/26 sec (0.043704/0.043704 sec, 0.019136/0.019136 sec, 0.003202/0.003202 sec, 0.606218/0.606218 sec, 0.003066/0.003066 sec, 1.09352/1.09352 sec, 0.233327/0.233327 sec, 4.46684/4.46684 sec, 0.832599/0.832599 sec, 0.249401/0.249401 sec, 8.17175/8.17175 sec, 0.701201/0.701201 sec, 0.156034/0.156034 sec, 0.35049/0.35049 sec, 1.0327/1.0327 sec, 0.775363/0.775363 sec, 0.293875/0.293875 sec, 0.794245/0.794245 sec, 3.88261/3.88261 sec, 0.2652/0.2652 sec )
[LOG] Total clause size reduction: 27918 --> 4996 (385 --> 13, 540 --> 43, 212 --> 7, 2184 --> 227, 204 --> 7, 7450 --> 729, 1960 --> 236, 6672 --> 639, 4418 --> 569, 1380 --> 192, 13 --> 13, 43 --> 43, 7 --> 7, 218 --> 195, 7 --> 7, 729 --> 632, 138 --> 133, 639 --> 589, 538 --> 534, 181 --> 181 )
[LOG] Average clause size reduction: 27.1049 --> 4.85049 (48.125 --> 1.625, 49.0909 --> 3.90909, 42.4 --> 1.4, 50.7907 --> 5.27907, 40.8 --> 1.4, 49.6667 --> 4.86, 47.8049 --> 5.7561, 47.6571 --> 4.56429, 46.5053 --> 5.98947, 44.5161 --> 6.19355, 1.85714 --> 1.85714, 4.3 --> 4.3, 1.75 --> 1.75, 5.31707 --> 4.7561, 1.75 --> 1.75, 4.89262 --> 4.24161, 5.11111 --> 4.92593, 4.59712 --> 4.23741, 5.91209 --> 5.86813, 6.24138 --> 6.24138 )
[LOG] Overall execution time: 48.7305 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.19 sec (Real time) / 48.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1493 9 36 1 1439
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 3838.28 sec CPU time.
[LOG] Relation determinization time: 3849 sec real time.
[LOG] Final circuit size: 16481 new AND gates.
[LOG] Size before ABC: 35667 AND gates.
[LOG] Size after ABC: 16480 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 2045.88/2050 sec (0.346904/1 sec, 17.2546/17 sec, 0.014027/0 sec, 28.6891/29 sec, 0.111547/0 sec, 2.70772/3 sec, 0.227884/0 sec, 44.6935/45 sec, 336.069/336 sec, 805.635/807 sec, 810.134/812 sec )
[LOG] Nr of iterations: 8364 (5, 9, 4, 15, 11, 31, 14, 1020, 1063, 1658, 407, 3, 8, 3, 13, 7, 15, 10, 1002, 1029, 1636, 401 )
[LOG] Total clause computation time: 1692.26/1712 sec (0.169414/0.169414 sec, 17.2187/17.2187 sec, 0.008363/0.008363 sec, 1.41139/1.41139 sec, 0.034729/0.034729 sec, 0.369128/0.369128 sec, 0.044238/0.044238 sec, 4.72123/4.72123 sec, 8.66607/8.66607 sec, 311.104/311.104 sec, 754.003/754.003 sec, 109.389/109.389 sec, 105.34/105.34 sec, 44.0996/44.0996 sec, 30.9916/30.9916 sec, 33.3953/33.3953 sec, 34.236/34.236 sec, 53.5141/53.5141 sec, 25.3245/25.3245 sec, 26.9227/26.9227 sec, 50.7005/50.7005 sec, 80.5921/80.5921 sec )
[LOG] Total clause minimization time: 2135.54/2127 sec (0.176273/0.176273 sec, 0.033811/0.033811 sec, 0.004701/0.004701 sec, 27.2733/27.2733 sec, 0.073909/0.073909 sec, 2.32983/2.32983 sec, 0.178744/0.178744 sec, 39.6105/39.6105 sec, 326.591/326.591 sec, 492.835/492.835 sec, 55.4599/55.4599 sec, 58.32/58.32 sec, 9.07357/9.07357 sec, 48.4426/48.4426 sec, 31.5368/31.5368 sec, 49.495/49.495 sec, 27.2471/27.2471 sec, 15.7051/15.7051 sec, 208.517/208.517 sec, 274.221/274.221 sec, 368.244/368.244 sec, 100.172/100.172 sec )
[LOG] Total clause size reduction: 275410 --> 76807 (256 --> 9, 504 --> 34, 186 --> 6, 854 --> 48, 600 --> 28, 1770 --> 101, 754 --> 67, 58083 --> 9259, 59472 --> 10413, 91135 --> 17492, 21924 --> 3683, 5 --> 5, 34 --> 34, 6 --> 6, 43 --> 42, 13 --> 13, 33 --> 25, 44 --> 44, 9002 --> 7858, 9924 --> 8022, 17154 --> 16004, 3614 --> 3614 )
[LOG] Average clause size reduction: 32.928 --> 9.18305 (51.2 --> 1.8, 56 --> 3.77778, 46.5 --> 1.5, 56.9333 --> 3.2, 54.5455 --> 2.54545, 57.0968 --> 3.25806, 53.8571 --> 4.78571, 56.9441 --> 9.07745, 55.9473 --> 9.79586, 54.9668 --> 10.5501, 53.8673 --> 9.04914, 1.66667 --> 1.66667, 4.25 --> 4.25, 2 --> 2, 3.30769 --> 3.23077, 1.85714 --> 1.85714, 2.2 --> 1.66667, 4.4 --> 4.4, 8.98403 --> 7.84232, 9.64431 --> 7.79592, 10.4853 --> 9.7824, 9.01247 --> 9.01247 )
[LOG] Overall execution time: 3838.29 sec CPU time.
[LOG] Overall execution time: 3849 sec real time.
Synthesis time: 3848.15 sec (Real time) / 3746.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.57 sec (Real time) / 10.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1802.02 sec (Real time) / 1798.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 16830 11 42 1 16767
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 218.424 sec CPU time.
[LOG] Relation determinization time: 220 sec real time.
[LOG] Final circuit size: 2933 new AND gates.
[LOG] Size before ABC: 6265 AND gates.
[LOG] Size after ABC: 2933 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 97.8091/98 sec (26.392/26 sec, 5.76536/6 sec, 12.0085/12 sec, 2.56924/3 sec, 5.59339/5 sec, 11.5157/12 sec, 17.9169/18 sec, 2.13098/2 sec, 12.6787/12 sec, 0.075709/1 sec, 0.466833/0 sec, 0.663455/1 sec, 0.03242/0 sec )
[LOG] Nr of iterations: 2660 (194, 274, 186, 21, 178, 193, 230, 39, 73, 8, 9, 7, 4, 139, 251, 158, 20, 171, 188, 197, 34, 64, 7, 7, 5, 3 )
[LOG] Total clause computation time: 43.2364/50 sec (0.749439/0.749439 sec, 0.275935/0.275935 sec, 3.0303/3.0303 sec, 2.27169/2.27169 sec, 0.31942/0.31942 sec, 0.423681/0.423681 sec, 0.464261/0.464261 sec, 0.623157/0.623157 sec, 9.01649/9.01649 sec, 0.016595/0.016595 sec, 0.351196/0.351196 sec, 0.305177/0.305177 sec, 0.006492/0.006492 sec, 4.6525/4.6525 sec, 0.428123/0.428123 sec, 1.12517/1.12517 sec, 6.62822/6.62822 sec, 1.96396/1.96396 sec, 0.293868/0.293868 sec, 0.376867/0.376867 sec, 6.59571/6.59571 sec, 1.14287/1.14287 sec, 0.404295/0.404295 sec, 0.597657/0.597657 sec, 0.631164/0.631164 sec, 0.542224/0.542224 sec )
[LOG] Total clause minimization time: 173.529/166 sec (25.5999/25.5999 sec, 5.4181/5.4181 sec, 8.91001/8.91001 sec, 0.287894/0.287894 sec, 5.20201/5.20201 sec, 11.0051/11.0051 sec, 17.3328/17.3328 sec, 1.48335/1.48335 sec, 3.61509/3.61509 sec, 0.055073/0.055073 sec, 0.109919/0.109919 sec, 0.353935/0.353935 sec, 0.02313/0.02313 sec, 28.7412/28.7412 sec, 5.15015/5.15015 sec, 8.86814/8.86814 sec, 0.574782/0.574782 sec, 4.48488/4.48488 sec, 35.5443/35.5443 sec, 4.73006/4.73006 sec, 1.44648/1.44648 sec, 2.26717/2.26717 sec, 0.65849/0.65849 sec, 0.596261/0.596261 sec, 0.588791/0.588791 sec, 0.482142/0.482142 sec )
[LOG] Total clause size reduction: 105433 --> 16369 (14089 --> 2610, 19656 --> 1732, 13135 --> 1674, 1400 --> 91, 12213 --> 823, 13056 --> 903, 15343 --> 1432, 2508 --> 236, 4680 --> 551, 448 --> 13, 504 --> 20, 372 --> 14, 183 --> 5, 1675 --> 1298, 1455 --> 1014, 1270 --> 1057, 91 --> 91, 771 --> 625, 867 --> 689, 1014 --> 789, 199 --> 198, 461 --> 461, 13 --> 13, 16 --> 16, 9 --> 9, 5 --> 5 )
[LOG] Average clause size reduction: 39.6365 --> 6.15376 (72.6237 --> 13.4536, 71.7372 --> 6.32117, 70.6183 --> 9, 66.6667 --> 4.33333, 68.6124 --> 4.6236, 67.6477 --> 4.67876, 66.7087 --> 6.22609, 64.3077 --> 6.05128, 64.1096 --> 7.54795, 56 --> 1.625, 56 --> 2.22222, 53.1429 --> 2, 45.75 --> 1.25, 12.0504 --> 9.33813, 5.79681 --> 4.03984, 8.03797 --> 6.68987, 4.55 --> 4.55, 4.50877 --> 3.65497, 4.6117 --> 3.66489, 5.14721 --> 4.00508, 5.85294 --> 5.82353, 7.20312 --> 7.20312, 1.85714 --> 1.85714, 2.28571 --> 2.28571, 1.8 --> 1.8, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 218.431 sec CPU time.
[LOG] Overall execution time: 220 sec real time.
Synthesis time: 219.40 sec (Real time) / 214.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 104.60 sec (Real time) / 104.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 3350 13 47 1 3277
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 386.882 sec CPU time.
[LOG] Relation determinization time: 389 sec real time.
[LOG] Final circuit size: 3290 new AND gates.
[LOG] Size before ABC: 7333 AND gates.
[LOG] Size after ABC: 3290 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 171.235/172 sec (23.323/24 sec, 5.04818/5 sec, 15.9569/16 sec, 10.829/11 sec, 11.101/11 sec, 21.361/21 sec, 10.1087/10 sec, 50.3214/51 sec, 2.68486/3 sec, 19.0353/19 sec, 0.08471/0 sec, 0.071632/0 sec, 1.22448/1 sec, 0.085142/0 sec )
[LOG] Nr of iterations: 3467 (159, 228, 395, 23, 328, 330, 214, 202, 41, 89, 7, 7, 10, 7, 155, 148, 193, 20, 197, 190, 212, 166, 40, 85, 6, 6, 5, 4 )
[LOG] Total clause computation time: 161.547/167 sec (0.801976/0.801976 sec, 0.318709/0.318709 sec, 1.07596/1.07596 sec, 0.331018/0.331018 sec, 0.555142/0.555142 sec, 7.00136/7.00136 sec, 0.526731/0.526731 sec, 0.512685/0.512685 sec, 0.782187/0.782187 sec, 12.9766/12.9766 sec, 0.017613/0.017613 sec, 0.01379/0.01379 sec, 0.590006/0.590006 sec, 0.014871/0.014871 sec, 5.29936/5.29936 sec, 0.428928/0.428928 sec, 1.54239/1.54239 sec, 12.5462/12.5462 sec, 0.45844/0.45844 sec, 0.441899/0.441899 sec, 0.531811/0.531811 sec, 0.474469/0.474469 sec, 1.04956/1.04956 sec, 1.7042/1.7042 sec, 0.827959/0.827959 sec, 73.3864/73.3864 sec, 36.761/36.761 sec, 0.576056/0.576056 sec )
[LOG] Total clause minimization time: 222.882/218 sec (22.4832/22.4832 sec, 4.66916/4.66916 sec, 14.7399/14.7399 sec, 10.4863/10.4863 sec, 10.3963/10.3963 sec, 14.1773/14.1773 sec, 9.44249/9.44249 sec, 49.6677/49.6677 sec, 1.87161/1.87161 sec, 5.98741/5.98741 sec, 0.062862/0.062862 sec, 0.053605/0.053605 sec, 0.626819/0.626819 sec, 0.065298/0.065298 sec, 23.6036/23.6036 sec, 8.03161/8.03161 sec, 15.0378/15.0378 sec, 0.546214/0.546214 sec, 4.16765/4.16765 sec, 3.18745/3.18745 sec, 13.699/13.699 sec, 3.4796/3.4796 sec, 1.51806/1.51806 sec, 2.22796/2.22796 sec, 0.746472/0.746472 sec, 0.669403/0.669403 sec, 0.568465/0.568465 sec, 0.669072/0.669072 sec )
[LOG] Total clause size reduction: 165103 --> 25532 (12798 --> 2059, 18160 --> 1532, 31126 --> 5579, 1716 --> 111, 25179 --> 2748, 25004 --> 2853, 15975 --> 1036, 14874 --> 1270, 2920 --> 244, 6336 --> 707, 426 --> 11, 420 --> 11, 621 --> 24, 408 --> 14, 2005 --> 1421, 693 --> 528, 1804 --> 1544, 91 --> 91, 904 --> 722, 873 --> 666, 1026 --> 810, 795 --> 605, 244 --> 241, 667 --> 667, 11 --> 11, 11 --> 11, 9 --> 9, 7 --> 7 )
[LOG] Average clause size reduction: 47.6213 --> 7.36429 (80.4906 --> 12.9497, 79.6491 --> 6.7193, 78.8 --> 14.1241, 74.6087 --> 4.82609, 76.7652 --> 8.37805, 75.7697 --> 8.64545, 74.6495 --> 4.84112, 73.6337 --> 6.28713, 71.2195 --> 5.95122, 71.191 --> 7.94382, 60.8571 --> 1.57143, 60 --> 1.57143, 62.1 --> 2.4, 58.2857 --> 2, 12.9355 --> 9.16774, 4.68243 --> 3.56757, 9.34715 --> 8, 4.55 --> 4.55, 4.58883 --> 3.66497, 4.59474 --> 3.50526, 4.83962 --> 3.82075, 4.78916 --> 3.64458, 6.1 --> 6.025, 7.84706 --> 7.84706, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.8 --> 1.8, 1.75 --> 1.75 )
[LOG] Overall execution time: 386.889 sec CPU time.
[LOG] Overall execution time: 389 sec real time.
Synthesis time: 388.92 sec (Real time) / 381.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.71 sec (Real time) / 1.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 70.68 sec (Real time) / 70.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 3762 15 52 1 3681
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 347.85 sec CPU time.
[LOG] Relation determinization time: 350 sec real time.
[LOG] Final circuit size: 4291 new AND gates.
[LOG] Size before ABC: 9583 AND gates.
[LOG] Size after ABC: 4291 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 194.672/195 sec (27.3497/28 sec, 10.8299/11 sec, 18.2375/18 sec, 4.71607/5 sec, 9.24832/9 sec, 9.96577/10 sec, 42.5819/42 sec, 14.1839/15 sec, 28.3041/28 sec, 3.71953/4 sec, 24.9757/25 sec, 0.133099/0 sec, 0.135701/0 sec, 0.093326/0 sec, 0.197321/0 sec )
[LOG] Nr of iterations: 4039 (143, 327, 281, 26, 229, 223, 202, 225, 277, 63, 92, 8, 9, 7, 8, 128, 250, 260, 24, 214, 220, 197, 219, 241, 61, 81, 6, 7, 6, 5 )
[LOG] Total clause computation time: 74.5805/79 sec (0.94788/0.94788 sec, 0.445806/0.445806 sec, 2.45788/2.45788 sec, 4.2276/4.2276 sec, 0.491994/0.491994 sec, 0.569281/0.569281 sec, 0.608967/0.608967 sec, 0.609497/0.609497 sec, 0.756734/0.756734 sec, 0.353081/0.353081 sec, 17.3899/17.3899 sec, 0.02338/0.02338 sec, 0.022336/0.022336 sec, 0.01703/0.01703 sec, 0.019056/0.019056 sec, 7.08891/7.08891 sec, 0.683248/0.683248 sec, 15.4494/15.4494 sec, 2.68388/2.68388 sec, 0.571206/0.571206 sec, 0.647737/0.647737 sec, 0.68848/0.68848 sec, 0.695459/0.695459 sec, 0.859856/0.859856 sec, 2.30148/2.30148 sec, 8.3992/8.3992 sec, 1.26163/1.26163 sec, 1.60294/1.60294 sec, 1.25184/1.25184 sec, 1.45484/1.45484 sec )
[LOG] Total clause minimization time: 269.588/267 sec (26.3562/26.3562 sec, 10.2762/10.2762 sec, 15.6529/15.6529 sec, 0.47326/0.47326 sec, 8.63052/8.63052 sec, 9.25675/9.25675 sec, 41.8311/41.8311 sec, 13.4019/13.4019 sec, 27.3179/27.3179 sec, 3.30971/3.30971 sec, 7.49621/7.49621 sec, 0.102796/0.102796 sec, 0.106403/0.106403 sec, 0.070744/0.070744 sec, 0.171679/0.171679 sec, 36.8164/36.8164 sec, 9.94175/9.94175 sec, 9.24546/9.24546 sec, 1.13272/1.13272 sec, 4.8792/4.8792 sec, 5.01772/5.01772 sec, 4.66159/4.66159 sec, 18.0119/18.0119 sec, 5.80195/5.80195 sec, 2.6483/2.6483 sec, 2.34459/2.34459 sec, 1.08998/1.08998 sec, 1.12159/1.12159 sec, 0.773131/0.773131 sec, 1.64696/1.64696 sec )
[LOG] Total clause size reduction: 189222 --> 23574 (12638 --> 1866, 28688 --> 2051, 24360 --> 2946, 2150 --> 127, 19380 --> 1032, 18648 --> 1033, 16683 --> 946, 18368 --> 1095, 22356 --> 1711, 4960 --> 399, 7189 --> 714, 546 --> 16, 616 --> 17, 456 --> 11, 525 --> 27, 1614 --> 1224, 1226 --> 958, 2596 --> 2193, 117 --> 117, 910 --> 734, 1013 --> 820, 911 --> 714, 1048 --> 851, 1219 --> 969, 384 --> 382, 577 --> 577, 11 --> 11, 13 --> 13, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 46.8487 --> 5.83659 (88.3776 --> 13.049, 87.7309 --> 6.27217, 86.6904 --> 10.484, 82.6923 --> 4.88462, 84.6288 --> 4.50655, 83.6233 --> 4.63229, 82.5891 --> 4.68317, 81.6356 --> 4.86667, 80.7076 --> 6.1769, 78.7302 --> 6.33333, 78.1413 --> 7.76087, 68.25 --> 2, 68.4444 --> 1.88889, 65.1429 --> 1.57143, 65.625 --> 3.375, 12.6094 --> 9.5625, 4.904 --> 3.832, 9.98462 --> 8.43462, 4.875 --> 4.875, 4.25234 --> 3.42991, 4.60455 --> 3.72727, 4.62437 --> 3.62437, 4.78539 --> 3.88584, 5.05809 --> 4.02075, 6.29508 --> 6.2623, 7.12346 --> 7.12346, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 347.86 sec CPU time.
[LOG] Overall execution time: 350 sec real time.
Synthesis time: 349.55 sec (Real time) / 340.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.61 sec (Real time) / 2.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 211.61 sec (Real time) / 210.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 4818 17 57 1 4729
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 2375.09 sec CPU time.
[LOG] Relation determinization time: 2382 sec real time.
[LOG] Final circuit size: 7637 new AND gates.
[LOG] Size before ABC: 17894 AND gates.
[LOG] Size after ABC: 7637 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1615.38/1618 sec (62.7803/63 sec, 31.0702/31 sec, 43.4778/43 sec, 6.549/7 sec, 95.8691/96 sec, 24.1681/24 sec, 78.9997/79 sec, 32.7534/33 sec, 41.9093/42 sec, 149.527/150 sec, 157.208/157 sec, 16.5382/17 sec, 860.732/863 sec, 0.472558/0 sec, 3.56642/4 sec, 5.35223/5 sec, 4.03662/4 sec, 0.36551/0 sec )
[LOG] Nr of iterations: 8318 (470, 618, 560, 37, 326, 268, 319, 284, 306, 323, 1037, 97, 133, 18, 10, 10, 11, 11, 176, 455, 333, 35, 325, 266, 311, 281, 297, 307, 422, 96, 128, 17, 9, 9, 8, 5 )
[LOG] Total clause computation time: 489.623/489 sec (3.10412/3.10412 sec, 2.82085/2.82085 sec, 3.39719/3.39719 sec, 5.76637/5.76637 sec, 1.3171/1.3171 sec, 1.32612/1.32612 sec, 1.57847/1.57847 sec, 1.43542/1.43542 sec, 1.53805/1.53805 sec, 1.76581/1.76581 sec, 36.8138/36.8138 sec, 5.68057/5.68057 sec, 179.033/179.033 sec, 0.107238/0.107238 sec, 3.30758/3.30758 sec, 2.81687/2.81687 sec, 2.07899/2.07899 sec, 0.073272/0.073272 sec, 21.1324/21.1324 sec, 2.28147/2.28147 sec, 71.9185/71.9185 sec, 10.2899/10.2899 sec, 1.53317/1.53317 sec, 1.47791/1.47791 sec, 1.69213/1.69213 sec, 1.65307/1.65307 sec, 1.88411/1.88411 sec, 2.00845/2.00845 sec, 2.97216/2.97216 sec, 9.15561/9.15561 sec, 72.1797/72.1797 sec, 2.93826/2.93826 sec, 4.99189/4.99189 sec, 4.77454/4.77454 sec, 4.76153/4.76153 sec, 18.0168/18.0168 sec )
[LOG] Total clause minimization time: 1870.23/1875 sec (59.3861/59.3861 sec, 27.8123/27.8123 sec, 39.5487/39.5487 sec, 0.740324/0.740324 sec, 94.1974/94.1974 sec, 22.5122/22.5122 sec, 76.9936/76.9936 sec, 30.9015/30.9015 sec, 39.9185/39.9185 sec, 147.241/147.241 sec, 118.473/118.473 sec, 10.6436/10.6436 sec, 681.406/681.406 sec, 0.337988/0.337988 sec, 0.237595/0.237595 sec, 2.51898/2.51898 sec, 1.93685/1.93685 sec, 0.268881/0.268881 sec, 69.3879/69.3879 sec, 102.127/102.127 sec, 36.1376/36.1376 sec, 6.41283/6.41283 sec, 62.3935/62.3935 sec, 22.2709/22.2709 sec, 21.0258/21.0258 sec, 22.2798/22.2798 sec, 22.1458/22.1458 sec, 74.7892/74.7892 sec, 27.9938/27.9938 sec, 11.0746/11.0746 sec, 10.826/10.826 sec, 8.95265/8.95265 sec, 2.47063/2.47063 sec, 5.29972/5.29972 sec, 5.2404/5.2404 sec, 4.32465/4.32465 sec )
[LOG] Total clause size reduction: 510435 --> 66231 (50183 --> 10455, 65402 --> 5165, 58695 --> 9169, 3744 --> 177, 33475 --> 1521, 27234 --> 1283, 32118 --> 1488, 28300 --> 1430, 30195 --> 1494, 31556 --> 1603, 100492 --> 12567, 9216 --> 658, 12540 --> 1192, 1598 --> 33, 837 --> 21, 828 --> 17, 910 --> 35, 900 --> 29, 2836 --> 2232, 2684 --> 2202, 3892 --> 3076, 168 --> 168, 1521 --> 1203, 1270 --> 994, 1409 --> 1091, 1404 --> 1081, 1413 --> 1102, 1433 --> 1139, 2305 --> 1738, 658 --> 653, 1124 --> 1120, 33 --> 33, 21 --> 21, 17 --> 17, 15 --> 15, 9 --> 9 )
[LOG] Average clause size reduction: 61.3651 --> 7.96237 (106.772 --> 22.2447, 105.828 --> 8.35761, 104.812 --> 16.3732, 101.189 --> 4.78378, 102.684 --> 4.66564, 101.619 --> 4.78731, 100.683 --> 4.66458, 99.6479 --> 5.03521, 98.6765 --> 4.88235, 97.6966 --> 4.96285, 96.9065 --> 12.1186, 95.0103 --> 6.78351, 94.2857 --> 8.96241, 88.7778 --> 1.83333, 83.7 --> 2.1, 82.8 --> 1.7, 82.7273 --> 3.18182, 81.8182 --> 2.63636, 16.1136 --> 12.6818, 5.8989 --> 4.83956, 11.6877 --> 9.23724, 4.8 --> 4.8, 4.68 --> 3.70154, 4.77444 --> 3.73684, 4.53055 --> 3.50804, 4.99644 --> 3.84698, 4.75758 --> 3.71044, 4.66775 --> 3.7101, 5.46209 --> 4.11848, 6.85417 --> 6.80208, 8.78125 --> 8.75, 1.94118 --> 1.94118, 2.33333 --> 2.33333, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.8 --> 1.8 )
[LOG] Overall execution time: 2375.11 sec CPU time.
[LOG] Overall execution time: 2382 sec real time.
Synthesis time: 2382.26 sec (Real time) / 2336.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.49 sec (Real time) / 6.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1208.87 sec (Real time) / 1205.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 8302 21 68 1 8195
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 2670 sec CPU time.
[LOG] Relation determinization time: 2677 sec real time.
[LOG] Final circuit size: 8152 new AND gates.
[LOG] Size before ABC: 19256 AND gates.
[LOG] Size after ABC: 8152 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1510.15/1513 sec (55.4991/56 sec, 29.0169/29 sec, 62.3549/62 sec, 7.31471/8 sec, 26.9892/27 sec, 75.0028/75 sec, 37.1691/37 sec, 278.064/279 sec, 59.936/60 sec, 128.385/128 sec, 239.778/240 sec, 59.5305/60 sec, 205.427/206 sec, 223.118/223 sec, 0.573429/1 sec, 4.01717/4 sec, 7.20121/7 sec, 10.5597/11 sec, 0.210601/0 sec )
[LOG] Nr of iterations: 11778 (140, 1007, 713, 53, 350, 356, 373, 2089, 355, 359, 1403, 293, 166, 174, 15, 10, 12, 9, 6, 135, 399, 291, 48, 349, 352, 372, 314, 348, 319, 300, 286, 162, 173, 14, 9, 11, 8, 5 )
[LOG] Total clause computation time: 658.536/661 sec (2.48776/2.48776 sec, 2.02419/2.02419 sec, 3.12179/3.12179 sec, 6.14639/6.14639 sec, 1.8069/1.8069 sec, 1.84828/1.84828 sec, 1.72317/1.72317 sec, 8.19355/8.19355 sec, 2.61057/2.61057 sec, 26.5167/26.5167 sec, 9.36619/9.36619 sec, 2.54815/2.54815 sec, 11.6701/11.6701 sec, 190.19/190.19 sec, 0.12593/0.12593 sec, 3.68018/3.68018 sec, 3.06591/3.06591 sec, 3.33095/3.33095 sec, 0.052193/0.052193 sec, 44.403/44.403 sec, 2.91812/2.91812 sec, 12.9768/12.9768 sec, 14.5246/14.5246 sec, 5.98064/5.98064 sec, 46.6785/46.6785 sec, 2.29702/2.29702 sec, 6.17086/6.17086 sec, 20.3475/20.3475 sec, 2.41979/2.41979 sec, 2.61018/2.61018 sec, 2.55213/2.55213 sec, 8.61969/8.61969 sec, 9.45948/9.45948 sec, 3.33566/3.33566 sec, 4.19609/4.19609 sec, 4.06004/4.06004 sec, 172.825/172.825 sec, 11.6522/11.6522 sec )
[LOG] Total clause minimization time: 1988.43/1995 sec (52.9324/52.9324 sec, 26.3944/26.3944 sec, 58.5592/58.5592 sec, 1.1093/1.1093 sec, 24.7821/24.7821 sec, 72.7129/72.7129 sec, 34.9821/34.9821 sec, 266.74/266.74 sec, 56.5598/56.5598 sec, 101.004/101.004 sec, 226.739/226.739 sec, 56.2093/56.2093 sec, 193.303/193.303 sec, 32.4339/32.4339 sec, 0.419823/0.419823 sec, 0.311704/0.311704 sec, 4.1102/4.1102 sec, 7.20829/7.20829 sec, 0.14405/0.14405 sec, 69.0344/69.0344 sec, 116.454/116.454 sec, 69.9913/69.9913 sec, 12.0374/12.0374 sec, 49.0921/49.0921 sec, 95.216/95.216 sec, 46.0586/46.0586 sec, 37.027/37.027 sec, 37.8441/37.8441 sec, 112.077/112.077 sec, 25.431/25.431 sec, 26.1441/26.1441 sec, 19.5339/19.5339 sec, 21.3623/21.3623 sec, 7.95995/7.95995 sec, 4.81241/4.81241 sec, 6.99477/6.99477 sec, 7.68437/7.68437 sec, 7.01944/7.01944 sec )
[LOG] Total clause size reduction: 877107 --> 112647 (15985 --> 2011, 114684 --> 11143, 80456 --> 12925, 5824 --> 265, 38739 --> 1593, 39050 --> 1727, 40548 --> 1798, 225504 --> 32419, 37878 --> 1768, 37948 --> 2310, 147210 --> 21169, 30368 --> 1523, 16995 --> 1170, 17646 --> 1479, 1414 --> 27, 900 --> 19, 1089 --> 21, 784 --> 15, 485 --> 9, 1925 --> 1585, 2054 --> 1593, 3778 --> 3042, 230 --> 230, 1593 --> 1264, 1694 --> 1330, 1798 --> 1420, 1448 --> 1111, 1695 --> 1352, 1634 --> 1299, 1606 --> 1211, 1454 --> 1163, 1121 --> 1095, 1479 --> 1470, 27 --> 27, 19 --> 19, 21 --> 21, 15 --> 15, 9 --> 9 )
[LOG] Average clause size reduction: 74.4699 --> 9.56419 (114.179 --> 14.3643, 113.887 --> 11.0655, 112.842 --> 18.1276, 109.887 --> 5, 110.683 --> 4.55143, 109.691 --> 4.85112, 108.708 --> 4.82038, 107.948 --> 15.5189, 106.699 --> 4.98028, 105.705 --> 6.43454, 104.925 --> 15.0884, 103.645 --> 5.19795, 102.38 --> 7.04819, 101.414 --> 8.5, 94.2667 --> 1.8, 90 --> 1.9, 90.75 --> 1.75, 87.1111 --> 1.66667, 80.8333 --> 1.5, 14.2593 --> 11.7407, 5.14787 --> 3.99248, 12.9828 --> 10.4536, 4.79167 --> 4.79167, 4.56447 --> 3.62178, 4.8125 --> 3.77841, 4.83333 --> 3.8172, 4.61146 --> 3.53822, 4.87069 --> 3.88506, 5.12226 --> 4.0721, 5.35333 --> 4.03667, 5.08392 --> 4.06643, 6.91975 --> 6.75926, 8.54913 --> 8.49711, 1.92857 --> 1.92857, 2.11111 --> 2.11111, 1.90909 --> 1.90909, 1.875 --> 1.875, 1.8 --> 1.8 )
[LOG] Overall execution time: 2670.01 sec CPU time.
[LOG] Overall execution time: 2677 sec real time.
Synthesis time: 2676.76 sec (Real time) / 2597.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.89 sec (Real time) / 6.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1768.98 sec (Real time) / 1764.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 8873 23 73 1 8758
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 14.7489 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1153 new AND gates.
[LOG] Size before ABC: 2116 AND gates.
[LOG] Size after ABC: 1151 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.46091/5 sec (0.060871/0 sec, 0.027768/0 sec, 0.353049/0 sec, 0.00737/0 sec, 0.36074/0 sec, 0.011822/0 sec, 0.997948/1 sec, 3.64134/4 sec )
[LOG] Nr of iterations: 751 (7, 5, 8, 9, 28, 11, 259, 62, 6, 4, 5, 6, 26, 8, 253, 54 )
[LOG] Total clause computation time: 6.22529/6 sec (0.028802/0.028802 sec, 0.022136/0.022136 sec, 0.332326/0.332326 sec, 0.001709/0.001709 sec, 0.013302/0.013302 sec, 0.002342/0.002342 sec, 0.10349/0.10349 sec, 1.49823/1.49823 sec, 2.38937/2.38937 sec, 1.342/1.342 sec, 0.050161/0.050161 sec, 0.045986/0.045986 sec, 0.048068/0.048068 sec, 0.081889/0.081889 sec, 0.144538/0.144538 sec, 0.120943/0.120943 sec )
[LOG] Total clause minimization time: 8.39443/8 sec (0.031776/0.031776 sec, 0.005367/0.005367 sec, 0.020349/0.020349 sec, 0.005339/0.005339 sec, 0.346401/0.346401 sec, 0.008991/0.008991 sec, 0.8815/0.8815 sec, 2.13852/2.13852 sec, 1.26613/1.26613 sec, 0.321129/0.321129 sec, 0.122525/0.122525 sec, 0.110293/0.110293 sec, 0.123703/0.123703 sec, 0.061023/0.061023 sec, 2.66486/2.66486 sec, 0.286524/0.286524 sec )
[LOG] Total clause size reduction: 17603 --> 4510 (276 --> 11, 180 --> 16, 308 --> 20, 344 --> 18, 1134 --> 92, 410 --> 38, 10320 --> 1886, 2379 --> 313, 11 --> 11, 16 --> 16, 12 --> 12, 11 --> 11, 86 --> 59, 28 --> 28, 1832 --> 1723, 256 --> 256 )
[LOG] Average clause size reduction: 23.4394 --> 6.00533 (39.4286 --> 1.57143, 36 --> 3.2, 38.5 --> 2.5, 38.2222 --> 2, 40.5 --> 3.28571, 37.2727 --> 3.45455, 39.8456 --> 7.28185, 38.371 --> 5.04839, 1.83333 --> 1.83333, 4 --> 4, 2.4 --> 2.4, 1.83333 --> 1.83333, 3.30769 --> 2.26923, 3.5 --> 3.5, 7.24111 --> 6.81028, 4.74074 --> 4.74074 )
[LOG] Overall execution time: 14.7514 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.08 sec (Real time) / 14.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.81 sec (Real time) / 3.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1378 7 31 1 1334
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 249.64 sec CPU time.
[LOG] Relation determinization time: 251 sec real time.
[LOG] Final circuit size: 4740 new AND gates.
[LOG] Size before ABC: 9443 AND gates.
[LOG] Size after ABC: 4740 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 103.79/104 sec (0.190711/1 sec, 17.2713/17 sec, 0.012966/0 sec, 0.906515/1 sec, 0.017166/0 sec, 5.74137/6 sec, 0.784249/0 sec, 21.9542/22 sec, 53.0896/54 sec, 3.82179/3 sec )
[LOG] Nr of iterations: 3013 (6, 21, 6, 19, 9, 465, 36, 367, 511, 94, 5, 10, 4, 16, 7, 445, 33, 366, 503, 90 )
[LOG] Total clause computation time: 106.337/103 sec (0.092561/0.092561 sec, 0.653197/0.653197 sec, 0.004505/0.004505 sec, 0.101992/0.101992 sec, 0.004489/0.004489 sec, 1.0107/1.0107 sec, 0.34965/0.34965 sec, 4.12993/4.12993 sec, 13.8428/13.8428 sec, 1.67959/1.67959 sec, 28.8083/28.8083 sec, 4.6624/4.6624 sec, 1.65805/1.65805 sec, 1.45015/1.45015 sec, 3.18814/3.18814 sec, 1.76252/1.76252 sec, 2.56647/2.56647 sec, 1.68293/1.68293 sec, 3.42061/3.42061 sec, 35.2677/35.2677 sec )
[LOG] Total clause minimization time: 142.013/145 sec (0.097518/0.097518 sec, 16.6158/16.6158 sec, 0.007834/0.007834 sec, 0.802276/0.802276 sec, 0.011885/0.011885 sec, 4.68596/4.68596 sec, 0.428016/0.428016 sec, 17.7604/17.7604 sec, 39.1173/39.1173 sec, 2.10864/2.10864 sec, 14.3711/14.3711 sec, 0.826086/0.826086 sec, 7.21241/7.21241 sec, 2.0655/2.0655 sec, 1.35127/1.35127 sec, 10.9508/10.9508 sec, 1.74587/1.74587 sec, 8.31388/8.31388 sec, 11.0695/11.0695 sec, 2.47074/2.47074 sec )
[LOG] Total clause size reduction: 85591 --> 20294 (280 --> 9, 1100 --> 150, 270 --> 11, 954 --> 87, 416 --> 17, 23664 --> 3466, 1750 --> 196, 17934 --> 2460, 24480 --> 3754, 4371 --> 701, 9 --> 9, 43 --> 43, 7 --> 7, 71 --> 68, 13 --> 13, 3251 --> 2771, 177 --> 169, 2460 --> 2143, 3672 --> 3551, 669 --> 669 )
[LOG] Average clause size reduction: 28.4072 --> 6.73548 (46.6667 --> 1.5, 52.381 --> 7.14286, 45 --> 1.83333, 50.2105 --> 4.57895, 46.2222 --> 1.88889, 50.8903 --> 7.45376, 48.6111 --> 5.44444, 48.8665 --> 6.703, 47.9061 --> 7.34638, 46.5 --> 7.45745, 1.8 --> 1.8, 4.3 --> 4.3, 1.75 --> 1.75, 4.4375 --> 4.25, 1.85714 --> 1.85714, 7.30562 --> 6.22697, 5.36364 --> 5.12121, 6.72131 --> 5.85519, 7.3002 --> 7.05964, 7.43333 --> 7.43333 )
[LOG] Overall execution time: 249.645 sec CPU time.
[LOG] Overall execution time: 251 sec real time.
Synthesis time: 250.95 sec (Real time) / 242.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.80 sec (Real time) / 3.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 107.32 sec (Real time) / 106.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5025 9 37 1 4969
=====================  amba4f25y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9803.16 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 9659.45 sec CPU time.
[LOG] Relation determinization time: 9684 sec real time.
[LOG] Final circuit size: 17534 new AND gates.
[LOG] Size before ABC: 42692 AND gates.
[LOG] Size after ABC: 17533 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 4052.41/4062 sec (176.829/178 sec, 101.525/101 sec, 332.83/334 sec, 89.25/90 sec, 335.326/336 sec, 243.297/244 sec, 786.305/788 sec, 286.361/287 sec, 1622.86/1626 sec, 0.553901/1 sec, 24.6029/25 sec, 52.3647/52 sec, 0.309204/0 sec )
[LOG] Nr of iterations: 11422 (1009, 633, 1114, 22, 595, 757, 713, 132, 909, 15, 12, 9, 8, 885, 626, 901, 18, 573, 734, 698, 115, 907, 14, 11, 5, 7 )
[LOG] Total clause computation time: 4059.38/4060 sec (14.5412/14.5412 sec, 10.5319/10.5319 sec, 64.1581/64.1581 sec, 88.3168/88.3168 sec, 14.5014/14.5014 sec, 18.4912/18.4912 sec, 22.0558/22.0558 sec, 82.9332/82.9332 sec, 1246.37/1246.37 sec, 0.11451/0.11451 sec, 24.0997/24.0997 sec, 23.9248/23.9248 sec, 0.07282/0.07282 sec, 470.072/470.072 sec, 40.7698/40.7698 sec, 75.58/75.58 sec, 193.378/193.378 sec, 18.044/18.044 sec, 23.4948/23.4948 sec, 21.7946/21.7946 sec, 585.022/585.022 sec, 144.68/144.68 sec, 69.6319/69.6319 sec, 95.2982/95.2982 sec, 89.3573/89.3573 sec, 622.15/622.15 sec )
[LOG] Total clause minimization time: 5570.65/5591 sec (161.231/161.231 sec, 90.1716/90.1716 sec, 267.024/267.024 sec, 0.886839/0.886839 sec, 319.697/319.697 sec, 223.262/223.262 sec, 762.529/762.529 sec, 203.064/203.064 sec, 373.954/373.954 sec, 0.41095/0.41095 sec, 0.466487/0.466487 sec, 28.415/28.415 sec, 0.219407/0.219407 sec, 275.035/275.035 sec, 502.809/502.809 sec, 248.863/248.863 sec, 50.6798/50.6798 sec, 536.996/536.996 sec, 282.702/282.702 sec, 262.54/262.54 sec, 380.764/380.764 sec, 215.615/215.615 sec, 96.335/96.335 sec, 66.9477/66.9477 sec, 72.6051/72.6051 sec, 147.425/147.425 sec )
[LOG] Total clause size reduction: 472792 --> 100172 (75600 --> 14848, 46768 --> 5262, 81249 --> 12575, 1512 --> 101, 42174 --> 4253, 52920 --> 5586, 49128 --> 5156, 8908 --> 976, 60836 --> 8636, 924 --> 27, 715 --> 28, 512 --> 19, 441 --> 13, 12612 --> 9798, 5174 --> 4263, 9440 --> 7687, 78 --> 78, 4010 --> 3338, 5309 --> 4241, 4980 --> 3849, 807 --> 747, 8618 --> 8614, 27 --> 27, 28 --> 28, 9 --> 9, 13 --> 13 )
[LOG] Average clause size reduction: 41.3931 --> 8.77009 (74.9257 --> 14.7156, 73.8831 --> 8.3128, 72.9345 --> 11.2882, 68.7273 --> 4.59091, 70.8807 --> 7.1479, 69.9075 --> 7.37913, 68.9032 --> 7.23142, 67.4848 --> 7.39394, 66.9263 --> 9.50055, 61.6 --> 1.8, 59.5833 --> 2.33333, 56.8889 --> 2.11111, 55.125 --> 1.625, 14.2508 --> 11.0712, 8.26518 --> 6.8099, 10.4772 --> 8.53163, 4.33333 --> 4.33333, 6.99825 --> 5.82548, 7.23297 --> 5.77793, 7.13467 --> 5.51433, 7.01739 --> 6.49565, 9.50165 --> 9.49724, 1.92857 --> 1.92857, 2.54545 --> 2.54545, 1.8 --> 1.8, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 9659.47 sec CPU time.
[LOG] Overall execution time: 9684 sec real time.
Synthesis time: 9683.63 sec (Real time) / 9494.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.67 sec (Real time) / 9.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9472.35 sec (Real time) / 9447.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 17954 13 49 1 17880
=====================  amba6f21y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9876.38 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9883.47 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006217/0 sec (0.006217/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.004993/0 sec (0.003026/0.003026 sec, 0.001967/0.001967 sec )
[LOG] Total clause minimization time: 0.005203/0 sec (0.003172/0.003172 sec, 0.002031/0.002031 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.021557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.126905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04677/0 sec (0.04677/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.042936/0 sec (0.02378/0.02378 sec, 0.019156/0.019156 sec )
[LOG] Total clause minimization time: 0.043816/0 sec (0.022835/0.022835 sec, 0.020981/0.020981 sec )
[LOG] Total clause size reduction: 534 --> 12 (528 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.0769 --> 0.923077 (75.4286 --> 0.857143, 1 --> 1 )
[LOG] Overall execution time: 0.131129 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 561 3 84 1 473
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.192968 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068058/0 sec (0.068058/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.06632/0 sec (0.035627/0.035627 sec, 0.030693/0.030693 sec )
[LOG] Total clause minimization time: 0.056757/0 sec (0.032146/0.032146 sec, 0.024611/0.024611 sec )
[LOG] Total clause size reduction: 1245 --> 24 (1233 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 65.5263 --> 1.26316 (123.3 --> 1.2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.200131 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 880 3 133 1 743
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.041469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015077/0 sec (0.015077/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.014498/0 sec (0.007514/0.007514 sec, 0.006984/0.006984 sec )
[LOG] Total clause minimization time: 0.013775/0 sec (0.007503/0.007503 sec, 0.006272/0.006272 sec )
[LOG] Total clause size reduction: 208 --> 8 (204 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 29.7143 --> 1.14286 (51 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.044356 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.211667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070239/0 sec (0.070239/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.069716/0 sec (0.035814/0.035814 sec, 0.033902/0.033902 sec )
[LOG] Total clause minimization time: 0.06629/0 sec (0.033994/0.033994 sec, 0.032296/0.032296 sec )
[LOG] Total clause size reduction: 1525 --> 34 (1508 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 56.4815 --> 1.25926 (107.714 --> 1.21429, 1.30769 --> 1.30769 )
[LOG] Overall execution time: 0.217506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 731 3 112 1 615
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.235828 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.069353/0 sec (0.069353/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.071487/0 sec (0.037608/0.037608 sec, 0.033879/0.033879 sec )
[LOG] Total clause minimization time: 0.061125/0 sec (0.031341/0.031341 sec, 0.029784/0.029784 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.244782 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054781 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023518/0 sec (0.023518/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.02017/0 sec (0.012726/0.012726 sec, 0.007444/0.007444 sec )
[LOG] Total clause minimization time: 0.020899/0 sec (0.010723/0.010723 sec, 0.010176/0.010176 sec )
[LOG] Total clause size reduction: 305 --> 10 (300 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 27.7273 --> 0.909091 (50 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.057391 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.175444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059591/0 sec (0.059591/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.058086/0 sec (0.030671/0.030671 sec, 0.027415/0.027415 sec )
[LOG] Total clause minimization time: 0.052713/0 sec (0.028523/0.028523 sec, 0.02419/0.02419 sec )
[LOG] Total clause size reduction: 1237 --> 26 (1224 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 49.48 --> 1.04 (94.1538 --> 1, 1.08333 --> 1.08333 )
[LOG] Overall execution time: 0.180306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002987 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000797/0 sec (0.000797/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.00079/0 sec (0.00079/0.00079 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003748 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001297/0 sec (0.001297/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001291/0 sec (0.001291/0.001291 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018472 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007379/0 sec (0.007379/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.006049/0 sec (0.003589/0.003589 sec, 0.00246/0.00246 sec )
[LOG] Total clause minimization time: 0.006646/0 sec (0.003764/0.003764 sec, 0.002882/0.002882 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.019863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.056348 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025294/0 sec (0.025294/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.020594/0 sec (0.012634/0.012634 sec, 0.00796/0.00796 sec )
[LOG] Total clause minimization time: 0.021666/0 sec (0.012625/0.012625 sec, 0.009041/0.009041 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.058664 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008394/0 sec (0.008379/0 sec, 1.5e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.008381/0 sec (0.008371/0.008371 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.038861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016903/0 sec (0.016878/0 sec, 2.5e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.016888/0 sec (0.016868/0.016868 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.044036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004179/0 sec (0.004168/0 sec, 1.1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.004168/0 sec (0.004161/0.004161 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.013133 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005503/0 sec (0.00549/0 sec, 1.3e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00549/0 sec (0.005481/0.005481 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007147 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002744/0 sec (0.002744/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002532/0 sec (0.001467/0.001467 sec, 0.001065/0.001065 sec )
[LOG] Total clause minimization time: 0.002106/0 sec (0.001263/0.001263 sec, 0.000843/0.000843 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.007945 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008347 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00332/0 sec (0.00332/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002413/0 sec (0.00159/0.00159 sec, 0.000823/0.000823 sec )
[LOG] Total clause minimization time: 0.002525/0 sec (0.001716/0.001716 sec, 0.000809/0.000809 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.00933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040942 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.018354/0 sec (0.016344/0 sec, 0.00201/0 sec )
[LOG] Nr of iterations: 25 (8, 7, 4, 6 )
[LOG] Total clause computation time: 0.015931/0 sec (0.007932/0.007932 sec, 0.000597/0.000597 sec, 0.006996/0.006996 sec, 0.000406/0.000406 sec )
[LOG] Total clause minimization time: 0.016188/0 sec (0.008282/0.008282 sec, 0.001299/0.001299 sec, 0.005721/0.005721 sec, 0.000886/0.000886 sec )
[LOG] Total clause size reduction: 534 --> 50 (280 --> 19, 234 --> 12, 8 --> 7, 12 --> 12 )
[LOG] Average clause size reduction: 21.36 --> 2 (35 --> 2.375, 33.4286 --> 1.71429, 2 --> 1.75, 2 --> 2 )
[LOG] Overall execution time: 0.042624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 206 2 36 1 167
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.089018 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039879/0 sec (0.033705/0 sec, 0.006174/0 sec )
[LOG] Nr of iterations: 41 (9, 13, 7, 12 )
[LOG] Total clause computation time: 0.028601/0 sec (0.014713/0.014713 sec, 0.001934/0.001934 sec, 0.010542/0.010542 sec, 0.001412/0.001412 sec )
[LOG] Total clause minimization time: 0.036953/0 sec (0.018805/0.018805 sec, 0.003948/0.003948 sec, 0.0108/0.0108 sec, 0.0034/0.0034 sec )
[LOG] Total clause size reduction: 1367 --> 80 (536 --> 18, 792 --> 24, 15 --> 14, 24 --> 24 )
[LOG] Average clause size reduction: 33.3415 --> 1.95122 (59.5556 --> 2, 60.9231 --> 1.84615, 2.14286 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.091515 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 280
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014268/0 sec (0.012856/0 sec, 0.001412/0 sec )
[LOG] Nr of iterations: 29 (10, 7, 6, 6 )
[LOG] Total clause computation time: 0.010679/0 sec (0.00595/0.00595 sec, 0.000453/0.000453 sec, 0.003976/0.003976 sec, 0.0003/0.0003 sec )
[LOG] Total clause minimization time: 0.012454/0 sec (0.006764/0.006764 sec, 0.000874/0.000874 sec, 0.004215/0.004215 sec, 0.000601/0.000601 sec )
[LOG] Total clause size reduction: 494 --> 49 (288 --> 21, 186 --> 8, 12 --> 12, 8 --> 8 )
[LOG] Average clause size reduction: 17.0345 --> 1.68966 (28.8 --> 2.1, 26.5714 --> 1.14286, 2 --> 2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.030865 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 193 2 28 1 161
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.086289 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040463/0 sec (0.034412/0 sec, 0.006051/0 sec )
[LOG] Nr of iterations: 55 (16, 13, 14, 12 )
[LOG] Total clause computation time: 0.030379/0 sec (0.01491/0.01491 sec, 0.002139/0.002139 sec, 0.01181/0.01181 sec, 0.00152/0.00152 sec )
[LOG] Total clause minimization time: 0.038844/0 sec (0.019185/0.019185 sec, 0.003678/0.003678 sec, 0.013365/0.013365 sec, 0.002616/0.002616 sec )
[LOG] Total clause size reduction: 1464 --> 93 (795 --> 31, 624 --> 17, 28 --> 28, 17 --> 17 )
[LOG] Average clause size reduction: 26.6182 --> 1.69091 (49.6875 --> 1.9375, 48 --> 1.30769, 2 --> 2, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.08846 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 325 2 49 1 272
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.046458 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022007/0 sec (0.018961/0 sec, 0.002332/0 sec, 0.000714/0 sec )
[LOG] Nr of iterations: 36 (11, 7, 2, 9, 6, 1 )
[LOG] Total clause computation time: 0.015972/0 sec (0.008645/0.008645 sec, 0.000568/0.000568 sec, 9.1e-05/9.1e-05 sec, 0.006085/0.006085 sec, 0.000478/0.000478 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.020909/0 sec (0.01014/0.01014 sec, 0.001655/0.001655 sec, 0.000604/0.000604 sec, 0.007185/0.007185 sec, 0.001028/0.001028 sec, 0.000297/0.000297 sec )
[LOG] Total clause size reduction: 735 --> 62 (420 --> 22, 246 --> 10, 40 --> 1, 18 --> 18, 10 --> 10, 1 --> 1 )
[LOG] Average clause size reduction: 20.4167 --> 1.72222 (38.1818 --> 2, 35.1429 --> 1.42857, 20 --> 0.5, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1 )
[LOG] Overall execution time: 0.048213 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 271 3 36 1 230
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.161419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.073036/0 sec (0.048289/0 sec, 0.012579/0 sec, 0.012168/0 sec )
[LOG] Nr of iterations: 78 (11, 17, 19, 10, 13, 8 )
[LOG] Total clause computation time: 0.0541/0 sec (0.021283/0.021283 sec, 0.003425/0.003425 sec, 0.003015/0.003015 sec, 0.022761/0.022761 sec, 0.002501/0.002501 sec, 0.001115/0.001115 sec )
[LOG] Total clause minimization time: 0.073871/0 sec (0.026722/0.026722 sec, 0.008758/0.008758 sec, 0.008714/0.008714 sec, 0.022942/0.022942 sec, 0.004655/0.004655 sec, 0.00208/0.00208 sec )
[LOG] Total clause size reduction: 3032 --> 129 (690 --> 20, 1088 --> 29, 1206 --> 32, 20 --> 20, 20 --> 20, 8 --> 8 )
[LOG] Average clause size reduction: 38.8718 --> 1.65385 (62.7273 --> 1.81818, 64 --> 1.70588, 63.4737 --> 1.68421, 2 --> 2, 1.53846 --> 1.53846, 1 --> 1 )
[LOG] Overall execution time: 0.164291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 444 3 63 1 375
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 53.3134 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 221 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.1208/3 sec (0.957662/1 sec, 1.20556/1 sec, 0.957569/1 sec )
[LOG] Nr of iterations: 126 (24, 22, 20, 20, 21, 19 )
[LOG] Total clause computation time: 3.08909/3 sec (0.411811/0.411811 sec, 0.465242/0.465242 sec, 0.024152/0.024152 sec, 1.40427/1.40427 sec, 0.607457/0.607457 sec, 0.176156/0.176156 sec )
[LOG] Total clause minimization time: 49.6557/50 sec (0.542963/0.542963 sec, 0.737258/0.737258 sec, 0.931259/0.931259 sec, 41.1637/41.1637 sec, 4.18831/4.18831 sec, 2.09219/2.09219 sec )
[LOG] Total clause size reduction: 3760 --> 472 (1311 --> 109, 1176 --> 87, 1045 --> 55, 86 --> 86, 87 --> 80, 55 --> 55 )
[LOG] Average clause size reduction: 29.8413 --> 3.74603 (54.625 --> 4.54167, 53.4545 --> 3.95455, 52.25 --> 2.75, 4.3 --> 4.3, 4.14286 --> 3.80952, 2.89474 --> 2.89474 )
[LOG] Overall execution time: 53.3184 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.53 sec (Real time) / 52.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 391 2 52 1 334
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3038.1 sec CPU time.
[LOG] Relation determinization time: 3044 sec real time.
[LOG] Final circuit size: 440 new AND gates.
[LOG] Size before ABC: 889 AND gates.
[LOG] Size after ABC: 440 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 810.851/812 sec (165.877/166 sec, 187.978/188 sec, 456.996/458 sec )
[LOG] Nr of iterations: 411 (19, 98, 92, 14, 97, 91 )
[LOG] Total clause computation time: 824.844/827 sec (140.701/140.701 sec, 60.6189/60.6189 sec, 15.2279/15.2279 sec, 192.409/192.409 sec, 188.187/188.187 sec, 227.7/227.7 sec )
[LOG] Total clause minimization time: 2180.22/2185 sec (25.1118/25.1118 sec, 127.009/127.009 sec, 441.452/441.452 sec, 575.207/575.207 sec, 670.941/670.941 sec, 340.501/340.501 sec )
[LOG] Total clause size reduction: 20416 --> 1818 (1728 --> 38, 9215 --> 483, 8554 --> 408, 28 --> 28, 483 --> 453, 408 --> 408 )
[LOG] Average clause size reduction: 49.674 --> 4.42336 (90.9474 --> 2, 94.0306 --> 4.92857, 92.9783 --> 4.43478, 2 --> 2, 4.97938 --> 4.6701, 4.48352 --> 4.48352 )
[LOG] Overall execution time: 3038.2 sec CPU time.
[LOG] Overall execution time: 3044 sec real time.
Synthesis time: 3043.84 sec (Real time) / 2950.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 926 2 91 1 830
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 48.6419 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1080 new AND gates.
[LOG] Size before ABC: 2501 AND gates.
[LOG] Size after ABC: 1080 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.4082/29 sec (1.21532/1 sec, 15.5196/15 sec, 5.9219/6 sec, 6.75138/7 sec )
[LOG] Nr of iterations: 798 (50, 163, 145, 68, 3, 161, 143, 65 )
[LOG] Total clause computation time: 4.63981/3 sec (0.391706/0.391706 sec, 0.608158/0.608158 sec, 0.164593/0.164593 sec, 1.51316/1.51316 sec, 1.38488/1.38488 sec, 0.237107/0.237107 sec, 0.173749/0.173749 sec, 0.166459/0.166459 sec )
[LOG] Total clause minimization time: 42.7467/44 sec (0.818064/0.818064 sec, 14.8917/14.8917 sec, 5.73494/5.73494 sec, 5.22483/5.22483 sec, 10.2042/10.2042 sec, 1.41919/1.41919 sec, 3.57347/3.57347 sec, 0.880338/0.880338 sec )
[LOG] Total clause size reduction: 61257 --> 5785 (6860 --> 417, 22518 --> 1400, 19872 --> 1099, 9179 --> 368, 6 --> 6, 1386 --> 1249, 1085 --> 895, 351 --> 351 )
[LOG] Average clause size reduction: 76.7632 --> 7.24937 (137.2 --> 8.34, 138.147 --> 8.58896, 137.048 --> 7.57931, 134.985 --> 5.41176, 2 --> 2, 8.6087 --> 7.75776, 7.58741 --> 6.25874, 5.4 --> 5.4 )
[LOG] Overall execution time: 48.6515 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.02 sec (Real time) / 47.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1807 3 133 1 1667
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.063658 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027668/0 sec (0.020774/0 sec, 0.006894/0 sec )
[LOG] Nr of iterations: 43 (9, 16, 3, 15 )
[LOG] Total clause computation time: 0.020761/0 sec (0.009335/0.009335 sec, 0.001692/0.001692 sec, 0.008403/0.008403 sec, 0.001331/0.001331 sec )
[LOG] Total clause minimization time: 0.030273/0 sec (0.011252/0.011252 sec, 0.004858/0.004858 sec, 0.010461/0.010461 sec, 0.003702/0.003702 sec )
[LOG] Total clause size reduction: 954 --> 119 (320 --> 27, 585 --> 43, 6 --> 6, 43 --> 43 )
[LOG] Average clause size reduction: 22.186 --> 2.76744 (35.5556 --> 3, 36.5625 --> 2.6875, 2 --> 2, 2.86667 --> 2.86667 )
[LOG] Overall execution time: 0.065501 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 245 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.264881 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 154 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.104831/0 sec (0.053655/0 sec, 0.051176/0 sec )
[LOG] Nr of iterations: 112 (9, 49, 6, 48 )
[LOG] Total clause computation time: 0.0766/0 sec (0.023818/0.023818 sec, 0.01134/0.01134 sec, 0.026547/0.026547 sec, 0.014895/0.014895 sec )
[LOG] Total clause minimization time: 0.129523/0 sec (0.029476/0.029476 sec, 0.038029/0.038029 sec, 0.022726/0.022726 sec, 0.039292/0.039292 sec )
[LOG] Total clause size reduction: 3858 --> 320 (536 --> 24, 3168 --> 142, 12 --> 12, 142 --> 142 )
[LOG] Average clause size reduction: 34.4464 --> 2.85714 (59.5556 --> 2.66667, 64.6531 --> 2.89796, 2 --> 2, 2.95833 --> 2.95833 )
[LOG] Overall execution time: 0.26776 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 455 2 63 1 389
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.132535 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.057179/0 sec (0.036896/0 sec, 0.01779/0 sec, 0.002493/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.048895/0 sec (0.036881/0.036881 sec, 0.00084/0.00084 sec, 0.00077/0.00077 sec, 0/0 sec, 0.00999/0.00999 sec, 0.000414/0.000414 sec )
[LOG] Total clause minimization time: 0.030061/0 sec (0/0 sec, 0.016844/0.016844 sec, 0.001621/0.001621 sec, 0/0 sec, 0.010341/0.010341 sec, 0.001255/0.001255 sec )
[LOG] Total clause size reduction: 610 --> 26 (0 --> 0, 300 --> 6, 297 --> 7, 0 --> 0, 6 --> 6, 7 --> 7 )
[LOG] Average clause size reduction: 40.6667 --> 1.73333 (0 --> 0, 75 --> 1.5, 74.25 --> 1.75, 0 --> 0, 2 --> 2, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.139437 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1015
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.366985 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108571/0 sec (0.070666/0 sec, 0.032504/0 sec, 0.005401/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.095024/0 sec (0.070646/0.070646 sec, 0.001722/0.001722 sec, 0.001676/0.001676 sec, 0/0 sec, 0.020176/0.020176 sec, 0.000804/0.000804 sec )
[LOG] Total clause minimization time: 0.059268/0 sec (0/0 sec, 0.030577/0.030577 sec, 0.003553/0.003553 sec, 0/0 sec, 0.022876/0.022876 sec, 0.002262/0.002262 sec )
[LOG] Total clause size reduction: 1042 --> 26 (0 --> 0, 516 --> 6, 513 --> 7, 0 --> 0, 6 --> 6, 7 --> 7 )
[LOG] Average clause size reduction: 69.4667 --> 1.73333 (0 --> 0, 129 --> 1.5, 128.25 --> 1.75, 0 --> 0, 2 --> 2, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.38064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1872 2 168 1 1702
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.110078 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053981/0 sec (0.047637/0 sec, 0.00196/0 sec, 0.002357/0 sec, 0.002027/0 sec )
[LOG] Nr of iterations: 49 (5, 6, 8, 8, 4, 4, 7, 7 )
[LOG] Total clause computation time: 0.042987/0 sec (0.023464/0.023464 sec, 0.000609/0.000609 sec, 0.00068/0.00068 sec, 0.000812/0.000812 sec, 0.015805/0.015805 sec, 0.000514/0.000514 sec, 0.000633/0.000633 sec, 0.00047/0.00047 sec )
[LOG] Total clause minimization time: 0.052563/1 sec (0.024081/0.024081 sec, 0.001278/0.001278 sec, 0.00158/0.00158 sec, 0.001118/0.001118 sec, 0.021954/0.021954 sec, 0.000564/0.000564 sec, 0.001046/0.001046 sec, 0.000942/0.000942 sec )
[LOG] Total clause size reduction: 1462 --> 58 (256 --> 8, 315 --> 6, 434 --> 10, 427 --> 8, 8 --> 5, 4 --> 4, 10 --> 9, 8 --> 8 )
[LOG] Average clause size reduction: 29.8367 --> 1.18367 (51.2 --> 1.6, 52.5 --> 1, 54.25 --> 1.25, 53.375 --> 1, 2 --> 1.25, 1 --> 1, 1.42857 --> 1.28571, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.112648 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 408 4 56 1 345
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.695938 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 111 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.310147/0 sec (0.177465/0 sec, 0.050859/0 sec, 0.050364/0 sec, 0.031459/0 sec )
[LOG] Nr of iterations: 188 (19, 26, 29, 24, 15, 25, 27, 23 )
[LOG] Total clause computation time: 0.23407/0 sec (0.081763/0.081763 sec, 0.010777/0.010777 sec, 0.011403/0.011403 sec, 0.011949/0.011949 sec, 0.080066/0.080066 sec, 0.016054/0.016054 sec, 0.010359/0.010359 sec, 0.011699/0.011699 sec )
[LOG] Total clause minimization time: 0.35321/0 sec (0.094942/0.094942 sec, 0.039037/0.039037 sec, 0.037722/0.037722 sec, 0.018515/0.018515 sec, 0.104493/0.104493 sec, 0.024006/0.024006 sec, 0.020009/0.020009 sec, 0.014486/0.014486 sec )
[LOG] Total clause size reduction: 9998 --> 378 (1908 --> 55, 2625 --> 65, 2912 --> 61, 2369 --> 31, 32 --> 26, 65 --> 57, 56 --> 52, 31 --> 31 )
[LOG] Average clause size reduction: 53.1809 --> 2.01064 (100.421 --> 2.89474, 100.962 --> 2.5, 100.414 --> 2.10345, 98.7083 --> 1.29167, 2.13333 --> 1.73333, 2.6 --> 2.28, 2.07407 --> 1.92593, 1.34783 --> 1.34783 )
[LOG] Overall execution time: 0.70126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 709 4 98 1 603
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.251522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.099809/0 sec (0.099809/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.061854/0 sec (0.037499/0.037499 sec, 0.024355/0.024355 sec )
[LOG] Total clause minimization time: 0.10219/0 sec (0.061723/0.061723 sec, 0.040467/0.040467 sec )
[LOG] Total clause size reduction: 1956 --> 64 (1924 --> 32, 32 --> 32 )
[LOG] Average clause size reduction: 72.4444 --> 2.37037 (137.429 --> 2.28571, 2.46154 --> 2.46154 )
[LOG] Overall execution time: 0.260969 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1258 3 144 1 1110
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.856704 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2772/0 sec (0.2772/0 sec )
[LOG] Nr of iterations: 32 (18, 14 )
[LOG] Total clause computation time: 0.172716/1 sec (0.100443/0.100443 sec, 0.072273/0.072273 sec )
[LOG] Total clause minimization time: 0.301108/0 sec (0.175263/0.175263 sec, 0.125845/0.125845 sec )
[LOG] Total clause size reduction: 4366 --> 38 (4352 --> 24, 14 --> 14 )
[LOG] Average clause size reduction: 136.438 --> 1.1875 (241.778 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.87797 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2118 3 252 1 1862
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016462/0 sec (0.016462/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.013927/0 sec (0.007344/0.007344 sec, 0.006583/0.006583 sec )
[LOG] Total clause minimization time: 0.015393/0 sec (0.009087/0.009087 sec, 0.006306/0.006306 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.039212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.09659 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041723/0 sec (0.041723/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.03403/0 sec (0.019959/0.019959 sec, 0.014071/0.014071 sec )
[LOG] Total clause minimization time: 0.036643/0 sec (0.021639/0.021639 sec, 0.015004/0.015004 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.099632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.733277 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.359294/0 sec (0.318253/0 sec, 0.041041/0 sec )
[LOG] Nr of iterations: 67 (49, 7, 5, 6 )
[LOG] Total clause computation time: 0.215991/0 sec (0.133985/0.133985 sec, 0.009895/0.009895 sec, 0.066849/0.066849 sec, 0.005262/0.005262 sec )
[LOG] Total clause minimization time: 0.286051/0 sec (0.18113/0.18113 sec, 0.030656/0.030656 sec, 0.047387/0.047387 sec, 0.026878/0.026878 sec )
[LOG] Total clause size reduction: 8925 --> 169 (7920 --> 136, 984 --> 13, 8 --> 7, 13 --> 13 )
[LOG] Average clause size reduction: 133.209 --> 2.52239 (161.633 --> 2.77551, 140.571 --> 1.85714, 1.6 --> 1.4, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.744261 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1384 4 160 1 1216
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.13919 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.42982/2 sec (1.09612/1 sec, 0.333702/1 sec )
[LOG] Nr of iterations: 93 (49, 10, 25, 9 )
[LOG] Total clause computation time: 1.08363/1 sec (0.529594/0.529594 sec, 0.054182/0.054182 sec, 0.448029/0.448029 sec, 0.051828/0.051828 sec )
[LOG] Total clause minimization time: 1.37774/2 sec (0.557872/0.557872 sec, 0.277438/0.277438 sec, 0.233914/0.233914 sec, 0.308518/0.308518 sec )
[LOG] Total clause size reduction: 16301 --> 236 (13680 --> 169, 2556 --> 16, 49 --> 35, 16 --> 16 )
[LOG] Average clause size reduction: 175.28 --> 2.53763 (279.184 --> 3.44898, 255.6 --> 1.6, 1.96 --> 1.4, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 4.16651 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.32 sec (Real time) / 3.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2368 4 280 1 2080
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.248225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095186/0 sec (0.037325/0 sec, 0.005757/0 sec, 0.025289/0 sec, 0.000159/0 sec, 0.012243/0 sec, 0.005069/0 sec, 0.004926/0 sec, 0.004418/0 sec )
[LOG] Nr of iterations: 121 (4, 9, 27, 1, 11, 2, 7, 7, 2, 7, 25, 0, 9, 1, 3, 6 )
[LOG] Total clause computation time: 0.081508/0 sec (0.019815/0.019815 sec, 0.001424/0.001424 sec, 0.005324/0.005324 sec, 0.000155/0.000155 sec, 0.003342/0.003342 sec, 0.001214/0.001214 sec, 0.001818/0.001818 sec, 0.001728/0.001728 sec, 0.027563/0.027563 sec, 0.002737/0.002737 sec, 0.007793/0.007793 sec, 0/0 sec, 0.004597/0.004597 sec, 1.3e-05/1.3e-05 sec, 0.001894/0.001894 sec, 0.002091/0.002091 sec )
[LOG] Total clause minimization time: 0.118406/0 sec (0.017426/0.017426 sec, 0.004119/0.004119 sec, 0.019236/0.019236 sec, 0/0 sec, 0.0086/0.0086 sec, 0.003814/0.003814 sec, 0.002901/0.002901 sec, 0.002508/0.002508 sec, 0.02141/0.02141 sec, 0.00828/0.00828 sec, 0.013797/0.013797 sec, 0/0 sec, 0.007569/0.007569 sec, 0.002936/0.002936 sec, 0.002205/0.002205 sec, 0.003605/0.003605 sec )
[LOG] Total clause size reduction: 2624 --> 320 (132 --> 3, 344 --> 19, 1092 --> 114, 0 --> 0, 400 --> 26, 39 --> 0, 228 --> 15, 222 --> 15, 2 --> 2, 16 --> 13, 108 --> 74, 0 --> 0, 23 --> 21, 0 --> 0, 3 --> 3, 15 --> 15 )
[LOG] Average clause size reduction: 21.686 --> 2.64463 (33 --> 0.75, 38.2222 --> 2.11111, 40.4444 --> 4.22222, 0 --> 0, 36.3636 --> 2.36364, 19.5 --> 0, 32.5714 --> 2.14286, 31.7143 --> 2.14286, 1 --> 1, 2.28571 --> 1.85714, 4.32 --> 2.96, 0 --> 0, 2.55556 --> 2.33333, 0 --> 0, 1 --> 1, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.250079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 239 13 23 1 197
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.607797 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.161172/1 sec (0.069205/0 sec, 0.003406/0 sec, 0.00026/0 sec, 0.003856/0 sec, 0.000594/0 sec, 0.023362/0 sec, 0.019006/0 sec, 0.010702/0 sec, 0.015309/1 sec, 0.015472/0 sec )
[LOG] Nr of iterations: 119 (6, 4, 2, 5, 2, 20, 4, 2, 11, 11, 2, 2, 1, 3, 1, 19, 3, 1, 10, 10 )
[LOG] Total clause computation time: 0.286433/0 sec (0.035668/0.035668 sec, 0.001201/0.001201 sec, 0.000191/0.000191 sec, 0.00132/0.00132 sec, 0.000287/0.000287 sec, 0.00701/0.00701 sec, 0.008181/0.008181 sec, 0.004269/0.004269 sec, 0.004569/0.004569 sec, 0.005523/0.005523 sec, 0.039314/0.039314 sec, 0.003659/0.003659 sec, 1.6e-05/1.6e-05 sec, 0.006157/0.006157 sec, 0.001469/0.001469 sec, 0.009871/0.009871 sec, 0.005902/0.005902 sec, 1.6e-05/1.6e-05 sec, 0.006481/0.006481 sec, 0.145329/0.145329 sec )
[LOG] Total clause minimization time: 0.195511/1 sec (0.033311/0.033311 sec, 0.002046/0.002046 sec, 1.9e-05/1.9e-05 sec, 0.002352/0.002352 sec, 0.000249/0.000249 sec, 0.015609/0.015609 sec, 0.01067/0.01067 sec, 0.006342/0.006342 sec, 0.010321/0.010321 sec, 0.009524/0.009524 sec, 0.025741/0.025741 sec, 0.012764/0.012764 sec, 0.00602/0.00602 sec, 0.002751/0.002751 sec, 0.000881/0.000881 sec, 0.018847/0.018847 sec, 0.007337/0.007337 sec, 0.00404/0.00404 sec, 0.012002/0.012002 sec, 0.014685/0.014685 sec )
[LOG] Total clause size reduction: 2810 --> 320 (260 --> 11, 153 --> 7, 50 --> 0, 196 --> 10, 48 --> 1, 893 --> 72, 138 --> 3, 45 --> 0, 440 --> 31, 430 --> 36, 3 --> 3, 4 --> 4, 0 --> 0, 7 --> 4, 1 --> 1, 72 --> 68, 3 --> 3, 0 --> 0, 31 --> 30, 36 --> 36 )
[LOG] Average clause size reduction: 23.6134 --> 2.68908 (43.3333 --> 1.83333, 38.25 --> 1.75, 25 --> 0, 39.2 --> 2, 24 --> 0.5, 44.65 --> 3.6, 34.5 --> 0.75, 22.5 --> 0, 40 --> 2.81818, 39.0909 --> 3.27273, 1.5 --> 1.5, 2 --> 2, 0 --> 0, 2.33333 --> 1.33333, 1 --> 1, 3.78947 --> 3.57895, 1 --> 1, 0 --> 0, 3.1 --> 3, 3.6 --> 3.6 )
[LOG] Overall execution time: 0.61049 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 355 15 27 1 306
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 80.2154 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 803 AND gates.
[LOG] Size after ABC: 365 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.84721/10 sec (1.48278/2 sec, 1.58596/1 sec, 0.003931/0 sec, 0.434087/1 sec, 0.068907/0 sec, 1.88384/2 sec, 2.73206/2 sec, 1.10234/2 sec, 0.262749/0 sec, 0.290556/0 sec )
[LOG] Nr of iterations: 611 (16, 89, 2, 54, 9, 140, 45, 16, 11, 13, 14, 72, 1, 44, 1, 21, 35, 15, 6, 7 )
[LOG] Total clause computation time: 33.8239/33 sec (0.904613/0.904613 sec, 0.187312/0.187312 sec, 0.003594/0.003594 sec, 0.066282/0.066282 sec, 0.00692/0.00692 sec, 0.350847/0.350847 sec, 0.330258/0.330258 sec, 0.244917/0.244917 sec, 0.097612/0.097612 sec, 0.064083/0.064083 sec, 25.466/25.466 sec, 2.10186/2.10186 sec, 8e-05/8e-05 sec, 0.842301/0.842301 sec, 0.423152/0.423152 sec, 0.623499/0.623499 sec, 0.705226/0.705226 sec, 0.240339/0.240339 sec, 0.964021/0.964021 sec, 0.201004/0.201004 sec )
[LOG] Total clause minimization time: 45.2117/47 sec (0.576089/0.576089 sec, 1.38822/1.38822 sec, 5.1e-05/5.1e-05 sec, 0.361054/0.361054 sec, 0.060439/0.060439 sec, 1.51349/1.51349 sec, 2.39356/2.39356 sec, 0.854136/0.854136 sec, 0.162798/0.162798 sec, 0.223937/0.223937 sec, 25.4933/25.4933 sec, 3.99162/3.99162 sec, 1.24416/1.24416 sec, 1.95703/1.95703 sec, 0.102226/0.102226 sec, 0.910393/0.910393 sec, 1.82554/1.82554 sec, 0.771032/0.771032 sec, 0.414483/0.414483 sec, 0.968208/0.968208 sec )
[LOG] Total clause size reduction: 21781 --> 2949 (870 --> 51, 5016 --> 584, 56 --> 0, 2915 --> 293, 432 --> 69, 7367 --> 845, 2288 --> 198, 765 --> 39, 500 --> 32, 588 --> 36, 45 --> 42, 438 --> 332, 0 --> 0, 225 --> 175, 1 --> 1, 72 --> 67, 140 --> 133, 39 --> 28, 11 --> 11, 13 --> 13 )
[LOG] Average clause size reduction: 35.6481 --> 4.82651 (54.375 --> 3.1875, 56.3596 --> 6.5618, 28 --> 0, 53.9815 --> 5.42593, 48 --> 7.66667, 52.6214 --> 6.03571, 50.8444 --> 4.4, 47.8125 --> 2.4375, 45.4545 --> 2.90909, 45.2308 --> 2.76923, 3.21429 --> 3, 6.08333 --> 4.61111, 0 --> 0, 5.11364 --> 3.97727, 1 --> 1, 3.42857 --> 3.19048, 4 --> 3.8, 2.6 --> 1.86667, 1.83333 --> 1.83333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 80.2218 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.53 sec (Real time) / 79.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.34 sec (Real time) / 3.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 677 18 30 1 621
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.144619 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.063485/0 sec (0.060728/0 sec, 0.002757/0 sec )
[LOG] Nr of iterations: 18 (9, 4, 2, 3 )
[LOG] Total clause computation time: 0.04964/0 sec (0.028626/0.028626 sec, 0.001231/0.001231 sec, 0.019188/0.019188 sec, 0.000595/0.000595 sec )
[LOG] Total clause minimization time: 0.054674/0 sec (0.031802/0.031802 sec, 0.00143/0.00143 sec, 0.020521/0.020521 sec, 0.000921/0.000921 sec )
[LOG] Total clause size reduction: 1114 --> 23 (808 --> 15, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 61.8889 --> 1.27778 (89.7778 --> 1.66667, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.152206 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.785286 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.232426/0 sec (0.150502/0 sec, 0.023033/0 sec, 0.058891/0 sec )
[LOG] Nr of iterations: 63 (7, 9, 19, 2, 8, 18 )
[LOG] Total clause computation time: 0.173073/0 sec (0.071897/0.071897 sec, 0.008514/0.008514 sec, 0.019031/0.019031 sec, 0.046017/0.046017 sec, 0.01274/0.01274 sec, 0.014874/0.014874 sec )
[LOG] Total clause minimization time: 0.406826/1 sec (0.0781/0.0781 sec, 0.013928/0.013928 sec, 0.038723/0.038723 sec, 0.076268/0.076268 sec, 0.026326/0.026326 sec, 0.173481/0.173481 sec )
[LOG] Total clause size reduction: 4709 --> 105 (882 --> 11, 1168 --> 13, 2610 --> 33, 3 --> 2, 13 --> 13, 33 --> 33 )
[LOG] Average clause size reduction: 74.746 --> 1.66667 (126 --> 1.57143, 129.778 --> 1.44444, 137.368 --> 1.73684, 1.5 --> 1, 1.625 --> 1.625, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.8003 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2090 4 140 1 1943
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.388242 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16191/0 sec (0.137403/0 sec, 0.024507/0 sec )
[LOG] Nr of iterations: 40 (15, 8, 10, 7 )
[LOG] Total clause computation time: 0.103238/0 sec (0.051799/0.051799 sec, 0.010761/0.010761 sec, 0.031552/0.031552 sec, 0.009126/0.009126 sec )
[LOG] Total clause minimization time: 0.167323/0 sec (0.084762/0.084762 sec, 0.013291/0.013291 sec, 0.058398/0.058398 sec, 0.010872/0.010872 sec )
[LOG] Total clause size reduction: 3327 --> 87 (2198 --> 42, 1092 --> 12, 25 --> 21, 12 --> 12 )
[LOG] Average clause size reduction: 83.175 --> 2.175 (146.533 --> 2.8, 136.5 --> 1.5, 2.5 --> 2.1, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.402547 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1678 3 152 1 1521
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 2.74143 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.443896/1 sec (0.281158/0 sec, 0.087258/0 sec, 0.07548/1 sec )
[LOG] Nr of iterations: 55 (10, 12, 11, 5, 7, 10 )
[LOG] Total clause computation time: 0.296623/1 sec (0.114714/0.114714 sec, 0.028772/0.028772 sec, 0.029793/0.029793 sec, 0.070038/0.070038 sec, 0.022346/0.022346 sec, 0.03096/0.03096 sec )
[LOG] Total clause minimization time: 2.00781/1 sec (0.165343/0.165343 sec, 0.057279/0.057279 sec, 0.044518/0.044518 sec, 1.66414/1.66414 sec, 0.043308/0.043308 sec, 0.033222/0.033222 sec )
[LOG] Total clause size reduction: 9100 --> 103 (2727 --> 27, 3322 --> 20, 3010 --> 18, 13 --> 10, 10 --> 10, 18 --> 18 )
[LOG] Average clause size reduction: 165.455 --> 1.87273 (272.7 --> 2.7, 276.833 --> 1.66667, 273.636 --> 1.63636, 2.6 --> 2, 1.42857 --> 1.42857, 1.8 --> 1.8 )
[LOG] Overall execution time: 2.78343 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.95 sec (Real time) / 2.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.81 sec (Real time) / 1.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3487 4 296 1 3184
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.086166 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032166/0 sec (0.032166/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.029794/0 sec (0.014311/0.014311 sec, 0.015483/0.015483 sec )
[LOG] Total clause minimization time: 0.036021/0 sec (0.017739/0.017739 sec, 0.018282/0.018282 sec )
[LOG] Total clause size reduction: 226 --> 12 (220 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 25.1111 --> 1.33333 (44 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.088973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.160293 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.061054/0 sec (0.061054/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.055856/0 sec (0.029629/0.029629 sec, 0.026227/0.026227 sec )
[LOG] Total clause minimization time: 0.059012/0 sec (0.03126/0.03126 sec, 0.027752/0.027752 sec )
[LOG] Total clause size reduction: 294 --> 12 (288 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 32.6667 --> 1.33333 (57.6 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.16391 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 41.1297 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.31087/2 sec (1.31087/2 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 1.85868/2 sec (0.655727/0.655727 sec, 1.20295/1.20295 sec )
[LOG] Total clause minimization time: 34.7662/35 sec (0.651639/0.651639 sec, 34.1146/34.1146 sec )
[LOG] Total clause size reduction: 5164 --> 52 (5138 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 178.069 --> 1.7931 (342.533 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 41.1914 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.38 sec (Real time) / 39.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.19 sec (Real time) / 4.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4537 3 363 1 4170
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 106.514 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.25607/9 sec (9.25607/9 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 20.324/20 sec (6.53909/6.53909 sec, 13.7849/13.7849 sec )
[LOG] Total clause minimization time: 67.5388/68 sec (2.70502/2.70502 sec, 64.8338/64.8338 sec )
[LOG] Total clause size reduction: 7348 --> 56 (7320 --> 28, 28 --> 28 )
[LOG] Average clause size reduction: 237.032 --> 1.80645 (457.5 --> 1.75, 1.86667 --> 1.86667 )
[LOG] Overall execution time: 106.612 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 106.88 sec (Real time) / 101.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.91 sec (Real time) / 1.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.27 sec (Real time) / 17.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5991 3 484 1 5503
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.115563 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043234/0 sec (0.043234/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.038296/0 sec (0.021285/0.021285 sec, 0.017011/0.017011 sec )
[LOG] Total clause minimization time: 0.041257/0 sec (0.021824/0.021824 sec, 0.019433/0.019433 sec )
[LOG] Total clause size reduction: 370 --> 12 (364 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.1111 --> 1.33333 (72.8 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.120136 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.273503 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076659/0 sec (0.076659/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.08715/0 sec (0.038162/0.038162 sec, 0.048988/0.048988 sec )
[LOG] Total clause minimization time: 0.088076/0 sec (0.038269/0.038269 sec, 0.049807/0.049807 sec )
[LOG] Total clause size reduction: 607 --> 14 (600 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 55.1818 --> 1.27273 (100 --> 1.16667, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.279733 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 754 3 116 1 634
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.133189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060593/0 sec (0.060593/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.052044/0 sec (0.030746/0.030746 sec, 0.021298/0.021298 sec )
[LOG] Total clause minimization time: 0.047963/0 sec (0.029737/0.029737 sec, 0.018226/0.018226 sec )
[LOG] Total clause size reduction: 262 --> 12 (256 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 29.1111 --> 1.33333 (51.2 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.136267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 450 3 60 1 386
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.371866 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116472/1 sec (0.116472/1 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.148081/1 sec (0.064375/0.064375 sec, 0.083706/0.083706 sec )
[LOG] Total clause minimization time: 0.112777/0 sec (0.051712/0.051712 sec, 0.061065/0.061065 sec )
[LOG] Total clause size reduction: 756 --> 24 (744 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 44.4706 --> 1.41176 (82.6667 --> 1.33333, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.377344 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.685482 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.255629/1 sec (0.255629/1 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.220822/0 sec (0.133425/0.133425 sec, 0.087397/0.087397 sec )
[LOG] Total clause minimization time: 0.220428/1 sec (0.121772/0.121772 sec, 0.098656/0.098656 sec )
[LOG] Total clause size reduction: 940 --> 18 (931 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 62.6667 --> 1.2 (116.375 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.692885 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 863 4 128 1 730
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 240.272 sec CPU time.
[LOG] Relation determinization time: 241 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 54 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.0187/45 sec (45.0187/45 sec )
[LOG] Nr of iterations: 80 (42, 38 )
[LOG] Total clause computation time: 81.0987/83 sec (1.05118/1.05118 sec, 80.0476/80.0476 sec )
[LOG] Total clause minimization time: 152.5/151 sec (43.9515/43.9515 sec, 108.549/108.549 sec )
[LOG] Total clause size reduction: 12878 --> 192 (12792 --> 106, 86 --> 86 )
[LOG] Average clause size reduction: 160.975 --> 2.4 (304.571 --> 2.52381, 2.26316 --> 2.26316 )
[LOG] Overall execution time: 240.31 sec CPU time.
[LOG] Overall execution time: 241 sec real time.
Synthesis time: 240.75 sec (Real time) / 233.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.60 sec (Real time) / 2.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2868 7 304 1 2556
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.29367 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.097147/1 sec (0.097147/1 sec )
[LOG] Nr of iterations: 22 (12, 10 )
[LOG] Total clause computation time: 0.083646/0 sec (0.0466/0.0466 sec, 0.037046/0.037046 sec )
[LOG] Total clause minimization time: 0.093332/1 sec (0.049997/0.049997 sec, 0.043335/0.043335 sec )
[LOG] Total clause size reduction: 1274 --> 44 (1254 --> 24, 20 --> 20 )
[LOG] Average clause size reduction: 57.9091 --> 2 (104.5 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.300008 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012866/0 sec (0.012866/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.010032/0 sec (0.005984/0.005984 sec, 0.004048/0.004048 sec )
[LOG] Total clause minimization time: 0.011038/0 sec (0.006844/0.006844 sec, 0.004194/0.004194 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.031486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.081111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037088/0 sec (0.037088/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.030587/0 sec (0.018418/0.018418 sec, 0.012169/0.012169 sec )
[LOG] Total clause minimization time: 0.032715/0 sec (0.018588/0.018588 sec, 0.014127/0.014127 sec )
[LOG] Total clause size reduction: 172 --> 14 (165 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 24.5714 --> 2 (41.25 --> 1.75, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.083604 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.695428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.217573/0 sec (0.217573/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.184279/0 sec (0.103446/0.103446 sec, 0.080833/0.080833 sec )
[LOG] Total clause minimization time: 0.244402/0 sec (0.113467/0.113467 sec, 0.130935/0.130935 sec )
[LOG] Total clause size reduction: 1207 --> 34 (1190 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 57.4762 --> 1.61905 (108.182 --> 1.54545, 1.7 --> 1.7 )
[LOG] Overall execution time: 0.70299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.269918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075752/0 sec (0.075752/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.090614/0 sec (0.033704/0.033704 sec, 0.05691/0.05691 sec )
[LOG] Total clause minimization time: 0.100499/0 sec (0.041843/0.041843 sec, 0.058656/0.058656 sec )
[LOG] Total clause size reduction: 297 --> 26 (284 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 33 --> 2.88889 (56.8 --> 2.6, 3.25 --> 3.25 )
[LOG] Overall execution time: 0.273708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 531 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.27116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088578/0 sec (0.088578/0 sec )
[LOG] Nr of iterations: 28 (15, 13 )
[LOG] Total clause computation time: 0.086161/0 sec (0.043196/0.043196 sec, 0.042965/0.042965 sec )
[LOG] Total clause minimization time: 0.092645/0 sec (0.04484/0.04484 sec, 0.047805/0.047805 sec )
[LOG] Total clause size reduction: 1587 --> 40 (1568 --> 21, 19 --> 19 )
[LOG] Average clause size reduction: 56.6786 --> 1.42857 (104.533 --> 1.4, 1.46154 --> 1.46154 )
[LOG] Overall execution time: 0.277708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 927 3 108 1 815
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.131279 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050576/0 sec (0.050576/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.046867/0 sec (0.024171/0.024171 sec, 0.022696/0.022696 sec )
[LOG] Total clause minimization time: 0.05039/0 sec (0.026231/0.026231 sec, 0.024159/0.024159 sec )
[LOG] Total clause size reduction: 394 --> 20 (384 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 30.3077 --> 1.53846 (54.8571 --> 1.42857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.134274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.24389 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092674/0 sec (0.092674/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.077729/0 sec (0.044953/0.044953 sec, 0.032776/0.032776 sec )
[LOG] Total clause minimization time: 0.08178/0 sec (0.047475/0.047475 sec, 0.034305/0.034305 sec )
[LOG] Total clause size reduction: 503 --> 19 (495 --> 11, 8 --> 8 )
[LOG] Average clause size reduction: 50.3 --> 1.9 (82.5 --> 1.83333, 2 --> 2 )
[LOG] Overall execution time: 0.250151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.4461 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.302577/0 sec (0.302577/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.411497/0 sec (0.148598/0.148598 sec, 0.262899/0.262899 sec )
[LOG] Total clause minimization time: 0.372386/1 sec (0.153111/0.153111 sec, 0.219275/0.219275 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 1.46172 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.60 sec (Real time) / 1.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.345795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.117455/0 sec (0.117455/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.106697/0 sec (0.056543/0.056543 sec, 0.050154/0.050154 sec )
[LOG] Total clause minimization time: 0.118138/0 sec (0.060634/0.060634 sec, 0.057504/0.057504 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.353018 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.517766 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.097928/0 sec (0.097928/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.157669/0 sec (0.047445/0.047445 sec, 0.110224/0.110224 sec )
[LOG] Total clause minimization time: 0.128071/0 sec (0.050382/0.050382 sec, 0.077689/0.077689 sec )
[LOG] Total clause size reduction: 272 --> 4 (270 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 54.4 --> 0.8 (90 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.525112 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.408522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132439/0 sec (0.132439/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.123838/0 sec (0.066308/0.066308 sec, 0.05753/0.05753 sec )
[LOG] Total clause minimization time: 0.122983/0 sec (0.065847/0.065847 sec, 0.057136/0.057136 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.416186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.444998 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.169268/0 sec (0.113717/0 sec, 0.042538/0 sec, 0.013013/0 sec )
[LOG] Nr of iterations: 52 (7, 17, 7, 6, 9, 6 )
[LOG] Total clause computation time: 0.099005/0 sec (0.039192/0.039192 sec, 0.017215/0.017215 sec, 0.004436/0.004436 sec, 0.026309/0.026309 sec, 0.006993/0.006993 sec, 0.00486/0.00486 sec )
[LOG] Total clause minimization time: 0.158977/0 sec (0.074138/0.074138 sec, 0.024446/0.024446 sec, 0.008226/0.008226 sec, 0.039477/0.039477 sec, 0.007878/0.007878 sec, 0.004812/0.004812 sec )
[LOG] Total clause size reduction: 4950 --> 107 (1056 --> 20, 2800 --> 41, 1044 --> 10, 20 --> 8, 20 --> 18, 10 --> 10 )
[LOG] Average clause size reduction: 95.1923 --> 2.05769 (150.857 --> 2.85714, 164.706 --> 2.41176, 149.143 --> 1.42857, 3.33333 --> 1.33333, 2.22222 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.455957 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1309 1 172 1 1134
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.095071 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.044678/0 sec (0.041923/0 sec, 0.002755/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.037129/0 sec (0.020743/0.020743 sec, 0.001467/0.001467 sec, 0.013626/0.013626 sec, 0.001293/0.001293 sec )
[LOG] Total clause minimization time: 0.035333/0 sec (0.02103/0.02103 sec, 0.00121/0.00121 sec, 0.012269/0.012269 sec, 0.000824/0.000824 sec )
[LOG] Total clause size reduction: 642 --> 21 (384 --> 12, 252 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 37.7647 --> 1.23529 (54.8571 --> 1.71429, 50.4 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.0977 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 388 2 60 1 325
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 574.834 sec CPU time.
[LOG] Relation determinization time: 575 sec real time.
[LOG] Final circuit size: 263 new AND gates.
[LOG] Size before ABC: 464 AND gates.
[LOG] Size after ABC: 263 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 336.956/338 sec (133.199/134 sec, 17.2/17 sec, 186.557/187 sec )
[LOG] Nr of iterations: 329 (21, 51, 102, 12, 48, 95 )
[LOG] Total clause computation time: 113.405/117 sec (4.21144/4.21144 sec, 12.0835/12.0835 sec, 7.24736/7.24736 sec, 77.388/77.388 sec, 5.29746/5.29746 sec, 7.17707/7.17707 sec )
[LOG] Total clause minimization time: 446.407/443 sec (128.966/128.966 sec, 5.06279/5.06279 sec, 179.2/179.2 sec, 99.8556/99.8556 sec, 24.6019/24.6019 sec, 8.72086/8.72086 sec )
[LOG] Total clause size reduction: 49120 --> 1010 (5720 --> 70, 14250 --> 142, 28684 --> 334, 29 --> 29, 134 --> 132, 303 --> 303 )
[LOG] Average clause size reduction: 149.301 --> 3.06991 (272.381 --> 3.33333, 279.412 --> 2.78431, 281.216 --> 3.27451, 2.41667 --> 2.41667, 2.79167 --> 2.75, 3.18947 --> 3.18947 )
[LOG] Overall execution time: 574.873 sec CPU time.
[LOG] Overall execution time: 575 sec real time.
Synthesis time: 575.68 sec (Real time) / 556.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2475 3 280 1 2189
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.063318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028448/0 sec (0.026891/0 sec, 0.001557/0 sec )
[LOG] Nr of iterations: 18 (8, 5, 1, 4 )
[LOG] Total clause computation time: 0.021432/0 sec (0.011543/0.011543 sec, 0.000702/0.000702 sec, 0.008662/0.008662 sec, 0.000525/0.000525 sec )
[LOG] Total clause minimization time: 0.026934/0 sec (0.015191/0.015191 sec, 0.000789/0.000789 sec, 0.010335/0.010335 sec, 0.000619/0.000619 sec )
[LOG] Total clause size reduction: 574 --> 28 (364 --> 19, 204 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 31.8889 --> 1.55556 (45.5 --> 2.375, 40.8 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.065596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 292 2 48 1 241
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.038321 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.016797/0 sec (0.016268/0 sec, 0.000529/0 sec )
[LOG] Nr of iterations: 11 (5, 3, 1, 2 )
[LOG] Total clause computation time: 0.013882/0 sec (0.007863/0.007863 sec, 0.000203/0.000203 sec, 0.005702/0.005702 sec, 0.000114/0.000114 sec )
[LOG] Total clause minimization time: 0.013929/0 sec (0.008309/0.008309 sec, 0.000289/0.000289 sec, 0.005128/0.005128 sec, 0.000203/0.000203 sec )
[LOG] Total clause size reduction: 339 --> 17 (224 --> 12, 110 --> 2, 3 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 30.8182 --> 1.54545 (44.8 --> 2.4, 36.6667 --> 0.666667, 3 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.040496 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.057647 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027729/0 sec (0.026686/0 sec, 0.001043/0 sec )
[LOG] Nr of iterations: 13 (5, 3, 3, 2 )
[LOG] Total clause computation time: 0.021596/0 sec (0.012643/0.012643 sec, 0.000533/0.000533 sec, 0.007865/0.007865 sec, 0.000555/0.000555 sec )
[LOG] Total clause minimization time: 0.023078/0 sec (0.013946/0.013946 sec, 0.00048/0.00048 sec, 0.00814/0.00814 sec, 0.000512/0.000512 sec )
[LOG] Total clause size reduction: 299 --> 17 (196 --> 9, 96 --> 2, 5 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 23 --> 1.30769 (39.2 --> 1.8, 32 --> 0.666667, 1.66667 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.059555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.102504 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049364/0 sec (0.046223/0 sec, 0.003141/0 sec )
[LOG] Nr of iterations: 23 (11, 6, 1, 5 )
[LOG] Total clause computation time: 0.036152/0 sec (0.019185/0.019185 sec, 0.001455/0.001455 sec, 0.014223/0.014223 sec, 0.001289/0.001289 sec )
[LOG] Total clause minimization time: 0.042822/0 sec (0.02674/0.02674 sec, 0.001576/0.001576 sec, 0.013216/0.013216 sec, 0.00129/0.00129 sec )
[LOG] Total clause size reduction: 977 --> 59 (650 --> 48, 320 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 42.4783 --> 2.56522 (59.0909 --> 4.36364, 53.3333 --> 0.833333, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.105397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 395 3 60 1 331
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.122438 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.049078/0 sec (0.042774/0 sec, 0.006304/0 sec )
[LOG] Nr of iterations: 24 (8, 8, 1, 7 )
[LOG] Total clause computation time: 0.04049/0 sec (0.018082/0.018082 sec, 0.003389/0.003389 sec, 0.016136/0.016136 sec, 0.002883/0.002883 sec )
[LOG] Total clause minimization time: 0.046097/0 sec (0.024473/0.024473 sec, 0.002746/0.002746 sec, 0.017111/0.017111 sec, 0.001767/0.001767 sec )
[LOG] Total clause size reduction: 1010 --> 37 (504 --> 22, 497 --> 7, 2 --> 1, 7 --> 7 )
[LOG] Average clause size reduction: 42.0833 --> 1.54167 (63 --> 2.75, 62.125 --> 0.875, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.12574 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.125898 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064732/0 sec (0.061891/0 sec, 0.002841/0 sec )
[LOG] Nr of iterations: 24 (13, 4, 4, 3 )
[LOG] Total clause computation time: 0.04892/0 sec (0.027938/0.027938 sec, 0.001669/0.001669 sec, 0.017843/0.017843 sec, 0.00147/0.00147 sec )
[LOG] Total clause minimization time: 0.051111/0 sec (0.03364/0.03364 sec, 0.001072/0.001072 sec, 0.014805/0.014805 sec, 0.001594/0.001594 sec )
[LOG] Total clause size reduction: 984 --> 61 (780 --> 46, 192 --> 4, 8 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 41 --> 2.54167 (60 --> 3.53846, 48 --> 1, 2 --> 1.75, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.128726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 400 3 60 1 335
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.879798 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.275193/0 sec (0.174612/0 sec, 0.071102/0 sec, 0.029479/0 sec )
[LOG] Nr of iterations: 65 (10, 17, 8, 7, 16, 7 )
[LOG] Total clause computation time: 0.168846/0 sec (0.063898/0.063898 sec, 0.026997/0.026997 sec, 0.007798/0.007798 sec, 0.048056/0.048056 sec, 0.016372/0.016372 sec, 0.005725/0.005725 sec )
[LOG] Total clause minimization time: 0.288915/0 sec (0.109905/0.109905 sec, 0.042662/0.042662 sec, 0.021034/0.021034 sec, 0.081038/0.081038 sec, 0.025811/0.025811 sec, 0.008465/0.008465 sec )
[LOG] Total clause size reduction: 7749 --> 129 (2169 --> 22, 3840 --> 40, 1673 --> 11, 16 --> 14, 40 --> 31, 11 --> 11 )
[LOG] Average clause size reduction: 119.215 --> 1.98462 (216.9 --> 2.2, 225.882 --> 2.35294, 209.125 --> 1.375, 2.28571 --> 2, 2.5 --> 1.9375, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 0.899595 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1761 2 236 1 1520
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.115233 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052788/0 sec (0.045237/0 sec, 0.007551/0 sec )
[LOG] Nr of iterations: 36 (16, 10, 1, 9 )
[LOG] Total clause computation time: 0.034535/0 sec (0.01668/0.01668 sec, 0.003068/0.003068 sec, 0.011294/0.011294 sec, 0.003493/0.003493 sec )
[LOG] Total clause minimization time: 0.0483/0 sec (0.028113/0.028113 sec, 0.004225/0.004225 sec, 0.013278/0.013278 sec, 0.002684/0.002684 sec )
[LOG] Total clause size reduction: 1762 --> 87 (1095 --> 52, 648 --> 17, 2 --> 1, 17 --> 17 )
[LOG] Average clause size reduction: 48.9444 --> 2.41667 (68.4375 --> 3.25, 64.8 --> 1.7, 2 --> 1, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 0.118382 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 420 3 68 1 348
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.00092 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.362882/1 sec (0.214313/1 sec, 0.057681/0 sec, 0.037553/0 sec, 0.053335/0 sec )
[LOG] Nr of iterations: 96 (20, 13, 12, 14, 2, 12, 11, 12 )
[LOG] Total clause computation time: 0.236236/0 sec (0.074335/0.074335 sec, 0.028142/0.028142 sec, 0.011404/0.011404 sec, 0.020597/0.020597 sec, 0.042557/0.042557 sec, 0.035383/0.035383 sec, 0.006909/0.006909 sec, 0.016909/0.016909 sec )
[LOG] Total clause minimization time: 0.363551/1 sec (0.138585/0.138585 sec, 0.028519/0.028519 sec, 0.025281/0.025281 sec, 0.031753/0.031753 sec, 0.09649/0.09649 sec, 0.018707/0.018707 sec, 0.009591/0.009591 sec, 0.014625/0.014625 sec )
[LOG] Total clause size reduction: 12872 --> 174 (4446 --> 37, 2796 --> 28, 2552 --> 21, 3003 --> 26, 3 --> 2, 28 --> 23, 21 --> 14, 23 --> 23 )
[LOG] Average clause size reduction: 134.083 --> 1.8125 (222.3 --> 1.85, 215.077 --> 2.15385, 212.667 --> 1.75, 214.5 --> 1.85714, 1.5 --> 1, 2.33333 --> 1.91667, 1.90909 --> 1.27273, 1.91667 --> 1.91667 )
[LOG] Overall execution time: 1.01972 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1728 2 228 1 1494
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 13.0319 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 226 new AND gates.
[LOG] Size before ABC: 490 AND gates.
[LOG] Size after ABC: 226 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.48826/3 sec (0.766082/1 sec, 0.267609/0 sec, 1.45457/2 sec )
[LOG] Nr of iterations: 261 (33, 18, 89, 26, 8, 87 )
[LOG] Total clause computation time: 1.26138/2 sec (0.124903/0.124903 sec, 0.021024/0.021024 sec, 0.263096/0.263096 sec, 0.116285/0.116285 sec, 0.556965/0.556965 sec, 0.179106/0.179106 sec )
[LOG] Total clause minimization time: 10.2329/10 sec (0.636906/0.636906 sec, 0.244378/0.244378 sec, 1.18017/1.18017 sec, 7.7729/7.7729 sec, 0.084672/0.084672 sec, 0.313881/0.313881 sec )
[LOG] Total clause size reduction: 52592 --> 1270 (12192 --> 380, 6460 --> 81, 33352 --> 319, 258 --> 165, 16 --> 11, 314 --> 314 )
[LOG] Average clause size reduction: 201.502 --> 4.8659 (369.455 --> 11.5152, 358.889 --> 4.5, 374.742 --> 3.58427, 9.92308 --> 6.34615, 2 --> 1.375, 3.6092 --> 3.6092 )
[LOG] Overall execution time: 13.0774 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.28 sec (Real time) / 12.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.54 sec (Real time) / 1.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3077 2 376 1 2696
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.484135 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.179558/1 sec (0.118583/0 sec, 0.046474/1 sec, 0.014501/0 sec )
[LOG] Nr of iterations: 68 (14, 19, 7, 11, 11, 6 )
[LOG] Total clause computation time: 0.116158/0 sec (0.052306/0.052306 sec, 0.013551/0.013551 sec, 0.006919/0.006919 sec, 0.031494/0.031494 sec, 0.008415/0.008415 sec, 0.003473/0.003473 sec )
[LOG] Total clause minimization time: 0.163455/1 sec (0.065531/0.065531 sec, 0.031876/0.031876 sec, 0.007176/0.007176 sec, 0.041393/0.041393 sec, 0.012/0.012 sec, 0.005479/0.005479 sec )
[LOG] Total clause size reduction: 8167 --> 131 (2860 --> 25, 3942 --> 47, 1308 --> 10, 21 --> 17, 26 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 120.103 --> 1.92647 (204.286 --> 1.78571, 207.474 --> 2.47368, 186.857 --> 1.42857, 1.90909 --> 1.54545, 2.36364 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.500724 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1582 1 216 1 1363
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.115372 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05287/0 sec (0.047224/0 sec, 0.005646/0 sec )
[LOG] Nr of iterations: 32 (14, 8, 3, 7 )
[LOG] Total clause computation time: 0.038375/0 sec (0.021605/0.021605 sec, 0.002111/0.002111 sec, 0.012711/0.012711 sec, 0.001948/0.001948 sec )
[LOG] Total clause minimization time: 0.047912/0 sec (0.025277/0.025277 sec, 0.003332/0.003332 sec, 0.017019/0.017019 sec, 0.002284/0.002284 sec )
[LOG] Total clause size reduction: 1453 --> 67 (936 --> 34, 497 --> 14, 6 --> 5, 14 --> 14 )
[LOG] Average clause size reduction: 45.4062 --> 2.09375 (66.8571 --> 2.42857, 62.125 --> 1.75, 2 --> 1.66667, 2 --> 2 )
[LOG] Overall execution time: 0.118354 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 415 2 68 1 343
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.318838 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.140928/0 sec (0.1263/0 sec, 0.014628/0 sec )
[LOG] Nr of iterations: 36 (20, 8, 1, 7 )
[LOG] Total clause computation time: 0.108248/0 sec (0.04709/0.04709 sec, 0.007886/0.007886 sec, 0.044634/0.044634 sec, 0.008638/0.008638 sec )
[LOG] Total clause minimization time: 0.141712/0 sec (0.078438/0.078438 sec, 0.006458/0.006458 sec, 0.049266/0.049266 sec, 0.00755/0.00755 sec )
[LOG] Total clause size reduction: 2296 --> 121 (1672 --> 94, 609 --> 13, 2 --> 1, 13 --> 13 )
[LOG] Average clause size reduction: 63.7778 --> 3.36111 (83.6 --> 4.7, 76.125 --> 1.625, 2 --> 1, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.323307 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 624 3 84 1 536
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 98.0539 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.939744/1 sec (0.634837/1 sec, 0.304907/0 sec )
[LOG] Nr of iterations: 40 (9, 16, 1, 14 )
[LOG] Total clause computation time: 45.2905/46 sec (0.311103/0.311103 sec, 0.225132/0.225132 sec, 44.4734/44.4734 sec, 0.280871/0.280871 sec )
[LOG] Total clause minimization time: 50.6872/50 sec (0.32249/0.32249 sec, 0.077421/0.077421 sec, 50.0938/50.0938 sec, 0.193446/0.193446 sec )
[LOG] Total clause size reduction: 6382 --> 68 (2216 --> 16, 4140 --> 27, 2 --> 1, 24 --> 24 )
[LOG] Average clause size reduction: 159.55 --> 1.7 (246.222 --> 1.77778, 258.75 --> 1.6875, 2 --> 1, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 98.0843 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 98.32 sec (Real time) / 97.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2691 3 272 1 2415
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 72.1173 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.91129/2 sec (0.93075/1 sec, 0.980537/1 sec )
[LOG] Nr of iterations: 53 (11, 20, 3, 19 )
[LOG] Total clause computation time: 2.81694/3 sec (0.486468/0.486468 sec, 0.364477/0.364477 sec, 1.64968/1.64968 sec, 0.316308/0.316308 sec )
[LOG] Total clause minimization time: 65.9647/66 sec (0.442314/0.442314 sec, 0.612263/0.612263 sec, 64.567/64.567 sec, 0.343087/0.343087 sec )
[LOG] Total clause size reduction: 10014 --> 69 (3450 --> 18, 6536 --> 24, 4 --> 3, 24 --> 24 )
[LOG] Average clause size reduction: 188.943 --> 1.30189 (313.636 --> 1.63636, 326.8 --> 1.2, 1.33333 --> 1, 1.26316 --> 1.26316 )
[LOG] Overall execution time: 72.1664 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 72.39 sec (Real time) / 70.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.40 sec (Real time) / 1.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.29 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4234 3 340 1 3889
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 68.6503 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 167 new AND gates.
[LOG] Size before ABC: 277 AND gates.
[LOG] Size after ABC: 167 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.1012/35 sec (32.7105/33 sec, 1.62615/2 sec, 0.351861/0 sec, 0.396415/0 sec, 0.016308/0 sec )
[LOG] Nr of iterations: 183 (22, 32, 17, 20, 6, 16, 31, 15, 19, 5 )
[LOG] Total clause computation time: 4.25988/6 sec (0.598204/0.598204 sec, 0.610524/0.610524 sec, 0.102072/0.102072 sec, 0.098463/0.098463 sec, 0.005787/0.005787 sec, 0.361913/0.361913 sec, 1.02305/1.02305 sec, 0.191559/0.191559 sec, 0.452943/0.452943 sec, 0.815357/0.815357 sec )
[LOG] Total clause minimization time: 63.1004/61 sec (32.1084/32.1084 sec, 1.00944/1.00944 sec, 0.246513/0.246513 sec, 0.2945/0.2945 sec, 0.009704/0.009704 sec, 26.6907/26.6907 sec, 1.32066/1.32066 sec, 0.618304/0.618304 sec, 0.457477/0.457477 sec, 0.344753/0.344753 sec )
[LOG] Total clause size reduction: 3476 --> 619 (756 --> 89, 1085 --> 128, 544 --> 50, 627 --> 66, 160 --> 9, 56 --> 47, 128 --> 116, 45 --> 39, 66 --> 66, 9 --> 9 )
[LOG] Average clause size reduction: 18.9945 --> 3.38251 (34.3636 --> 4.04545, 33.9062 --> 4, 32 --> 2.94118, 31.35 --> 3.3, 26.6667 --> 1.5, 3.5 --> 2.9375, 4.12903 --> 3.74194, 3 --> 2.6, 3.47368 --> 3.47368, 1.8 --> 1.8 )
[LOG] Overall execution time: 68.6584 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 68.91 sec (Real time) / 68.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.59 sec (Real time) / 3.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 509 12 19 1 473
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9947.11 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.575333 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.330834/0 sec (0.174716/0 sec, 0.066729/0 sec, 0.002152/0 sec, 0.001647/0 sec, 0.000366/0 sec, 0.00165/0 sec, 0.001703/0 sec, 0.00168/0 sec, 0.00166/0 sec, 0.000237/0 sec, 8.1e-05/0 sec, 0.001624/0 sec, 0.001585/0 sec, 0.001597/0 sec, 0.001653/0 sec, 0.001643/0 sec, 0.001593/0 sec, 0.001522/0 sec, 0.000145/0 sec, 0.039954/0 sec, 0.003009/0 sec, 0.001227/0 sec, 0.005397/0 sec, 0.000409/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 6.7e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 6.9e-05/0 sec, 7e-05/0 sec, 6.9e-05/0 sec, 7.1e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 0.000177/0 sec, 0.000104/0 sec, 7.6e-05/0 sec, 8e-05/0 sec, 7.5e-05/0 sec, 7.7e-05/0 sec, 7.7e-05/0 sec, 8e-05/0 sec, 7.9e-05/0 sec, 7.6e-05/0 sec, 7.2e-05/0 sec, 6.9e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 7e-05/0 sec, 6.7e-05/0 sec, 7.5e-05/0 sec, 7.4e-05/0 sec, 7.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 6.9e-05/0 sec, 7.2e-05/0 sec, 7.1e-05/0 sec, 6.8e-05/0 sec, 6.7e-05/0 sec, 7.2e-05/0 sec, 6.8e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 7.2e-05/0 sec, 0.003573/0 sec, 9.8e-05/0 sec, 0.001609/0 sec, 0.001463/0 sec, 0.00148/0 sec, 0.001435/0 sec, 0.001402/0 sec, 0.002214/0 sec )
[LOG] Nr of iterations: 183 (11, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 9, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 9, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.178411/0 sec (0.080834/0.080834 sec, 0.014084/0.014084 sec, 0.00094/0.00094 sec, 0.000936/0.000936 sec, 0.000351/0.000351 sec, 0.000943/0.000943 sec, 0.000943/0.000943 sec, 0.000948/0.000948 sec, 0.000941/0.000941 sec, 0.00022/0.00022 sec, 6.7e-05/6.7e-05 sec, 0.000939/0.000939 sec, 0.000925/0.000925 sec, 0.000909/0.000909 sec, 0.00092/0.00092 sec, 0.000921/0.000921 sec, 0.000917/0.000917 sec, 0.000897/0.000897 sec, 0.000129/0.000129 sec, 0.007987/0.007987 sec, 0.000991/0.000991 sec, 0.000914/0.000914 sec, 0.001861/0.001861 sec, 0.000392/0.000392 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 5.4e-05/5.4e-05 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 0.000161/0.000161 sec, 8.6e-05/8.6e-05 sec, 5.8e-05/5.8e-05 sec, 6.1e-05/6.1e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 6e-05/6e-05 sec, 6.1e-05/6.1e-05 sec, 6.1e-05/6.1e-05 sec, 5.9e-05/5.9e-05 sec, 5.5e-05/5.5e-05 sec, 5.3e-05/5.3e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5e-05/5e-05 sec, 5.7e-05/5.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.6e-05/5.6e-05 sec, 5.5e-05/5.5e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 5.5e-05/5.5e-05 sec, 5.3e-05/5.3e-05 sec, 5.1e-05/5.1e-05 sec, 5e-05/5e-05 sec, 5e-05/5e-05 sec, 5.7e-05/5.7e-05 sec, 0.000942/0.000942 sec, 7.8e-05/7.8e-05 sec, 0.000877/0.000877 sec, 0.000815/0.000815 sec, 0.00082/0.00082 sec, 0.00081/0.00081 sec, 0.000803/0.000803 sec, 0.000831/0.000831 sec, 0.041353/0.041353 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.5e-05/5.5e-05 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 5.3e-05/5.3e-05 sec, 5.7e-05/5.7e-05 sec, 5.6e-05/5.6e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 0/0 sec, 0.005923/0.005923 sec, 7.2e-05/7.2e-05 sec, 5.5e-05/5.5e-05 sec, 0.00107/0.00107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000139/0.000139 sec, 0/0 sec, 5.6e-05/5.6e-05 sec, 5.7e-05/5.7e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 0.271054/0 sec (0.093119/0.093119 sec, 0.051264/0.051264 sec, 0.001076/0.001076 sec, 0.000588/0.000588 sec, 0/0 sec, 0.00058/0.00058 sec, 0.000629/0.000629 sec, 0.000605/0.000605 sec, 0.000599/0.000599 sec, 0/0 sec, 0/0 sec, 0.00057/0.00057 sec, 0.000551/0.000551 sec, 0.000574/0.000574 sec, 0.000606/0.000606 sec, 0.000586/0.000586 sec, 0.000564/0.000564 sec, 0.000515/0.000515 sec, 0/0 sec, 0.031154/0.031154 sec, 0.00192/0.00192 sec, 0.00019/0.00019 sec, 0.00333/0.00333 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002535/0.002535 sec, 0/0 sec, 0.000623/0.000623 sec, 0.000551/0.000551 sec, 0.000551/0.000551 sec, 0.000523/0.000523 sec, 0.000506/0.000506 sec, 0.001261/0.001261 sec, 0.045856/0.045856 sec, 0.000473/0.000473 sec, 0.000153/0.000153 sec, 6.2e-05/6.2e-05 sec, 0/0 sec, 5.9e-05/5.9e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 6e-05/6e-05 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 6.2e-05/6.2e-05 sec, 6.2e-05/6.2e-05 sec, 6.6e-05/6.6e-05 sec, 6e-05/6e-05 sec, 0/0 sec, 0.022564/0.022564 sec, 0.000964/0.000964 sec, 0.000133/0.000133 sec, 0.002416/0.002416 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001079/0.001079 sec, 0/0 sec, 9.8e-05/9.8e-05 sec, 7.3e-05/7.3e-05 sec, 5.9e-05/5.9e-05 sec, 6.5e-05/6.5e-05 sec, 8.6e-05/8.6e-05 sec, 0.00074/0.00074 sec )
[LOG] Total clause size reduction: 28962 --> 137 (5060 --> 10, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 4383 --> 29, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 9 --> 9, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 29, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 158.262 --> 0.748634 (460 --> 0.909091, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 438.3 --> 2.9, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.22222 --> 3.22222, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 0.594859 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2468 98 327 1 2040
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.543895 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.316992/1 sec (0.160711/1 sec, 0.036375/0 sec, 0.001571/0 sec, 0.001565/0 sec, 0.00152/0 sec, 0.001537/0 sec, 0.001491/0 sec, 0.001483/0 sec, 0.00357/0 sec, 0.000348/0 sec, 0.001769/0 sec, 0.001689/0 sec, 0.001632/0 sec, 0.001652/0 sec, 0.001618/0 sec, 0.007106/0 sec, 0.000678/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.4e-05/0 sec, 5.8e-05/0 sec, 6e-05/0 sec, 5.8e-05/0 sec, 5.8e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.9e-05/0 sec, 6.6e-05/0 sec, 5.8e-05/0 sec, 5.6e-05/0 sec, 6e-05/0 sec, 6.1e-05/0 sec, 5.5e-05/0 sec, 5.7e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 6.2e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.9e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.4e-05/0 sec, 5.5e-05/0 sec, 0.002315/0 sec, 0.002109/0 sec, 0.00198/0 sec, 0.000244/0 sec, 0.001334/0 sec, 0.001327/0 sec, 0.001317/0 sec, 0.001321/0 sec, 0.000361/0 sec, 0.000137/0 sec, 5.3e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.2e-05/0 sec, 5.5e-05/0 sec, 5.2e-05/0 sec, 0.04543/0 sec, 0.002564/0 sec, 0.000994/0 sec, 0.026063/0 sec, 0.000476/0 sec )
[LOG] Nr of iterations: 186 (6, 10, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 2, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 1, 1, 10, 0 )
[LOG] Total clause computation time: 0.156045/0 sec (0.064801/0.064801 sec, 0.006826/0.006826 sec, 0.000773/0.000773 sec, 0.000764/0.000764 sec, 0.000761/0.000761 sec, 0.000767/0.000767 sec, 0.000752/0.000752 sec, 0.000749/0.000749 sec, 0.001056/0.001056 sec, 0.000335/0.000335 sec, 0.000809/0.000809 sec, 0.000793/0.000793 sec, 0.000759/0.000759 sec, 0.000758/0.000758 sec, 0.000764/0.000764 sec, 0.001719/0.001719 sec, 0.000664/0.000664 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 5e-05/5e-05 sec, 4.5e-05/4.5e-05 sec, 4.3e-05/4.3e-05 sec, 4.5e-05/4.5e-05 sec, 4.8e-05/4.8e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.7e-05/4.7e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.2e-05/4.2e-05 sec, 0.00076/0.00076 sec, 0.000717/0.000717 sec, 0.000698/0.000698 sec, 0.000232/0.000232 sec, 0.000704/0.000704 sec, 0.000702/0.000702 sec, 0.000696/0.000696 sec, 0.000696/0.000696 sec, 0.000348/0.000348 sec, 0.000125/0.000125 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 3.9e-05/3.9e-05 sec, 4.2e-05/4.2e-05 sec, 4e-05/4e-05 sec, 0.008015/0.008015 sec, 0.000732/0.000732 sec, 0.00072/0.00072 sec, 0.006712/0.006712 sec, 0.000463/0.000463 sec, 0.034898/0.034898 sec, 4.2e-05/4.2e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 0.000175/0.000175 sec, 0/0 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.1e-05/4.1e-05 sec, 4.3e-05/4.3e-05 sec, 0.000234/0.000234 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec, 4.7e-05/4.7e-05 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006308/0.006308 sec, 6.5e-05/6.5e-05 sec, 4.9e-05/4.9e-05 sec, 0.005224/0.005224 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27803/1 sec (0.095481/0.095481 sec, 0.028978/0.028978 sec, 0.000684/0.000684 sec, 0.000698/0.000698 sec, 0.000663/0.000663 sec, 0.000679/0.000679 sec, 0.000649/0.000649 sec, 0.000643/0.000643 sec, 0.002363/0.002363 sec, 0/0 sec, 0.000853/0.000853 sec, 0.000802/0.000802 sec, 0.000776/0.000776 sec, 0.000791/0.000791 sec, 0.000752/0.000752 sec, 0.00525/0.00525 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001448/0.001448 sec, 0.001305/0.001305 sec, 0.001194/0.001194 sec, 0/0 sec, 0.000543/0.000543 sec, 0.000541/0.000541 sec, 0.000538/0.000538 sec, 0.000538/0.000538 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.036659/0.036659 sec, 0.001753/0.001753 sec, 0.000175/0.000175 sec, 0.01875/0.01875 sec, 0/0 sec, 0.033995/0.033995 sec, 0.000644/0.000644 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.3e-05/6.3e-05 sec, 6.4e-05/6.4e-05 sec, 6.2e-05/6.2e-05 sec, 6.3e-05/6.3e-05 sec, 0.000919/0.000919 sec, 0/0 sec, 0.000172/0.000172 sec, 5.2e-05/5.2e-05 sec, 4.6e-05/4.6e-05 sec, 4.6e-05/4.6e-05 sec, 5.3e-05/5.3e-05 sec, 0.000757/0.000757 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec, 7.1e-05/7.1e-05 sec, 7e-05/7e-05 sec, 0/0 sec, 7.3e-05/7.3e-05 sec, 7.2e-05/7.2e-05 sec, 6.7e-05/6.7e-05 sec, 6.9e-05/6.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02276/0.02276 sec, 0.000811/0.000811 sec, 9.5e-05/9.5e-05 sec, 0.01327/0.01327 sec, 0/0 sec )
[LOG] Total clause size reduction: 22489 --> 172 (2100 --> 36, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 40, 343 --> 1, 342 --> 0, 3410 --> 21, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 40 --> 36, 1 --> 1, 0 --> 0, 21 --> 21, 0 --> 0 )
[LOG] Average clause size reduction: 120.909 --> 0.924731 (350 --> 6, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.07692, 171.5 --> 0.5, 171 --> 0, 310 --> 1.90909, 0 --> 0, 2 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 3, 1 --> 1, 0 --> 0, 2.1 --> 2.1, 0 --> 0 )
[LOG] Overall execution time: 0.559037 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2066 98 241 1 1726
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.12897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.066565/0 sec (0.046942/0 sec, 0.001682/0 sec, 0.000555/0 sec, 0.001124/0 sec, 0.000105/0 sec, 0.000108/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 5.9e-05/0 sec, 0.000177/0 sec, 6.9e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 2.2e-05/0 sec, 0.009483/0 sec, 0.000822/0 sec, 0.000391/0 sec, 0.004556/0 sec, 0.000275/0 sec )
[LOG] Nr of iterations: 57 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.044763/0 sec (0.022466/0.022466 sec, 0.000347/0.000347 sec, 0.00026/0.00026 sec, 0.000341/0.000341 sec, 9.8e-05/9.8e-05 sec, 0.000102/0.000102 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 5.3e-05/5.3e-05 sec, 0.00017/0.00017 sec, 6.3e-05/6.3e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 0.001474/0.001474 sec, 0.000271/0.000271 sec, 0.000254/0.000254 sec, 0.001257/0.001257 sec, 0.000268/0.000268 sec, 0.015389/0.015389 sec, 1.8e-05/1.8e-05 sec, 1.6e-05/1.6e-05 sec, 9.8e-05/9.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000718/0.000718 sec, 3.1e-05/3.1e-05 sec, 1.7e-05/1.7e-05 sec, 0.000895/0.000895 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.060648/0 sec (0.024377/0.024377 sec, 0.001289/0.001289 sec, 0.000252/0.000252 sec, 0.000748/0.000748 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0078/0.0078 sec, 0.000519/0.000519 sec, 9.5e-05/9.5e-05 sec, 0.003134/0.003134 sec, 0/0 sec, 0.016218/0.016218 sec, 0.000407/0.000407 sec, 3.2e-05/3.2e-05 sec, 0.000314/0.000314 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002762/0.002762 sec, 0.000389/0.000389 sec, 4.6e-05/4.6e-05 sec, 0.002266/0.002266 sec, 0/0 sec )
[LOG] Total clause size reduction: 2135 --> 69 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 678 --> 22, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 12, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 37.4561 --> 1.21053 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 96.8571 --> 3.14286, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.133904 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.102593 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053188/0 sec (0.041037/0 sec, 0.000869/0 sec, 0.000507/0 sec, 0.000831/0 sec, 0.00014/0 sec, 0.00011/0 sec, 1.9e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 6.4e-05/0 sec, 0.000123/0 sec, 6.7e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 0.005358/0 sec, 0.000697/0 sec, 0.000334/0 sec, 0.002648/0 sec, 0.000225/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 1, 1, 4, 0 )
[LOG] Total clause computation time: 0.037942/0 sec (0.020101/0.020101 sec, 0.000282/0.000282 sec, 0.000245/0.000245 sec, 0.000337/0.000337 sec, 0.000135/0.000135 sec, 0.000103/0.000103 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 5.7e-05/5.7e-05 sec, 0.000116/0.000116 sec, 6e-05/6e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 0.000958/0.000958 sec, 0.000234/0.000234 sec, 0.000189/0.000189 sec, 0.000809/0.000809 sec, 0.00022/0.00022 sec, 0.012473/0.012473 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 8.2e-05/8.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000775/0.000775 sec, 3.5e-05/3.5e-05 sec, 1.3e-05/1.3e-05 sec, 0.000558/0.000558 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.047354/0 sec (0.02085/0.02085 sec, 0.000542/0.000542 sec, 0.000221/0.000221 sec, 0.000462/0.000462 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004236/0.004236 sec, 0.000435/0.000435 sec, 0.000109/0.000109 sec, 0.001722/0.001722 sec, 0/0 sec, 0.013201/0.013201 sec, 0.000425/0.000425 sec, 3.1e-05/3.1e-05 sec, 0.000258/0.000258 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003005/0.003005 sec, 0.000372/0.000372 sec, 4.3e-05/4.3e-05 sec, 0.001442/0.001442 sec, 0/0 sec )
[LOG] Total clause size reduction: 1338 --> 66 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 17, 1 --> 1, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 24.3273 --> 1.2 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.6 --> 3.4, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.10625 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 553 16 56 1 480
