Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: TOP_LEVEL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_LEVEL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_LEVEL"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TOP_LEVEL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\registru.vhd" into library work
Parsing entity <registru>.
Parsing architecture <registru_a> of entity <registru>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX8.vhd" into library work
Parsing entity <MUX8>.
Parsing architecture <MUX8_a> of entity <mux8>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX7.vhd" into library work
Parsing entity <MUX7>.
Parsing architecture <MUX7_a> of entity <mux7>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX2_1.vhd" into library work
Parsing entity <MUX2_1>.
Parsing architecture <MUX2_1_a> of entity <mux2_1>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DMUX1_2.vhd" into library work
Parsing entity <DMUX1_2>.
Parsing architecture <DMUX1_2_a> of entity <dmux1_2>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\Div_Special.vhd" into library work
Parsing entity <Div_Special>.
Parsing architecture <Div_Special_A> of entity <div_special>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DIV_1HZ.vhd" into library work
Parsing entity <Div_1hz>.
Parsing architecture <Div_1hz_A> of entity <div_1hz>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DIV0_4.vhd" into library work
Parsing entity <Div0_4>.
Parsing architecture <Div0_4_A> of entity <div0_4>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\counter9.vhd" into library work
Parsing entity <counter9>.
Parsing architecture <counter9_a> of entity <counter9>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\COUNTER8.vhd" into library work
Parsing entity <counter8>.
Parsing architecture <counter8_a> of entity <counter8>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\counter7.vhd" into library work
Parsing entity <counter7>.
Parsing architecture <counter7_a> of entity <counter7>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\Comparator.vhd" into library work
Parsing entity <comparator>.
Parsing architecture <comparator_a> of entity <comparator>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MANUAL.vhd" into library work
Parsing entity <manual>.
Parsing architecture <manual_a> of entity <manual>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" into library work
Parsing entity <Automat>.
Parsing architecture <Automat_a> of entity <automat>.
Parsing VHDL file "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\TOP_LEVEL.vhd" into library work
Parsing entity <TOP_LEVEL>.
Parsing architecture <A1> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP_LEVEL> (architecture <A1>) from library <work>.

Elaborating entity <DMUX1_2> (architecture <DMUX1_2_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DMUX1_2.vhd" Line 20. Case statement is complete. others clause is never selected

Elaborating entity <Automat> (architecture <Automat_a>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" Line 92: Using initial value '1' for ce since it is never assigned
WARNING:HDLCompiler:92 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" Line 120: numout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" Line 121: numout6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" Line 128: numout1 should be on the sensitivity list of the process

Elaborating entity <Div_1hz> (architecture <Div_1hz_A>) from library <work>.

Elaborating entity <Div0_4> (architecture <Div0_4_A>) from library <work>.

Elaborating entity <MUX2_1> (architecture <MUX2_1_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX2_1.vhd" Line 20. Case statement is complete. others clause is never selected

Elaborating entity <counter9> (architecture <counter9_a>) from library <work>.

Elaborating entity <MUX7> (architecture <MUX7_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX7.vhd" Line 20. Case statement is complete. others clause is never selected

Elaborating entity <Div_Special> (architecture <Div_Special_A>) from library <work>.

Elaborating entity <registru> (architecture <registru_a>) from library <work>.

Elaborating entity <counter8> (architecture <counter8_a>) from library <work>.

Elaborating entity <comparator> (architecture <comparator_a>) from library <work>.

Elaborating entity <MUX8> (architecture <MUX8_a>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX8.vhd" Line 20. Case statement is complete. others clause is never selected

Elaborating entity <manual> (architecture <manual_a>) from library <work>.

Elaborating entity <counter7> (architecture <counter7_a>) from library <work>.
WARNING:Xst:2972 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" line 138. All outputs of instance <G6> of block <MUX7> are unconnected in block <Automat>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_LEVEL>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\TOP_LEVEL.vhd".
    Summary:
	no macro.
Unit <TOP_LEVEL> synthesized.

Synthesizing Unit <DMUX1_2>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DMUX1_2.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <DMUX1_2> synthesized.

Synthesizing Unit <Automat>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd".
INFO:Xst:3210 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" line 137: Output port <TC> of the instance <G5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\AUTOMAT.vhd" line 138: Output port <I> of the instance <G6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Automat> synthesized.

Synthesizing Unit <Div_1hz>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DIV_1HZ.vhd".
    Found 1-bit register for signal <New_CLK>.
    Found 25-bit register for signal <count>.
    Found 1-bit register for signal <k>.
    Found 25-bit adder for signal <count[24]_GND_8_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Div_1hz> synthesized.

Synthesizing Unit <Div0_4>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\DIV0_4.vhd".
    Found 1-bit register for signal <New_CLK>.
    Found 27-bit register for signal <count>.
    Found 1-bit register for signal <k>.
    Found 27-bit adder for signal <count[26]_GND_9_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Div0_4> synthesized.

Synthesizing Unit <MUX2_1>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2_1> synthesized.

Synthesizing Unit <counter9>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\counter9.vhd".
    Found 9-bit register for signal <c>.
    Found 1-bit register for signal <TC>.
    Found 9-bit adder for signal <c[8]_GND_11_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter9> synthesized.

Synthesizing Unit <MUX7>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX7.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX7> synthesized.

Synthesizing Unit <Div_Special>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\Div_Special.vhd".
    Found 1-bit register for signal <New_CLK>.
    Found 1-bit register for signal <k>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_13_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Div_Special> synthesized.

Synthesizing Unit <registru>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\registru.vhd".
    Found 7-bit register for signal <Q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <registru> synthesized.

Synthesizing Unit <counter8>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\COUNTER8.vhd".
    Found 8-bit register for signal <c>.
    Found 1-bit register for signal <TC>.
    Found 8-bit adder for signal <c[7]_GND_15_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter8> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\Comparator.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <AB<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BA<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit comparator greater for signal <B[6]_A[6]_LessThan_1_o> created at line 18
    Found 7-bit comparator greater for signal <A[6]_B[6]_LessThan_2_o> created at line 20
    Summary:
	inferred   2 Latch(s).
	inferred   2 Comparator(s).
Unit <comparator> synthesized.

Synthesizing Unit <MUX8>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MUX8.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8> synthesized.

Synthesizing Unit <manual>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MANUAL.vhd".
INFO:Xst:3210 - "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\MANUAL.vhd" line 53: Output port <BA> of the instance <INS4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <manual> synthesized.

Synthesizing Unit <counter7>.
    Related source file is "C:\Users\dan\Desktop\VERY SAFE COPY OF PWM PROJECT\counter7.vhd".
    Found 7-bit register for signal <c>.
    Found 1-bit register for signal <TC>.
    Found 7-bit adder for signal <c[6]_GND_35_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 25-bit adder                                          : 3
 27-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 11
 25-bit register                                       : 3
 27-bit register                                       : 1
 7-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 4
 7-bit comparator greater                              : 4
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 5
 25-bit 2-to-1 multiplexer                             : 3
 27-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <k> in Unit <INS1> is equivalent to the following FF/Latch, which will be removed : <New_CLK> 
INFO:Xst:2261 - The FF/Latch <k> in Unit <G2> is equivalent to the following FF/Latch, which will be removed : <New_CLK> 
INFO:Xst:2261 - The FF/Latch <k> in Unit <G3> is equivalent to the following FF/Latch, which will be removed : <New_CLK> 
INFO:Xst:2261 - The FF/Latch <k> in Unit <G7> is equivalent to the following FF/Latch, which will be removed : <New_CLK> 

Synthesizing (advanced) Unit <Div0_4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Div0_4> synthesized (advanced).

Synthesizing (advanced) Unit <Div_1hz>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Div_1hz> synthesized (advanced).

Synthesizing (advanced) Unit <Div_Special>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Div_Special> synthesized (advanced).

Synthesizing (advanced) Unit <counter7>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <counter7> synthesized (advanced).

Synthesizing (advanced) Unit <counter8>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <counter8> synthesized (advanced).

Synthesizing (advanced) Unit <counter9>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <counter9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 25-bit up counter                                     : 3
 27-bit up counter                                     : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 4
 7-bit comparator greater                              : 4
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <New_CLK> in Unit <Div_Special> is equivalent to the following FF/Latch, which will be removed : <k> 
INFO:Xst:2261 - The FF/Latch <New_CLK> in Unit <Div_1hz> is equivalent to the following FF/Latch, which will be removed : <k> 
INFO:Xst:2261 - The FF/Latch <New_CLK> in Unit <Div0_4> is equivalent to the following FF/Latch, which will be removed : <k> 
WARNING:Xst:2677 - Node <G5/TC> of sequential type is unconnected in block <Automat>.
WARNING:Xst:2677 - Node <G3/INS4/BA_7> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    G3/INS4/AB_7 in unit <TOP_LEVEL>
    G11/AB_7 in unit <Automat>
    G11/BA_7 in unit <Automat>


Optimizing unit <TOP_LEVEL> ...

Optimizing unit <Automat> ...

Optimizing unit <Div_1hz> ...

Optimizing unit <Div0_4> ...
WARNING:Xst:1710 - FF/Latch <G2/G2/count_24> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G2/count_23> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G2/count_22> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G2/count_21> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G2/count_20> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G2/count_19> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_26> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_25> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_24> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_23> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_22> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_21> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <G2/G3/count_20> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_16> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_15> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_14> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_13> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_12> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_11> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_10> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_9> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_8> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_8> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_9> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_10> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_11> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_12> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_13> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_14> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_15> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_16> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_18> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_19> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_20> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_21> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_22> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_23> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G3/INS1/count_24> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_24> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_23> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_22> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_21> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_20> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_19> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G2/G7/count_18> (without init value) has a constant value of 0 in block <TOP_LEVEL>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_LEVEL, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_LEVEL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 330
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 51
#      LUT2                        : 51
#      LUT3                        : 7
#      LUT4                        : 7
#      LUT5                        : 25
#      LUT6                        : 42
#      MUXCY                       : 66
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 102
#      FDC                         : 44
#      FDCE                        : 39
#      FDE                         : 16
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  18224     0%  
 Number of Slice LUTs:                  190  out of   9112     2%  
    Number used as Logic:               190  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    197
   Number with an unused Flip Flop:      95  out of    197    48%  
   Number with an unused LUT:             7  out of    197     3%  
   Number of fully used LUT-FF pairs:    95  out of    197    48%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
G3/INS1/New_CLK                    | NONE(G3/INS3/Q_6)       | 15    |
man(G1/Mmux_B11:O)                 | NONE(*)(G3/INS1/count_0)| 9     |
G2/CLKNUM(G2/G4/Mmux_I11:O)        | NONE(*)(G2/G5/c_8)      | 9     |
auto(G1/Mmux_A11:O)                | BUFG(*)(G2/G7/count_7)  | 50    |
G2/G7/New_CLK                      | NONE(G2/G9/c_7)         | 16    |
G3/INS4/AB_7_G(G3/INS4/AB_7_G:O)   | NONE(*)(G3/INS4/AB_7)   | 1     |
G2/G11/AB_7_G(G2/G11/AB_7_G:O)     | NONE(*)(G2/G11/AB_7)    | 2     |
-----------------------------------+-------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.852ns (Maximum Frequency: 259.619MHz)
   Minimum input arrival time before clock: 4.549ns
   Maximum output required time after clock: 5.319ns
   Maximum combinational path delay: 5.793ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'G3/INS1/New_CLK'
  Clock period: 2.862ns (frequency: 349.406MHz)
  Total number of paths / destination ports: 42 / 15
-------------------------------------------------------------------------
Delay:               2.862ns (Levels of Logic = 2)
  Source:            G3/INS2/c_0 (FF)
  Destination:       G3/INS2/c_6 (FF)
  Source Clock:      G3/INS1/New_CLK rising
  Destination Clock: G3/INS1/New_CLK rising

  Data Path: G3/INS2/c_0 to G3/INS2/c_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.058  G3/INS2/c_0 (G3/INS2/c_0)
     LUT4:I1->O            2   0.205   0.845  G3/INS2/Mcount_c_xor<4>111 (G3/INS2/Mcount_c_xor<4>11)
     LUT4:I1->O            1   0.205   0.000  G3/INS2/Mcount_c_xor<6>11 (G3/INS2/Mcount_c6)
     FDC:D                     0.102          G3/INS2/c_6
    ----------------------------------------
    Total                      2.862ns (0.959ns logic, 1.903ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'man'
  Clock period: 3.419ns (frequency: 292.496MHz)
  Total number of paths / destination ports: 109 / 9
-------------------------------------------------------------------------
Delay:               3.419ns (Levels of Logic = 3)
  Source:            G3/INS1/count_5 (FF)
  Destination:       G3/INS1/count_0 (FF)
  Source Clock:      man rising
  Destination Clock: man rising

  Data Path: G3/INS1/count_5 to G3/INS1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  G3/INS1/count_5 (G3/INS1/count_5)
     LUT3:I0->O            1   0.205   0.580  G3/INS1/GND_13_o_GND_13_o_equal_1_o<24>_SW0 (N0)
     LUT6:I5->O            9   0.205   0.830  G3/INS1/GND_13_o_GND_13_o_equal_1_o<24> (G3/INS1/GND_13_o_GND_13_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  G3/INS1/Mcount_count_eqn_01 (G3/INS1/Mcount_count_eqn_0)
     FDC:D                     0.102          G3/INS1/count_0
    ----------------------------------------
    Total                      3.419ns (1.164ns logic, 2.255ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'G2/CLKNUM'
  Clock period: 3.623ns (frequency: 276.011MHz)
  Total number of paths / destination ports: 516 / 9
-------------------------------------------------------------------------
Delay:               3.623ns (Levels of Logic = 11)
  Source:            G2/G5/c_3 (FF)
  Destination:       G2/G5/c_8 (FF)
  Source Clock:      G2/CLKNUM rising
  Destination Clock: G2/CLKNUM rising

  Data Path: G2/G5/c_3 to G2/G5/c_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  G2/G5/c_3 (G2/G5/c_3)
     LUT4:I0->O           10   0.203   0.857  G2/G5/c[8]_PWR_12_o_equal_1_o<8>_SW0 (N4)
     LUT6:I5->O            1   0.205   0.579  G2/G5/c[8]_PWR_12_o_equal_1_o_inv1 (G2/G5/c[8]_PWR_12_o_equal_1_o_inv)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<0> (G2/G5/Mcount_c_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<1> (G2/G5/Mcount_c_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<2> (G2/G5/Mcount_c_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<3> (G2/G5/Mcount_c_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<4> (G2/G5/Mcount_c_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<5> (G2/G5/Mcount_c_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  G2/G5/Mcount_c_cy<6> (G2/G5/Mcount_c_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  G2/G5/Mcount_c_cy<7> (G2/G5/Mcount_c_cy<7>)
     XORCY:CI->O           1   0.180   0.000  G2/G5/Mcount_c_xor<8> (G2/G5/Mcount_c8)
     FDC:D                     0.102          G2/G5/c_8
    ----------------------------------------
    Total                      3.623ns (1.289ns logic, 2.334ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'auto'
  Clock period: 3.852ns (frequency: 259.619MHz)
  Total number of paths / destination ports: 1311 / 50
-------------------------------------------------------------------------
Delay:               3.852ns (Levels of Logic = 3)
  Source:            G2/G3/count_15 (FF)
  Destination:       G2/G3/count_19 (FF)
  Source Clock:      auto rising
  Destination Clock: auto rising

  Data Path: G2/G3/count_15 to G2/G3/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  G2/G3/count_15 (G2/G3/count_15)
     LUT5:I0->O            2   0.203   0.845  G2/G3/GND_9_o_GND_9_o_equal_1_o<26>2 (G2/G3/GND_9_o_GND_9_o_equal_1_o<26>1)
     LUT6:I3->O           11   0.205   0.883  G2/G3/GND_9_o_GND_9_o_equal_1_o<26>4 (G2/G3/GND_9_o_GND_9_o_equal_1_o)
     LUT3:I2->O            1   0.205   0.000  G2/G3/New_CLK_rstpot (G2/G3/New_CLK_rstpot)
     FDC:D                     0.102          G2/G3/New_CLK
    ----------------------------------------
    Total                      3.852ns (1.162ns logic, 2.690ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'G2/G7/New_CLK'
  Clock period: 3.587ns (frequency: 278.781MHz)
  Total number of paths / destination ports: 388 / 16
-------------------------------------------------------------------------
Delay:               3.587ns (Levels of Logic = 10)
  Source:            G2/G9/c_2 (FF)
  Destination:       G2/G9/c_7 (FF)
  Source Clock:      G2/G7/New_CLK rising
  Destination Clock: G2/G7/New_CLK rising

  Data Path: G2/G9/c_2 to G2/G9/c_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.879  G2/G9/c_2 (G2/G9/c_2)
     LUT3:I0->O           10   0.205   0.857  G2/G9/c[7]_PWR_16_o_equal_1_o<7>_SW0 (N2)
     LUT6:I5->O            1   0.205   0.579  G2/G9/c[7]_PWR_16_o_equal_1_o_inv1 (G2/G9/c[7]_PWR_16_o_equal_1_o_inv)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<0> (G2/G9/Mcount_c_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<1> (G2/G9/Mcount_c_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<2> (G2/G9/Mcount_c_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<3> (G2/G9/Mcount_c_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<4> (G2/G9/Mcount_c_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  G2/G9/Mcount_c_cy<5> (G2/G9/Mcount_c_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  G2/G9/Mcount_c_cy<6> (G2/G9/Mcount_c_cy<6>)
     XORCY:CI->O           1   0.180   0.000  G2/G9/Mcount_c_xor<7> (G2/G9/Mcount_c7)
     FDC:D                     0.102          G2/G9/c_7
    ----------------------------------------
    Total                      3.587ns (1.272ns logic, 2.315ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G3/INS1/New_CLK'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.842ns (Levels of Logic = 2)
  Source:            R (PAD)
  Destination:       G3/INS2/TC (FF)
  Destination Clock: G3/INS1/New_CLK rising

  Data Path: R to G3/INS2/TC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.476  R_IBUF (R_IBUF)
     INV:I->O              2   0.206   0.616  G3/INS2/RST_inv1_INV_0 (G2/G5/RST_inv)
     FDE:CE                    0.322          G3/INS2/TC
    ----------------------------------------
    Total                      3.842ns (1.750ns logic, 2.092ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'man'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.128ns (Levels of Logic = 1)
  Source:            R (PAD)
  Destination:       G3/INS1/count_0 (FF)
  Destination Clock: man rising

  Data Path: R to G3/INS1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.476  R_IBUF (R_IBUF)
     FDC:CLR                   0.430          G3/INS1/count_0
    ----------------------------------------
    Total                      3.128ns (1.652ns logic, 1.476ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G2/CLKNUM'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.128ns (Levels of Logic = 1)
  Source:            R (PAD)
  Destination:       G2/G5/c_8 (FF)
  Destination Clock: G2/CLKNUM rising

  Data Path: R to G2/G5/c_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.476  R_IBUF (R_IBUF)
     FDC:CLR                   0.430          G2/G5/c_0
    ----------------------------------------
    Total                      3.128ns (1.652ns logic, 1.476ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'auto'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              4.549ns (Levels of Logic = 2)
  Source:            R (PAD)
  Destination:       G2/G3/count_19 (FF)
  Destination Clock: auto rising

  Data Path: R to G2/G3/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.581  R_IBUF (R_IBUF)
     LUT2:I0->O           21   0.203   1.113  G2/G3/RST_enable_AND_55_o1 (G2/G3/RST_enable_AND_55_o)
     FDCE:CLR                  0.430          G2/G3/count_0
    ----------------------------------------
    Total                      4.549ns (1.855ns logic, 2.694ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G2/G7/New_CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.842ns (Levels of Logic = 2)
  Source:            R (PAD)
  Destination:       G2/G9/TC (FF)
  Destination Clock: G2/G7/New_CLK rising

  Data Path: R to G2/G9/TC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.476  R_IBUF (R_IBUF)
     INV:I->O              2   0.206   0.616  G3/INS2/RST_inv1_INV_0 (G2/G5/RST_inv)
     FDE:CE                    0.322          G2/G9/TC
    ----------------------------------------
    Total                      3.842ns (1.750ns logic, 2.092ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G2/CLKNUM'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            G2/G5/c_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      G2/CLKNUM rising

  Data Path: G2/G5/c_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.297  G2/G5/c_7 (G2/G5/c_7)
     LUT5:I1->O            8   0.203   0.802  G4/Mmux_I81 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.319ns (3.221ns logic, 2.098ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G2/G11/AB_7_G'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              4.883ns (Levels of Logic = 2)
  Source:            G2/G11/BA_7 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      G2/G11/AB_7_G falling

  Data Path: G2/G11/BA_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  G2/G11/BA_7 (G2/G11/BA_7)
     LUT5:I2->O            8   0.205   0.802  G4/Mmux_I81 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.883ns (3.274ns logic, 1.609ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G3/INS4/AB_7_G'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.655ns (Levels of Logic = 2)
  Source:            G3/INS4/AB_7 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      G3/INS4/AB_7_G falling

  Data Path: G3/INS4/AB_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  G3/INS4/AB_7 (G3/INS4/AB_7)
     LUT5:I4->O            8   0.205   0.802  G4/Mmux_I81 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.655ns (3.274ns logic, 1.381ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.793ns (Levels of Logic = 3)
  Source:            SEL (PAD)
  Destination:       LED<7> (PAD)

  Data Path: SEL to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  SEL_IBUF (SEL_IBUF)
     LUT5:I0->O            8   0.203   0.802  G4/Mmux_I81 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.793ns (3.996ns logic, 1.797ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock G2/CLKNUM
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G2/CLKNUM      |    3.623|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock G2/G11/AB_7_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G2/CLKNUM      |         |         |    4.839|         |
G2/G7/New_CLK  |         |         |    4.774|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock G2/G7/New_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G2/CLKNUM      |    1.431|         |         |         |
G2/G7/New_CLK  |    3.587|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock G3/INS1/New_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G3/INS1/New_CLK|    2.862|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock G3/INS4/AB_7_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G3/INS1/New_CLK|         |         |    5.186|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock auto
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
G2/CLKNUM      |    3.625|         |         |         |
auto           |    3.852|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
man            |    3.419|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.65 secs
 
--> 

Total memory usage is 244388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   11 (   0 filtered)

