{
  "Top": "axi_timestamper",
  "RtlTop": "axi_timestamper",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku040",
    "Package": "-ffva1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "0",
    "Uncertainty": "0.3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi_timestamper",
    "Version": "1.0",
    "DisplayName": "Axi_timestamper",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/axi_timestamper.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axi_timestamper_timestamp_s_axi.vhd",
      "impl\/vhdl\/axi_timestamper.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi_timestamper_timestamp_s_axi.v",
      "impl\/verilog\/axi_timestamper.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/data\/axi_timestamper.mdd",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/data\/axi_timestamper.tcl",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/xaxi_timestamper.c",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/xaxi_timestamper.h",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/xaxi_timestamper_hw.h",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/xaxi_timestamper_linux.c",
      "impl\/misc\/drivers\/axi_timestamper_v1_0\/src\/xaxi_timestamper_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sameh\/StateMover\/StateLink\/IPs\/AXI_Timestamper\/ProjAXITimestamper\/SolutionX\/.autopilot\/db\/axi_timestamper.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_timestamp",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "arready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "arvalid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "bready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "bvalid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "rready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "rvalid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "s_axi_timestamp": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_timestamp",
      "param_prefix": "C_S_AXI_TIMESTAMP",
      "addr_bits": "32",
      "registers": [
        {
          "offset": "0x80000000",
          "name": "write_timestamp_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of write_timestamp_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "write_timestamp_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of write_timestamp_V"
            }]
        },
        {
          "offset": "0x80000004",
          "name": "write_timestamp_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of write_timestamp_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "write_timestamp_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal write_timestamp_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80000010",
          "name": "read_timestamp_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of read_timestamp_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "read_timestamp_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of read_timestamp_V"
            }]
        },
        {
          "offset": "0x80000014",
          "name": "read_timestamp_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of read_timestamp_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "read_timestamp_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal read_timestamp_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "32",
        "AWADDR": "32",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "wlast_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "wready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "wvalid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "s_axi_timestamp_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_timestamp_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_timestamp_AWADDR": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_timestamp_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_timestamp_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_timestamp_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_timestamp_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_timestamp_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_timestamp_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_timestamp_ARADDR": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_timestamp_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_timestamp_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_timestamp_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_timestamp_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_timestamp_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_timestamp_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_timestamp_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "arvalid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "arready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "rvalid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "rready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "wvalid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "wready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "wlast_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "bvalid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "bready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "write_timestamp_V": {
      "interfaceRef": "s_axi_timestamp",
      "dir": "out",
      "offset": "2147483648",
      "statusOffset": "2147483652",
      "handshakeRef": "ap_vld",
      "Object": "timestamp",
      "firstOutLatency": "0"
    },
    "read_timestamp_V": {
      "interfaceRef": "s_axi_timestamp",
      "dir": "out",
      "offset": "2147483664",
      "statusOffset": "2147483668",
      "handshakeRef": "ap_vld",
      "Object": "timestamp",
      "firstOutLatency": "0"
    },
    "arvalid_V": {
      "interfaceRef": "arvalid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "arready_V": {
      "interfaceRef": "arready_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "rvalid_V": {
      "interfaceRef": "rvalid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "rready_V": {
      "interfaceRef": "rready_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "wvalid_V": {
      "interfaceRef": "wvalid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "wready_V": {
      "interfaceRef": "wready_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "wlast_V": {
      "interfaceRef": "wlast_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "bvalid_V": {
      "interfaceRef": "bvalid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "bready_V": {
      "interfaceRef": "bready_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axi_timestamper"},
    "Metrics": {"axi_timestamper": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.30",
          "Estimate": "2.405"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "237",
          "LUT": "316",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "axi_timestamper",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2022-07-14 17:17:44 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
