Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 31 21:35:16 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_DISPLAY_UNIT_timing_summary_routed.rpt -pb VGA_DISPLAY_UNIT_timing_summary_routed.pb -rpx VGA_DISPLAY_UNIT_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_DISPLAY_UNIT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.766        0.000                      0                  188        0.175        0.000                      0                  188        2.867        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          
pxl_clk               {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                    4.579        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
pxl_clk                     0.766        0.000                      0                  188        0.175        0.000                      0                  188        2.867        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    clk_div_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pxl_clk
  To Clock:  pxl_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.513ns (47.438%)  route 2.784ns (52.562%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.447     6.356    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.522     7.001    vga_green_reg[3]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X84Y114        FDSE (Setup_fdse_C_S)       -0.524     7.767    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.513ns (47.438%)  route 2.784ns (52.562%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.447     6.356    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.522     7.001    vga_green_reg[3]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X84Y114        FDSE (Setup_fdse_C_S)       -0.524     7.767    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.513ns (47.438%)  route 2.784ns (52.562%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.447     6.356    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.522     7.001    vga_green_reg[3]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X84Y114        FDSE (Setup_fdse_C_S)       -0.524     7.767    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.513ns (47.438%)  route 2.784ns (52.562%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.447     6.356    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.522     7.001    vga_green_reg[3]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X84Y114        FDSE (Setup_fdse_C_S)       -0.524     7.767    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.513ns (48.497%)  route 2.669ns (51.503%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.452     6.361    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.401     6.886    vga_red_reg[3]_i_1_n_0
    SLICE_X82Y114        FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X82Y114        FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X82Y114        FDSE (Setup_fdse_C_S)       -0.429     7.862    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.513ns (48.497%)  route 2.669ns (51.503%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.452     6.361    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.401     6.886    vga_red_reg[3]_i_1_n_0
    SLICE_X82Y114        FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X82Y114        FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X82Y114        FDSE (Setup_fdse_C_S)       -0.429     7.862    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.513ns (48.538%)  route 2.664ns (51.462%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.452     6.361    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.397     6.881    vga_red_reg[3]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X83Y114        FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X83Y114        FDSE (Setup_fdse_C_S)       -0.429     7.862    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.513ns (48.538%)  route 2.664ns (51.462%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 8.326 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.452     6.361    vga_red_reg[3]_i_6_n_0
    SLICE_X83Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.485 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.397     6.881    vga_red_reg[3]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.592     8.326    pxl_clk
    SLICE_X83Y114        FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.078     8.404    
                         clock uncertainty           -0.113     8.291    
    SLICE_X83Y114        FDSE (Setup_fdse_C_S)       -0.429     7.862    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.513ns (49.220%)  route 2.593ns (50.780%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 8.325 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.432     6.342    vga_red_reg[3]_i_6_n_0
    SLICE_X82Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.466 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.344     6.810    vga_blue_reg[3]_i_1_n_0
    SLICE_X82Y115        FDSE                                         r  vga_blue_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.591     8.325    pxl_clk
    SLICE_X82Y115        FDSE                                         r  vga_blue_reg_reg[0]/C
                         clock pessimism              0.078     8.403    
                         clock uncertainty           -0.113     8.290    
    SLICE_X82Y115        FDSE (Setup_fdse_C_S)       -0.429     7.861    vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pxl_clk rise@6.734ns - pxl_clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.513ns (49.220%)  route 2.593ns (50.780%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 8.325 - 6.734 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.704     1.704    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.500     2.660    box_y_reg_reg[2]
    SLICE_X80Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.297 r  vga_red_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     3.297    vga_red_reg_reg[3]_i_94_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.612 r  vga_red_reg_reg[3]_i_68/O[3]
                         net (fo=1, routed)           0.432     4.044    vga_red_reg_reg[3]_i_68_n_4
    SLICE_X81Y113        LUT2 (Prop_lut2_I1_O)        0.307     4.351 r  vga_red_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     4.351    vga_red_reg[3]_i_43_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.901 r  vga_red_reg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.884     5.785    vga_red_reg_reg[3]_i_23_n_0
    SLICE_X83Y113        LUT5 (Prop_lut5_I1_O)        0.124     5.909 f  vga_red_reg[3]_i_6/O
                         net (fo=3, routed)           0.432     6.342    vga_red_reg[3]_i_6_n_0
    SLICE_X82Y114        LUT6 (Prop_lut6_I3_O)        0.124     6.466 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.344     6.810    vga_blue_reg[3]_i_1_n_0
    SLICE_X82Y115        FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.591     8.325    pxl_clk
    SLICE_X82Y115        FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.078     8.403    
                         clock uncertainty           -0.113     8.290    
    SLICE_X82Y115        FDSE (Setup_fdse_C_S)       -0.429     7.861    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.597     0.597    pxl_clk
    SLICE_X86Y117        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.141     0.738 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.119     0.857    h_sync_reg
    SLICE_X86Y116        FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867     0.867    pxl_clk
    SLICE_X86Y116        FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism             -0.256     0.612    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.070     0.682    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.285%)  route 0.128ns (40.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.598     0.598    pxl_clk
    SLICE_X85Y114        FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  h_cntr_reg_reg[7]/Q
                         net (fo=15, routed)          0.128     0.866    p_0_in3_in
    SLICE_X84Y114        LUT6 (Prop_lut6_I3_O)        0.045     0.911 r  vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    vga_green_reg[0]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.868     0.868    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism             -0.258     0.611    
    SLICE_X84Y114        FDSE (Hold_fdse_C_D)         0.121     0.732    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.632%)  route 0.137ns (42.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.598     0.598    pxl_clk
    SLICE_X85Y114        FDRE                                         r  h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  h_cntr_reg_reg[7]/Q
                         net (fo=15, routed)          0.137     0.875    p_0_in3_in
    SLICE_X84Y114        LUT6 (Prop_lut6_I3_O)        0.045     0.920 r  vga_green_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.920    vga_green_reg[3]_i_2_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.868     0.868    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism             -0.258     0.611    
    SLICE_X84Y114        FDSE (Hold_fdse_C_D)         0.121     0.732    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.096%)  route 0.140ns (42.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.598     0.598    pxl_clk
    SLICE_X85Y114        FDRE                                         r  h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  h_cntr_reg_reg[4]/Q
                         net (fo=11, routed)          0.140     0.878    p_0_in__0[2]
    SLICE_X84Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.923 r  vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vga_green_reg[2]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.868     0.868    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism             -0.258     0.611    
    SLICE_X84Y114        FDSE (Hold_fdse_C_D)         0.121     0.732    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.948%)  route 0.159ns (46.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.598     0.598    pxl_clk
    SLICE_X85Y113        FDRE                                         r  h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  h_cntr_reg_reg[3]/Q
                         net (fo=13, routed)          0.159     0.897    p_0_in[1]
    SLICE_X84Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.942 r  vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga_green_reg[1]_i_1_n_0
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.868     0.868    pxl_clk
    SLICE_X84Y114        FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism             -0.256     0.613    
    SLICE_X84Y114        FDSE (Hold_fdse_C_D)         0.120     0.733    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593     0.593    pxl_clk
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.079     0.813    box_y_reg_reg[4]
    SLICE_X79Y112        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.937 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.937    box_y_reg_reg[4]_i_1_n_6
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863     0.863    pxl_clk
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X79Y112        FDRE (Hold_fdre_C_D)         0.105     0.698    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.592     0.592    pxl_clk
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     0.733 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.079     0.812    box_y_reg_reg[8]
    SLICE_X79Y113        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.936 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.936    box_y_reg_reg[8]_i_1_n_6
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.862     0.862    pxl_clk
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.105     0.697    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.592     0.592    pxl_clk
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     0.733 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.079     0.812    box_y_reg_reg[10]
    SLICE_X79Y113        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.939 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.939    box_y_reg_reg[8]_i_1_n_4
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.862     0.862    pxl_clk
    SLICE_X79Y113        FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.105     0.697    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.594     0.594    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.079     0.814    box_y_reg_reg[2]
    SLICE_X79Y111        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.941 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    box_y_reg_reg[0]_i_1_n_4
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.866     0.866    pxl_clk
    SLICE_X79Y111        FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism             -0.272     0.594    
    SLICE_X79Y111        FDRE (Hold_fdre_C_D)         0.105     0.699    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pxl_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pxl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pxl_clk rise@0.000ns - pxl_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.593     0.593    pxl_clk
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.079     0.813    box_y_reg_reg[6]
    SLICE_X79Y112        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.940 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.940    box_y_reg_reg[4]_i_1_n_4
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pxl_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.863     0.863    pxl_clk
    SLICE_X79Y112        FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X79Y112        FDRE (Hold_fdre_C_D)         0.105     0.698    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pxl_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/clk_out1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y106  box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y108  box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y108  box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y110  box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y110  box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y110  box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y106  box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y111  box_cntr_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y111  box_cntr_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.734       5.734      SLICE_X85Y111  box_cntr_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y108  box_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y108  box_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y110  box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y111  box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y111  box_cntr_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y106  box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y106  box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y106  box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X85Y106  box_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X89Y111  box_x_dir_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X86Y117  h_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X81Y114  v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X81Y114  v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X81Y114  v_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.367       2.867      SLICE_X81Y114  v_cntr_reg_reg[3]/C



