# full-adder-uvm-verification
A UVM-based testbench for verifying a full adder in SystemVerilog, featuring random stimulus generation, functional coverage, and scoreboard comparison.
