

================================================================
== Vivado HLS Report for 'dense_layer2'
================================================================
* Date:           Sun Apr  5 20:49:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll3_NoInpPartition
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.786|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10501|  10501|  10501|  10501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- dense_layer2_outer_loop   |  10500|  10500|       125|          -|          -|    84|    no    |
        | + dense_layer2_inner_loop  |    121|    121|         3|          1|          1|   120|    yes   |
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     287|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        4|      -|       2|       3|
|Multiplexer      |        -|      -|       -|      78|
|Register         |        -|      -|      69|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|      71|     368|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |             Module             | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |dense_2_biases_V_U   |dense_layer2_dense_2_biases_V   |        0|  2|   3|     84|    2|     1|          168|
    |dense_2_weights_V_U  |dense_layer2_dense_2_weights_V  |        4|  0|   0|  10080|    4|     1|        40320|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                                |        4|  2|   3|  10164|    6|     2|        40488|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_281_p2                 |     *    |      0|  0|  32|           4|           7|
    |i_3_fu_250_p2                 |     +    |      0|  0|  15|           7|           1|
    |inner_state_V_fu_373_p2       |     +    |      0|  0|  15|           8|           8|
    |p_2_fu_173_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_Val2_13_fu_321_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_fu_234_p2           |     +    |      0|  0|  10|           2|           2|
    |ret_V_fu_359_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_18_fu_265_p2              |     +    |      0|  0|  22|          15|          15|
    |tmp_17_fu_208_p2              |     -    |      0|  0|  22|          15|          15|
    |underflow_fu_393_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond3_fu_167_p2           |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_244_p2            |   icmp   |      0|  0|  11|           7|           5|
    |tmp_11_fu_445_p2              |   icmp   |      0|  0|  11|           8|           1|
    |brmerge12_fu_411_p2           |    or    |      0|  0|   6|           1|           1|
    |inner_state_V_cast_fu_222_p3  |  select  |      0|  0|   2|           1|           2|
    |output_V_d0                   |  select  |      0|  0|   7|           1|           7|
    |p_0249_3_fu_433_p3            |  select  |      0|  0|   8|           1|           8|
    |p_Val2_14_fu_343_p3           |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_417_p3               |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_425_p3                 |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_335_p3              |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                 |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   6|           2|           1|
    |brmerge_fu_399_p2             |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i_0_not_fu_405_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_15_fu_387_p2              |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 287|         112|         138|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_156                |   9|          2|    7|         14|
    |p_Val2_17_reg_146        |   9|          2|    8|         16|
    |p_reg_134                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   25|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |dense_2_weights_V_lo_reg_512    |   4|   0|    4|          0|
    |exitcond_reg_488                |   1|   0|    1|          0|
    |exitcond_reg_488_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_156                       |   7|   0|    7|          0|
    |input_V_load_reg_507            |   7|   0|    7|          0|
    |p_2_reg_463                     |   7|   0|    7|          0|
    |p_Val2_17_reg_146               |   8|   0|    8|          0|
    |p_reg_134                       |   7|   0|    7|          0|
    |tmp_17_reg_478                  |  12|   0|   15|          3|
    |tmp_reg_468                     |   7|   0|   64|         57|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  69|   0|  129|         60|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|input_V_address0   | out |    7|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    7|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    7|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    7|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

